Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Feb 24 13:16:15 2023
| Host         : alinx running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file video_ethernet_timing_summary_routed.rpt -pb video_ethernet_timing_summary_routed.pb -rpx video_ethernet_timing_summary_routed.rpx -warn_on_violation
| Design       : video_ethernet
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 62 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 475 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.733      -78.573                     17                14628       -1.048       -4.183                      4                14532        2.000        0.000                       0                  8951  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
cmos1_pclk  {0.000 5.952}        11.904          84.005          
cmos2_pclk  {0.000 5.952}        11.904          84.005          
e1_rx_clk   {0.000 4.000}        8.000           125.000         
e1_tx_clk   {0.000 4.000}        8.000           125.000         
e2_rx_clk   {0.000 4.000}        8.000           125.000         
e2_tx_clk   {0.000 4.000}        8.000           125.000         
e3_rx_clk   {0.000 4.000}        8.000           125.000         
e3_tx_clk   {0.000 4.000}        8.000           125.000         
e4_rx_clk   {0.000 4.000}        8.000           125.000         
e4_tx_clk   {0.000 4.000}        8.000           125.000         
sys_clk_p   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cmos1_pclk          4.506        0.000                      0                  790        0.354        0.000                      0                  790        5.098        0.000                       0                   476  
cmos2_pclk          4.506        0.000                      0                  790        0.354        0.000                      0                  790        5.098        0.000                       0                   476  
e1_rx_clk           0.921        0.000                      0                 3266        0.115        0.000                      0                 3266        3.146        0.000                       0                  2058  
e2_rx_clk           1.609        0.000                      0                 3266        0.052        0.000                      0                 3266        3.146        0.000                       0                  2058  
e3_rx_clk           2.729        0.000                      0                 3266        0.097        0.000                      0                 3266        3.146        0.000                       0                  2058  
e4_rx_clk           2.799        0.000                      0                 3266        0.072        0.000                      0                 3266        3.146        0.000                       0                  2058  
sys_clk_p           0.853        0.000                      0                  405        0.121        0.000                      0                  405        2.000        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cmos2_pclk    cmos1_pclk          4.659        0.000                      0                  790       -1.048       -4.183                      4                  790  
e1_rx_clk     cmos1_pclk          6.746        0.000                      0                   12                                                                        
e2_rx_clk     cmos1_pclk          6.992        0.000                      0                   12                                                                        
e3_rx_clk     cmos1_pclk          6.950        0.000                      0                   12                                                                        
e4_rx_clk     cmos1_pclk          6.936        0.000                      0                   12                                                                        
sys_clk_p     cmos1_pclk         -4.860      -42.620                      9                    9        0.472        0.000                      0                    9  
cmos1_pclk    cmos2_pclk          2.708        0.000                      0                  790        0.300        0.000                      0                  790  
e1_rx_clk     cmos2_pclk          6.746        0.000                      0                   12                                                                        
e2_rx_clk     cmos2_pclk          6.992        0.000                      0                   12                                                                        
e3_rx_clk     cmos2_pclk          6.950        0.000                      0                   12                                                                        
e4_rx_clk     cmos2_pclk          6.936        0.000                      0                   12                                                                        
sys_clk_p     cmos2_pclk         -5.756      -50.683                      9                    9        1.090        0.000                      0                    9  
cmos1_pclk    e1_rx_clk          10.723        0.000                      0                   12                                                                        
cmos2_pclk    e1_rx_clk          10.723        0.000                      0                   12                                                                        
sys_clk_p     e1_rx_clk          -6.733       -7.044                      2                    2        0.132        0.000                      0                    2  
cmos1_pclk    e2_rx_clk          10.845        0.000                      0                   12                                                                        
cmos2_pclk    e2_rx_clk          10.845        0.000                      0                   12                                                                        
sys_clk_p     e2_rx_clk          -6.408       -6.892                      2                    2        0.312        0.000                      0                    2  
cmos1_pclk    e3_rx_clk          10.818        0.000                      0                   12                                                                        
cmos2_pclk    e3_rx_clk          10.818        0.000                      0                   12                                                                        
sys_clk_p     e3_rx_clk          -6.457       -6.873                      2                    2        0.221        0.000                      0                    2  
cmos1_pclk    e4_rx_clk          10.746        0.000                      0                   12                                                                        
cmos2_pclk    e4_rx_clk          10.746        0.000                      0                   12                                                                        
sys_clk_p     e4_rx_clk          -6.702       -7.081                      2                    2        0.219        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  e1_rx_clk          e1_rx_clk                6.093        0.000                      0                   64        0.392        0.000                      0                   64  
**async_default**  e2_rx_clk          e2_rx_clk                5.939        0.000                      0                   64        0.348        0.000                      0                   64  
**async_default**  e3_rx_clk          e3_rx_clk                6.028        0.000                      0                   64        0.354        0.000                      0                   64  
**async_default**  e4_rx_clk          e4_rx_clk                5.869        0.000                      0                   64        0.422        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.315ns (18.037%)  route 5.976ns (81.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.793ns = ( 19.697 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     8.806    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y150        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDSE (Prop_fdse_C_Q)         0.379     9.185 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=3, routed)           2.985    12.170    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[1]
    SLICE_X14Y151        LUT4 (Prop_lut4_I3_O)        0.105    12.275 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    12.275    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X14Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.698 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.698    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X14Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    12.829 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.179    14.008    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X16Y152        LUT5 (Prop_lut5_I0_O)        0.277    14.285 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.812    16.096    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.376    19.697    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.968    20.665    
                         clock uncertainty           -0.035    20.629    
    SLICE_X16Y152        FDSE (Setup_fdse_C_D)       -0.027    20.602    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         20.602    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.277ns (18.403%)  route 5.662ns (81.597%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     8.806    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     9.239 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    12.046    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    12.151 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.151    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.483 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.483    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.615 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    13.198    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    13.473 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.272    15.745    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    19.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.968    20.663    
                         clock uncertainty           -0.035    20.628    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    20.558    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         20.558    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.277ns (18.420%)  route 5.656ns (81.580%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     8.806    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     9.239 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    12.046    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    12.151 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.151    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.483 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.483    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.615 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    13.198    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    13.473 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.265    15.739    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    19.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.968    20.663    
                         clock uncertainty           -0.035    20.628    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    20.558    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.558    
                         arrival time                         -15.739    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.170ns (16.868%)  route 5.766ns (83.132%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 19.692 - 11.904 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.481     8.800    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.379     9.179 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/Q
                         net (fo=2, routed)           3.116    12.295    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[11]
    SLICE_X18Y163        LUT4 (Prop_lut4_I3_O)        0.105    12.400 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.400    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[5]
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409    12.809 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.128    13.937    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X21Y163        LUT5 (Prop_lut5_I3_O)        0.277    14.214 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.522    15.736    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.371    19.692    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.968    20.660    
                         clock uncertainty           -0.035    20.624    
    SLICE_X21Y163        FDSE (Setup_fdse_C_D)       -0.059    20.565    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         20.565    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.369ns (20.184%)  route 5.414ns (79.816%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     8.793    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     9.226 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    12.025    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    12.130 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    12.130    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.553 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.553    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    12.684 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    13.478    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    13.755 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.821    15.575    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.968    20.663    
                         clock uncertainty           -0.035    20.627    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.015    20.612    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.612    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.369ns (20.315%)  route 5.370ns (79.685%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     8.793    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     9.226 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    12.025    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    12.130 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    12.130    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.553 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.553    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    12.684 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    13.478    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    13.755 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.777    15.531    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.968    20.663    
                         clock uncertainty           -0.035    20.627    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.027    20.600    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         20.600    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.738ns (11.064%)  route 5.932ns (88.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns = ( 19.698 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     8.806    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.398     9.204 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.566    11.769    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X12Y153        LUT6 (Prop_lut6_I1_O)        0.235    12.004 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.154    13.158    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y152        LUT6 (Prop_lut6_I3_O)        0.105    13.263 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           2.212    15.476    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.377    19.698    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.968    20.666    
                         clock uncertainty           -0.035    20.630    
    SLICE_X14Y152        FDRE (Setup_fdre_C_D)       -0.030    20.600    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         20.600    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.735ns (11.745%)  route 5.523ns (88.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     8.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     9.195 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    12.015    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    12.247 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    13.789    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    13.894 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.160    15.054    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.968    20.663    
                         clock uncertainty           -0.035    20.627    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)       -0.044    20.583    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         20.583    
                         arrival time                         -15.054    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 0.840ns (13.280%)  route 5.485ns (86.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     8.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     9.195 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    12.015    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    12.247 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    13.789    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    13.894 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.123    15.017    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        LUT2 (Prop_lut2_I1_O)        0.105    15.122 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    15.122    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.968    20.663    
                         clock uncertainty           -0.035    20.627    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.032    20.659    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         20.659    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 0.738ns (11.773%)  route 5.531ns (88.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    8.730ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.412     8.730    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.398     9.128 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.603    11.731    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y146        LUT6 (Prop_lut6_I1_O)        0.235    11.966 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.471    13.437    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X39Y144        LUT6 (Prop_lut6_I3_O)        0.105    13.542 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.457    14.999    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    19.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.968    20.663    
                         clock uncertainty           -0.035    20.628    
    SLICE_X38Y146        FDRE (Setup_fdre_C_D)       -0.081    20.547    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         20.547    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                  5.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.618     3.956    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485     4.441 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.441    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.888     4.864    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.908     3.956    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.131     4.087    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.087    
                         arrival time                           4.441    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.618     3.956    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     4.444 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.444    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.888     4.864    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.908     3.956    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.131     4.087    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.087    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.911ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.651     3.989    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     4.477 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.477    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.925     4.900    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.911     3.989    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.131     4.120    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.120    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    3.923ns
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.585     3.923    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y151        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     4.411 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.411    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.854     4.830    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.907     3.923    
    SLICE_X46Y151        FDRE (Hold_fdre_C_D)         0.131     4.054    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.054    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.227ns (16.122%)  route 1.181ns (83.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.959    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.128     4.087 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=2, routed)           1.181     5.268    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X16Y163        LUT5 (Prop_lut5_I0_O)        0.099     5.367 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     5.367    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.866    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism             -0.871     3.995    
    SLICE_X16Y163        FDRE (Hold_fdre_C_D)         0.120     4.115    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.115    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.164ns (12.253%)  route 1.174ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.959    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y159        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.164     4.123 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=1, routed)           1.174     5.297    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.867    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.893     3.974    
    SLICE_X20Y160        FDSE (Hold_fdse_C_D)         0.060     4.034    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -4.034    
                         arrival time                           5.297    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.164ns (12.136%)  route 1.187ns (87.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    0.894ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.620     3.958    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.164     4.122 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           1.187     5.309    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]_0[5]
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.867    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.894     3.973    
    SLICE_X17Y162        FDRE (Hold_fdre_C_D)         0.072     4.045    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.045    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.128ns (8.028%)  route 1.466ns (91.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.614     3.952    camera_delay_inst/CLK
    SLICE_X37Y153        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.128     4.080 r  camera_delay_inst/cmos_data_d2_reg[5]/Q
                         net (fo=4, routed)           1.466     5.546    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.935     4.910    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.871     4.040    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     4.282    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.282    
                         arrival time                           5.546    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.246ns (17.273%)  route 1.178ns (82.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.625     3.963    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.148     4.111 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=4, routed)           1.178     5.289    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X12Y153        LUT4 (Prop_lut4_I3_O)        0.098     5.387 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[8]_i_1/O
                         net (fo=1, routed)           0.000     5.387    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[8]
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.896     4.872    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
                         clock pessimism             -0.871     4.001    
    SLICE_X12Y153        FDRE (Hold_fdre_C_D)         0.121     4.122    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.122    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.141ns (8.786%)  route 1.464ns (91.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.615     3.953    camera_delay_inst/CLK
    SLICE_X41Y150        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.141     4.094 r  camera_delay_inst/cmos_data_d2_reg[6]/Q
                         net (fo=4, routed)           1.464     5.558    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.867    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.871     3.997    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     4.293    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.293    
                         arrival time                           5.558    
  -------------------------------------------------------------------
                         slack                                  1.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos1_pclk
Waveform(ns):       { 0.000 5.952 }
Period(ns):         11.904
Sources:            { cmos1_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y30   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X2Y31   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X2Y29   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y33   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         11.904      10.312     BUFGCTRL_X0Y2  cmos_select_inst/CLK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X39Y154  camera_delay_inst/cmos_data_d0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X39Y154  camera_delay_inst/cmos_data_d0_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X22Y160  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X22Y160  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X39Y154  camera_delay_inst/cmos_data_d0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.315ns (18.037%)  route 5.976ns (81.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns = ( 18.801 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     7.751    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y150        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDSE (Prop_fdse_C_Q)         0.379     8.130 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=3, routed)           2.985    11.115    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[1]
    SLICE_X14Y151        LUT4 (Prop_lut4_I3_O)        0.105    11.220 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    11.220    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X14Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.643 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.643    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X14Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.774 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.179    12.953    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X16Y152        LUT5 (Prop_lut5_I0_O)        0.277    13.230 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.812    15.041    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.376    18.801    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.809    19.610    
                         clock uncertainty           -0.035    19.574    
    SLICE_X16Y152        FDSE (Setup_fdse_C_D)       -0.027    19.547    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.547    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.277ns (18.403%)  route 5.662ns (81.597%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     7.751    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     8.184 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    10.991    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    11.096 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.096    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.428 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.428    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.560 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    12.143    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    12.418 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.272    14.690    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    18.799    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.809    19.608    
                         clock uncertainty           -0.035    19.573    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    19.503    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.503    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.277ns (18.420%)  route 5.656ns (81.580%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     7.751    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     8.184 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    10.991    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    11.096 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.096    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.428 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.428    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.560 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    12.143    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    12.418 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.265    14.684    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    18.799    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.809    19.608    
                         clock uncertainty           -0.035    19.573    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    19.503    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         19.503    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.170ns (16.868%)  route 5.766ns (83.132%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 18.796 - 11.904 ) 
    Source Clock Delay      (SCD):    7.745ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.481     7.745    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.379     8.124 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/Q
                         net (fo=2, routed)           3.116    11.240    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[11]
    SLICE_X18Y163        LUT4 (Prop_lut4_I3_O)        0.105    11.345 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.345    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[5]
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409    11.754 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.128    12.882    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X21Y163        LUT5 (Prop_lut5_I3_O)        0.277    13.159 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.522    14.681    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.371    18.796    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.809    19.605    
                         clock uncertainty           -0.035    19.569    
    SLICE_X21Y163        FDSE (Setup_fdse_C_D)       -0.059    19.510    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.369ns (20.184%)  route 5.414ns (79.816%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    7.738ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     7.738    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     8.171 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    10.970    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    11.075 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    11.075    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.498 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.498    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.629 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    12.422    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    12.699 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.821    14.520    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.809    19.608    
                         clock uncertainty           -0.035    19.572    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.015    19.557    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         19.557    
                         arrival time                         -14.520    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.369ns (20.315%)  route 5.370ns (79.685%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    7.738ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     7.738    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     8.171 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    10.970    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    11.075 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    11.075    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.498 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.498    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.629 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    12.422    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    12.699 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.777    14.476    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.809    19.608    
                         clock uncertainty           -0.035    19.572    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.027    19.545    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.738ns (11.064%)  route 5.932ns (88.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.898ns = ( 18.802 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     7.751    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.398     8.149 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.566    10.714    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X12Y153        LUT6 (Prop_lut6_I1_O)        0.235    10.949 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.154    12.103    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y152        LUT6 (Prop_lut6_I3_O)        0.105    12.208 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           2.212    14.421    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.377    18.802    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.809    19.611    
                         clock uncertainty           -0.035    19.575    
    SLICE_X14Y152        FDRE (Setup_fdre_C_D)       -0.030    19.545    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.735ns (11.745%)  route 5.523ns (88.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    7.742ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     7.742    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     8.140 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    10.960    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    11.192 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    12.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    12.839 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.160    13.999    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.809    19.608    
                         clock uncertainty           -0.035    19.572    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)       -0.044    19.528    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.528    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 0.840ns (13.280%)  route 5.485ns (86.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    7.742ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     7.742    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     8.140 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    10.960    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    11.192 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    12.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    12.839 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.123    13.962    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        LUT2 (Prop_lut2_I1_O)        0.105    14.067 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    14.067    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.809    19.608    
                         clock uncertainty           -0.035    19.572    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.032    19.604    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.604    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 0.738ns (11.773%)  route 5.531ns (88.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    7.675ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.412     7.675    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.398     8.073 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.603    10.676    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y146        LUT6 (Prop_lut6_I1_O)        0.235    10.911 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.471    12.381    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X39Y144        LUT6 (Prop_lut6_I3_O)        0.105    12.486 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.457    13.944    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    18.799    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.809    19.608    
                         clock uncertainty           -0.035    19.573    
    SLICE_X38Y146        FDRE (Setup_fdre_C_D)       -0.081    19.492    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.492    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                  5.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.618     3.418    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485     3.903 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.903    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.888     4.245    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.827     3.418    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.131     3.549    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.618     3.418    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.906 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.906    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.888     4.245    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.827     3.418    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.131     3.549    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.651     3.451    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.939 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.939    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.925     4.281    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.830     3.451    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.131     3.582    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.585     3.385    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y151        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     3.873 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     3.873    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.854     4.211    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.826     3.385    
    SLICE_X46Y151        FDRE (Hold_fdre_C_D)         0.131     3.516    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.227ns (16.122%)  route 1.181ns (83.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.421    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.128     3.549 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=2, routed)           1.181     4.730    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X16Y163        LUT5 (Prop_lut5_I0_O)        0.099     4.829 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     4.829    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.247    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism             -0.790     3.457    
    SLICE_X16Y163        FDRE (Hold_fdre_C_D)         0.120     3.577    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           4.829    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.164ns (12.253%)  route 1.174ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.421    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y159        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.164     3.585 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=1, routed)           1.174     4.760    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.248    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.812     3.436    
    SLICE_X20Y160        FDSE (Hold_fdse_C_D)         0.060     3.496    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           4.760    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.164ns (12.136%)  route 1.187ns (87.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.813ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.620     3.420    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.164     3.584 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           1.187     4.771    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]_0[5]
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.248    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.813     3.435    
    SLICE_X17Y162        FDRE (Hold_fdre_C_D)         0.072     3.507    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.128ns (8.028%)  route 1.466ns (91.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.614     3.414    camera_delay_inst/CLK
    SLICE_X37Y153        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.128     3.542 r  camera_delay_inst/cmos_data_d2_reg[5]/Q
                         net (fo=4, routed)           1.466     5.008    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.935     4.292    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.790     3.502    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     3.744    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.246ns (17.273%)  route 1.178ns (82.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.625     3.425    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.148     3.573 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=4, routed)           1.178     4.751    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X12Y153        LUT4 (Prop_lut4_I3_O)        0.098     4.849 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[8]_i_1/O
                         net (fo=1, routed)           0.000     4.849    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[8]
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.896     4.253    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
                         clock pessimism             -0.790     3.463    
    SLICE_X12Y153        FDRE (Hold_fdre_C_D)         0.121     3.584    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.141ns (8.786%)  route 1.464ns (91.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.249ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.615     3.415    camera_delay_inst/CLK
    SLICE_X41Y150        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.141     3.556 r  camera_delay_inst/cmos_data_d2_reg[6]/Q
                         net (fo=4, routed)           1.464     5.020    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.249    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.790     3.459    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     3.755    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.755    
                         arrival time                           5.020    
  -------------------------------------------------------------------
                         slack                                  1.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos2_pclk
Waveform(ns):       { 0.000 5.952 }
Period(ns):         11.904
Sources:            { cmos2_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y30   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X2Y31   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X2Y29   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         11.904      9.734      RAMB36_X0Y33   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         11.904      10.312     BUFGCTRL_X0Y2  cmos_select_inst/CLK_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X39Y154  camera_delay_inst/cmos_data_d0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.904      10.904     SLICE_X39Y154  camera_delay_inst/cmos_data_d0_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X39Y154  camera_delay_inst/cmos_data_d0_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X6Y157   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X46Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.952       5.098      SLICE_X22Y164  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X38Y154  camera_delay_inst/cmos_data_d0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.952       5.452      SLICE_X39Y154  camera_delay_inst/cmos_data_d0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 0.348ns (5.087%)  route 6.493ns (94.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          6.493    11.545    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X51Y158        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X51Y158        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[6]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X51Y158        FDCE (Setup_fdce_C_D)       -0.164    12.466    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 0.348ns (5.149%)  route 6.410ns (94.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          6.410    11.462    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X49Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.286    12.438    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[38]/C
                         clock pessimism              0.228    12.666    
                         clock uncertainty           -0.035    12.631    
    SLICE_X49Y154        FDCE (Setup_fdce_C_D)       -0.181    12.450    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[38]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 0.348ns (5.178%)  route 6.373ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          6.373    11.425    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X51Y156        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.286    12.438    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X51Y156        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[22]/C
                         clock pessimism              0.228    12.666    
                         clock uncertainty           -0.035    12.631    
    SLICE_X51Y156        FDCE (Setup_fdce_C_D)       -0.164    12.467    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.348ns (5.280%)  route 6.243ns (94.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          6.243    11.295    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X51Y155        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.286    12.438    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X51Y155        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[14]/C
                         clock pessimism              0.228    12.666    
                         clock uncertainty           -0.035    12.631    
    SLICE_X51Y155        FDCE (Setup_fdce_C_D)       -0.169    12.462    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 0.348ns (5.280%)  route 6.243ns (94.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 12.438 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          6.243    11.295    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X51Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.286    12.438    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X51Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[46]/C
                         clock pessimism              0.228    12.666    
                         clock uncertainty           -0.035    12.631    
    SLICE_X51Y154        FDCE (Setup_fdce_C_D)       -0.164    12.467    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[46]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.348ns (5.346%)  route 6.162ns (94.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          6.162    11.214    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X57Y153        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X57Y153        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[14]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X57Y153        FDCE (Setup_fdce_C_D)       -0.179    12.451    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 0.611ns (9.069%)  route 6.126ns (90.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 12.435 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          6.126    11.178    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X60Y154        LUT3 (Prop_lut3_I1_O)        0.263    11.441 r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[22]_i_1/O
                         net (fo=1, routed)           0.000    11.441    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[22]_i_1_n_0
    SLICE_X60Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.283    12.435    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X60Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[22]/C
                         clock pessimism              0.228    12.663    
                         clock uncertainty           -0.035    12.628    
    SLICE_X60Y154        FDCE (Setup_fdce_C_D)        0.106    12.734    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.348ns (5.487%)  route 5.994ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          5.994    11.046    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X54Y153        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X54Y153        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[30]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X54Y153        FDCE (Setup_fdce_C_D)       -0.164    12.466    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 0.348ns (5.760%)  route 5.693ns (94.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 12.435 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          5.693    10.746    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X60Y156        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.283    12.435    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X60Y156        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[30]/C
                         clock pessimism              0.228    12.663    
                         clock uncertainty           -0.035    12.628    
    SLICE_X60Y156        FDCE (Setup_fdce_C_D)       -0.149    12.479    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         12.479    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.590ns (9.577%)  route 5.571ns (90.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 12.432 - 8.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.389     4.704    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y188        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y188        FDCE (Prop_fdce_C_Q)         0.348     5.052 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=50, routed)          5.571    10.623    mac_test1/mac_top0/mac_rx0/arp0/Q[6]
    SLICE_X62Y154        LUT6 (Prop_lut6_I5_O)        0.242    10.865 r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.865    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr[6]_i_1_n_0
    SLICE_X62Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.280    12.432    mac_test1/mac_top0/mac_rx0/arp0/e1_gtxc_OBUF_BUFG
    SLICE_X62Y154        FDCE                                         r  mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[6]/C
                         clock pessimism              0.228    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X62Y154        FDCE (Setup_fdce_C_D)        0.076    12.701    mac_test1/mac_top0/mac_rx0/arp0/arp_rec_source_ip_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  1.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/icmp0/ram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.700%)  route 0.150ns (50.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.566     1.526    mac_test1/mac_top0/icmp0/e1_gtxc_OBUF_BUFG
    SLICE_X76Y162        FDCE                                         r  mac_test1/mac_top0/icmp0/ram_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y162        FDCE (Prop_fdce_C_Q)         0.148     1.674 r  mac_test1/mac_top0/icmp0/ram_write_addr_reg[1]/Q
                         net (fo=1, routed)           0.150     1.823    mac_test1/mac_top0/icmp0/icmp_receive_ram/Q[1]
    RAMB18_X4Y64         RAMB18E1                                     r  mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.873     2.084    mac_test1/mac_top0/icmp0/icmp_receive_ram/e1_gtxc_OBUF_BUFG
    RAMB18_X4Y64         RAMB18E1                                     r  mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.505     1.578    
    RAMB18_X4Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130     1.708    mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.612     1.572    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     1.768    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.884     2.094    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.522     1.572    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.078     1.650    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.612     1.572    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.768    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.884     2.094    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.522     1.572    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.076     1.648    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.620     1.580    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X21Y154        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y154        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.776    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X21Y154        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.891     2.102    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X21Y154        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.522     1.580    
    SLICE_X21Y154        FDRE (Hold_fdre_C_D)         0.075     1.655    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.613     1.573    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y152        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.769    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.885     2.095    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.522     1.573    
    SLICE_X41Y152        FDRE (Hold_fdre_C_D)         0.075     1.648    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.612     1.572    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.768    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.884     2.094    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.522     1.572    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.075     1.647    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.575     1.535    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y184        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y184        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1_reg[3]/Q
                         net (fo=1, routed)           0.058     1.734    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1[3]
    SLICE_X58Y184        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.844     2.054    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y184        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]/C
                         clock pessimism             -0.519     1.535    
    SLICE_X58Y184        FDCE (Hold_fdce_C_D)         0.076     1.611    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.575     1.535    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y184        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y184        FDCE (Prop_fdce_C_Q)         0.141     1.676 r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1_reg[7]/Q
                         net (fo=1, routed)           0.061     1.736    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d1[7]
    SLICE_X58Y184        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.844     2.054    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X58Y184        FDCE                                         r  mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]/C
                         clock pessimism             -0.519     1.535    
    SLICE_X58Y184        FDCE (Hold_fdce_C_D)         0.078     1.613    mac_test1/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.613     1.573    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y152        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     1.769    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.885     2.095    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.522     1.573    
    SLICE_X41Y152        FDRE (Hold_fdre_C_D)         0.071     1.644    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.612     1.572    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y153        FDRE (Prop_fdre_C_Q)         0.141     1.713 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.768    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.884     2.094    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.522     1.572    
    SLICE_X41Y153        FDRE (Hold_fdre_C_D)         0.071     1.643    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e1_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y64    mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X4Y64    mac_test1/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y31    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  e1_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X60Y177   mac_test1/mac_top0/mac_rx0/ip0/ip_addr_check_error_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y162   mac_test1/mac_top0/mac_tx0/ip0/checksum_finish_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y164   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X50Y164   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X52Y165   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X49Y163   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y156   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y156   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y176   mac_test1/mac_top0/mac_rx0/ip0/ip_checksum_error_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X59Y173   mac_test1/mac_top0/mac_rx0/ip0/net_protocol_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X59Y173   mac_test1/mac_top0/mac_rx0/ip0/net_protocol_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X59Y173   mac_test1/mac_top0/mac_rx0/ip0/net_protocol_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y173   mac_test1/mac_top0/mac_rx0/ip0/net_protocol_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X60Y173   mac_test1/mac_top0/mac_rx0/ip0/net_protocol_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X60Y173   mac_test1/mac_top0/mac_rx0/ip0/net_protocol_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X60Y173   mac_test1/mac_top0/mac_rx0/ip0/net_protocol_reg[6]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y156   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y156   camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X60Y177   mac_test1/mac_top0/mac_rx0/ip0/ip_addr_check_error_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y162   mac_test1/mac_top0/mac_tx0/ip0/checksum_finish_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X52Y165   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y165   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y165   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X52Y165   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y165   mac_test1/mac_top0/mac_tx0/ip0/checksum_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X58Y170   mac_test1/mac_top0/mac_rx0/ip0/ip_rec_data_length_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 1.721ns (27.807%)  route 4.468ns (72.193%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.123 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.123    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0_n_0
    SLICE_X2Y189         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.385 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0/O[3]
                         net (fo=1, routed)           0.510    10.894    mac_test2/mac_top0/icmp0/in22[30]
    SLICE_X3Y189         LUT4 (Prop_lut4_I3_O)        0.250    11.144 r  mac_test2/mac_top0/icmp0/checksum_tmp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    11.144    mac_test2/mac_top0/icmp0/checksum_tmp[30]_i_1__0_n_0
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.443    12.589    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.168    12.757    
                         clock uncertainty           -0.035    12.722    
    SLICE_X3Y189         FDCE (Setup_fdce_C_D)        0.032    12.754    mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.725ns (28.090%)  route 4.416ns (71.910%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.123 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.123    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0_n_0
    SLICE_X2Y189         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.223 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.223    mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0_n_0
    SLICE_X2Y190         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.401 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]_i_5__0/O[0]
                         net (fo=1, routed)           0.457    10.858    mac_test2/mac_top0/icmp0/in22[31]
    SLICE_X3Y189         LUT4 (Prop_lut4_I3_O)        0.238    11.096 r  mac_test2/mac_top0/icmp0/checksum_tmp[31]_i_2__0/O
                         net (fo=1, routed)           0.000    11.096    mac_test2/mac_top0/icmp0/checksum_tmp[31]_i_2__0_n_0
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.443    12.589    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.168    12.757    
                         clock uncertainty           -0.035    12.722    
    SLICE_X3Y189         FDCE (Setup_fdce_C_D)        0.033    12.755    mac_test2/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.625ns (26.644%)  route 4.474ns (73.356%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.123 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.123    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0_n_0
    SLICE_X2Y189         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.301 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0/O[0]
                         net (fo=1, routed)           0.515    10.816    mac_test2/mac_top0/icmp0/in22[27]
    SLICE_X3Y188         LUT4 (Prop_lut4_I3_O)        0.238    11.054 r  mac_test2/mac_top0/icmp0/checksum_tmp[27]_i_1__0/O
                         net (fo=1, routed)           0.000    11.054    mac_test2/mac_top0/icmp0/checksum_tmp[27]_i_1__0_n_0
    SLICE_X3Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.442    12.588    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]/C
                         clock pessimism              0.168    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X3Y188         FDCE (Setup_fdce_C_D)        0.033    12.754    mac_test2/mac_top0/icmp0/checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.611ns (26.458%)  route 4.478ns (73.542%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.280 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/O[1]
                         net (fo=1, routed)           0.519    10.799    mac_test2/mac_top0/icmp0/in22[24]
    SLICE_X1Y188         LUT4 (Prop_lut4_I3_O)        0.245    11.044 r  mac_test2/mac_top0/icmp0/checksum_tmp[24]_i_1__0/O
                         net (fo=1, routed)           0.000    11.044    mac_test2/mac_top0/icmp0/checksum_tmp[24]_i_1__0_n_0
    SLICE_X1Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.442    12.588    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X1Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]/C
                         clock pessimism              0.168    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X1Y188         FDCE (Setup_fdce_C_D)        0.030    12.751    mac_test2/mac_top0/icmp0/checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.621ns (26.621%)  route 4.468ns (73.379%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.285 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/O[3]
                         net (fo=1, routed)           0.510    10.794    mac_test2/mac_top0/icmp0/in22[26]
    SLICE_X3Y188         LUT4 (Prop_lut4_I3_O)        0.250    11.044 r  mac_test2/mac_top0/icmp0/checksum_tmp[26]_i_1__0/O
                         net (fo=1, routed)           0.000    11.044    mac_test2/mac_top0/icmp0/checksum_tmp[26]_i_1__0_n_0
    SLICE_X3Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.442    12.588    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]/C
                         clock pessimism              0.168    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X3Y188         FDCE (Setup_fdce_C_D)        0.032    12.753    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.652ns (27.480%)  route 4.360ns (72.520%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.123 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.123    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0_n_0
    SLICE_X2Y189         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.322 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0/O[2]
                         net (fo=1, routed)           0.401    10.723    mac_test2/mac_top0/icmp0/in22[29]
    SLICE_X3Y189         LUT4 (Prop_lut4_I3_O)        0.244    10.967 r  mac_test2/mac_top0/icmp0/checksum_tmp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    10.967    mac_test2/mac_top0/icmp0/checksum_tmp[29]_i_1__0_n_0
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.443    12.589    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.168    12.757    
                         clock uncertainty           -0.035    12.722    
    SLICE_X3Y189         FDCE (Setup_fdce_C_D)        0.032    12.754    mac_test2/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.521ns (25.374%)  route 4.473ns (74.626%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.185 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/O[3]
                         net (fo=1, routed)           0.515    10.700    mac_test2/mac_top0/icmp0/in22[22]
    SLICE_X0Y187         LUT4 (Prop_lut4_I3_O)        0.250    10.950 r  mac_test2/mac_top0/icmp0/checksum_tmp[22]_i_1__0/O
                         net (fo=1, routed)           0.000    10.950    mac_test2/mac_top0/icmp0/checksum_tmp[22]_i_1__0_n_0
    SLICE_X0Y187         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.442    12.588    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X0Y187         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]/C
                         clock pessimism              0.168    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X0Y187         FDCE (Setup_fdce_C_D)        0.030    12.751    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.711ns (28.581%)  route 4.275ns (71.419%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.123 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.123    mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0_n_0
    SLICE_X2Y189         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.380 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__0/O[1]
                         net (fo=1, routed)           0.317    10.697    mac_test2/mac_top0/icmp0/in22[28]
    SLICE_X3Y189         LUT4 (Prop_lut4_I3_O)        0.245    10.942 r  mac_test2/mac_top0/icmp0/checksum_tmp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    10.942    mac_test2/mac_top0/icmp0/checksum_tmp[28]_i_1__0_n_0
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.443    12.589    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y189         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.168    12.757    
                         clock uncertainty           -0.035    12.722    
    SLICE_X3Y189         FDCE (Setup_fdce_C_D)        0.030    12.752    mac_test2/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.525ns (25.539%)  route 4.446ns (74.461%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.023 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0_n_0
    SLICE_X2Y188         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.201 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__0/O[0]
                         net (fo=1, routed)           0.488    10.688    mac_test2/mac_top0/icmp0/in22[23]
    SLICE_X3Y188         LUT4 (Prop_lut4_I3_O)        0.238    10.926 r  mac_test2/mac_top0/icmp0/checksum_tmp[23]_i_1__0/O
                         net (fo=1, routed)           0.000    10.926    mac_test2/mac_top0/icmp0/checksum_tmp[23]_i_1__0_n_0
    SLICE_X3Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.442    12.588    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X3Y188         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]/C
                         clock pessimism              0.168    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X3Y188         FDCE (Setup_fdce_C_D)        0.032    12.753    mac_test2/mac_top0/icmp0/checksum_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.452ns (24.485%)  route 4.478ns (75.515%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.647     4.955    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X24Y212        FDCE                                         r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDCE (Prop_fdce_C_Q)         0.348     5.303 r  mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=51, routed)          3.959     9.262    mac_test2/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X2Y184         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.461     9.723 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.723    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__0_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.823 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.823    mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__0_n_0
    SLICE_X2Y186         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.923 r  mac_test2/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.923    mac_test2/mac_top0/icmp0/CO[0]
    SLICE_X2Y187         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    10.122 r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__0/O[2]
                         net (fo=1, routed)           0.520    10.641    mac_test2/mac_top0/icmp0/in22[21]
    SLICE_X1Y187         LUT4 (Prop_lut4_I3_O)        0.244    10.885 r  mac_test2/mac_top0/icmp0/checksum_tmp[21]_i_1__0/O
                         net (fo=1, routed)           0.000    10.885    mac_test2/mac_top0/icmp0/checksum_tmp[21]_i_1__0_n_0
    SLICE_X1Y187         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.442    12.588    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X1Y187         FDCE                                         r  mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]/C
                         clock pessimism              0.168    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X1Y187         FDCE (Setup_fdce_C_D)        0.033    12.754    mac_test2/mac_top0/icmp0/checksum_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  1.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.503%)  route 0.144ns (50.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.610     1.563    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X23Y177        FDCE                                         r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y177        FDCE (Prop_fdce_C_Q)         0.141     1.704 r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[2]/Q
                         net (fo=1, routed)           0.144     1.848    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[2]
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.915     2.119    mac_test2/mac_top0/icmp0/icmp_receive_ram/e2_gtxc_OBUF_BUFG
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.506     1.613    
    RAMB18_X1Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.796    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.330%)  route 0.145ns (50.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.610     1.563    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X23Y177        FDCE                                         r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y177        FDCE (Prop_fdce_C_Q)         0.141     1.704 r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[3]/Q
                         net (fo=1, routed)           0.145     1.849    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[3]
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.915     2.119    mac_test2/mac_top0/icmp0/icmp_receive_ram/e2_gtxc_OBUF_BUFG
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.506     1.613    
    RAMB18_X1Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.796    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.209%)  route 0.146ns (50.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.610     1.563    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X23Y177        FDCE                                         r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y177        FDCE (Prop_fdce_C_Q)         0.141     1.704 r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[5]/Q
                         net (fo=1, routed)           0.146     1.850    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[5]
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.915     2.119    mac_test2/mac_top0/icmp0/icmp_receive_ram/e2_gtxc_OBUF_BUFG
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.506     1.613    
    RAMB18_X1Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.796    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.378ns (72.080%)  route 0.146ns (27.920%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.624     1.577    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X14Y199        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y199        FDCE (Prop_fdce_C_Q)         0.164     1.741 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.146     1.887    mac_test2/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X15Y199        LUT6 (Prop_lut6_I0_O)        0.045     1.932 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0/O
                         net (fo=1, routed)           0.000     1.932    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0_n_0
    SLICE_X15Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.047 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.047    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0_n_0
    SLICE_X15Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.101 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     2.101    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0_n_7
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.988     2.192    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]/C
                         clock pessimism             -0.255     1.936    
    SLICE_X15Y200        FDCE (Hold_fdce_C_D)         0.105     2.041    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.389ns (72.654%)  route 0.146ns (27.346%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.624     1.577    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X14Y199        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y199        FDCE (Prop_fdce_C_Q)         0.164     1.741 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.146     1.887    mac_test2/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X15Y199        LUT6 (Prop_lut6_I0_O)        0.045     1.932 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0/O
                         net (fo=1, routed)           0.000     1.932    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0_n_0
    SLICE_X15Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.047 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.047    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0_n_0
    SLICE_X15Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.112 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     2.112    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0_n_5
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.988     2.192    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]/C
                         clock pessimism             -0.255     1.936    
    SLICE_X15Y200        FDCE (Hold_fdce_C_D)         0.105     2.041    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.527%)  route 0.147ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.610     1.563    mac_test2/mac_top0/icmp0/e2_gtxc_OBUF_BUFG
    SLICE_X23Y177        FDCE                                         r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y177        FDCE (Prop_fdce_C_Q)         0.128     1.691 r  mac_test2/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]/Q
                         net (fo=1, routed)           0.147     1.838    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg_1[7]
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.915     2.119    mac_test2/mac_top0/icmp0/icmp_receive_ram/e2_gtxc_OBUF_BUFG
    RAMB18_X1Y70         RAMB18E1                                     r  mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.506     1.613    
    RAMB18_X1Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130     1.743    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.414ns (73.874%)  route 0.146ns (26.126%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.624     1.577    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X14Y199        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y199        FDCE (Prop_fdce_C_Q)         0.164     1.741 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.146     1.887    mac_test2/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X15Y199        LUT6 (Prop_lut6_I0_O)        0.045     1.932 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0/O
                         net (fo=1, routed)           0.000     1.932    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0_n_0
    SLICE_X15Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.047 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.047    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0_n_0
    SLICE_X15Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.137 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     2.137    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0_n_6
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.988     2.192    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]/C
                         clock pessimism             -0.255     1.936    
    SLICE_X15Y200        FDCE (Hold_fdce_C_D)         0.105     2.041    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.414ns (73.874%)  route 0.146ns (26.126%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.624     1.577    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X14Y199        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y199        FDCE (Prop_fdce_C_Q)         0.164     1.741 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_buf_reg[26]/Q
                         net (fo=2, routed)           0.146     1.887    mac_test2/mac_top0/mac_rx0/ip0/checksum_buf[26]
    SLICE_X15Y199        LUT6 (Prop_lut6_I0_O)        0.045     1.932 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0/O
                         net (fo=1, routed)           0.000     1.932    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp[27]_i_7__0_n_0
    SLICE_X15Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.047 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.047    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[27]_i_1__0_n_0
    SLICE_X15Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.137 r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     2.137    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]_i_2__0_n_4
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.988     2.192    mac_test2/mac_top0/mac_rx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X15Y200        FDCE                                         r  mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]/C
                         clock pessimism             -0.255     1.936    
    SLICE_X15Y200        FDCE (Hold_fdce_C_D)         0.105     2.041    mac_test2/mac_top0/mac_rx0/ip0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.620     1.573    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X19Y158        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y158        FDRE (Prop_fdre_C_Q)         0.141     1.714 f  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053     1.767    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X18Y158        LUT3 (Prop_lut3_I0_O)        0.045     1.812 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.812    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X18Y158        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.893     2.096    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y158        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.510     1.586    
    SLICE_X18Y158        FDRE (Hold_fdre_C_D)         0.121     1.707    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.608     1.561    mac_test2/mac_top0/mac_tx0/ipmode/e2_gtxc_OBUF_BUFG
    SLICE_X19Y175        FDCE                                         r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.141     1.702 r  mac_test2/mac_top0/mac_tx0/ipmode/ip_tx_data_reg[3]/Q
                         net (fo=1, routed)           0.055     1.757    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[7]_1[3]
    SLICE_X18Y175        LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data[3]_i_1__1_n_0
    SLICE_X18Y175        FDCE                                         r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.878     2.081    mac_test2/mac_top0/mac_tx0/ip0/e2_gtxc_OBUF_BUFG
    SLICE_X18Y175        FDCE                                         r  mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[3]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X18Y175        FDCE (Hold_fdce_C_D)         0.120     1.694    mac_test2/mac_top0/mac_tx0/ip0/ip_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e2_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e2_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y70    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y70    mac_test2/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y33    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17  e2_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X2Y171    mac_test2/mac_top0/cache0/arp_cache_reg[27]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X2Y171    mac_test2/mac_top0/cache0/arp_cache_reg[28]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X2Y171    mac_test2/mac_top0/cache0/arp_cache_reg[29]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X2Y168    mac_test2/mac_top0/cache0/arp_cache_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X2Y169    mac_test2/mac_top0/cache0/arp_cache_reg[30]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X3Y166    mac_test2/mac_top0/cache0/arp_cache_reg[31]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y166   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y166   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y201   mac_test2/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y201   mac_test2/mac_top0/mac_rx0/arp0/arp_rec_destination_mac_addr_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y202   mac_test2/mac_top0/mac_rx0/arp0/arp_rec_op_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y202   mac_test2/mac_top0/mac_rx0/arp0/arp_rec_op_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y202   mac_test2/mac_top0/mac_rx0/arp0/arp_rec_op_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X21Y202   mac_test2/mac_top0/mac_rx0/arp0/arp_rec_op_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y170    mac_test2/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X5Y169    mac_test2/mac_top0/mac_tx0/arp_tx0/arp_destination_mac_addr_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y166   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X22Y166   camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y166    mac_test2/mac_top0/cache0/arp_cache_reg[31]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y166    mac_test2/mac_top0/cache0/arp_cache_reg[31]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X2Y167    mac_test2/mac_top0/cache0/arp_cache_reg[33]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X5Y166    mac_test2/mac_top0/cache0/arp_cache_reg[34]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X2Y167    mac_test2/mac_top0/cache0/arp_cache_reg[36]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y166    mac_test2/mac_top0/cache0/arp_cache_reg[38]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X3Y166    mac_test2/mac_top0/cache0/arp_cache_reg[38]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X2Y167    mac_test2/mac_top0/cache0/arp_cache_reg[39]/C



---------------------------------------------------------------------------------------------------
From Clock:  e3_rx_clk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.848ns (34.861%)  route 3.453ns (65.139%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.486     5.097    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y121        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.379     5.476 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          2.772     8.248    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.105     8.353 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.353    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.810 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.810    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.908    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.006    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.467 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1/O[1]
                         net (fo=1, routed)           0.681    10.148    mac_test3/mac_top0/icmp0/in22[28]
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.250    10.398 r  mac_test3/mac_top0/icmp0/checksum_tmp[28]_i_1__1/O
                         net (fo=1, routed)           0.000    10.398    mac_test3/mac_top0/icmp0/checksum_tmp[28]_i_1__1_n_0
    SLICE_X3Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.453    12.888    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.242    13.130    
                         clock uncertainty           -0.035    13.095    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.032    13.127    mac_test3/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         13.127    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/icmp0/icmp_data_length_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 2.729ns (52.031%)  route 2.516ns (47.969%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 12.814 - 8.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.482     5.093    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X8Y124         FDCE                                         r  mac_test3/mac_top0/icmp0/icmp_data_length_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDCE (Prop_fdce_C_Q)         0.433     5.526 f  mac_test3/mac_top0/icmp0/icmp_data_length_reg[5]/Q
                         net (fo=7, routed)           0.800     6.326    mac_test3/mac_top0/icmp0/icmp_data_length_reg_n_0_[5]
    SLICE_X5Y121         LUT1 (Prop_lut1_I0_O)        0.105     6.431 r  mac_test3/mac_top0/icmp0/i__carry_i_14__1/O
                         net (fo=1, routed)           0.000     6.431    mac_test3/mac_top0/icmp0/i__carry_i_14__1_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.888 r  mac_test3/mac_top0/icmp0/i__carry_i_6__4/CO[3]
                         net (fo=1, routed)           0.000     6.888    mac_test3/mac_top0/icmp0/i__carry_i_6__4_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.986 r  mac_test3/mac_top0/icmp0/i__carry_i_5__4/CO[3]
                         net (fo=1, routed)           0.000     6.986    mac_test3/mac_top0/icmp0/i__carry_i_5__4_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.084 r  mac_test3/mac_top0/icmp0/i__carry__0_i_4__7/CO[3]
                         net (fo=1, routed)           0.000     7.084    mac_test3/mac_top0/icmp0/i__carry__0_i_4__7_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.300 r  mac_test3/mac_top0/icmp0/i__carry__0_i_1__9/CO[0]
                         net (fo=6, routed)           0.407     7.707    mac_test3/mac_top0/icmp0/i__carry__0_i_1__9_n_3
    SLICE_X4Y122         LUT3 (Prop_lut3_I0_O)        0.309     8.016 r  mac_test3/mac_top0/icmp0/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     8.016    mac_test3/mac_top0/icmp0/i__carry__0_i_2__8_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.473 r  mac_test3/mac_top0/icmp0/next_state2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.473    mac_test3/mac_top0/icmp0/next_state2_inferred__0/i__carry__0_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.663 r  mac_test3/mac_top0/icmp0/next_state2_inferred__0/i__carry__1/CO[2]
                         net (fo=3, routed)           0.730     9.392    mac_test3/mac_top0/icmp0/next_state2
    SLICE_X2Y121         LUT5 (Prop_lut5_I1_O)        0.261     9.653 f  mac_test3/mac_top0/icmp0/state[2]_i_2__14/O
                         net (fo=1, routed)           0.580    10.233    mac_test3/mac_top0/icmp0/state[2]_i_2__14_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.105    10.338 r  mac_test3/mac_top0/icmp0/state[2]_i_1__18/O
                         net (fo=1, routed)           0.000    10.338    mac_test3/mac_top0/icmp0/next_state[2]
    SLICE_X8Y121         FDCE                                         r  mac_test3/mac_top0/icmp0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.379    12.814    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X8Y121         FDCE                                         r  mac_test3/mac_top0/icmp0/state_reg[2]/C
                         clock pessimism              0.258    13.072    
                         clock uncertainty           -0.035    13.037    
    SLICE_X8Y121         FDCE (Setup_fdce_C_D)        0.074    13.111    mac_test3/mac_top0/icmp0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.762ns (33.804%)  route 3.450ns (66.196%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.486     5.097    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y121        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.379     5.476 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          2.772     8.248    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.105     8.353 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.353    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.810 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.810    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.908    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.006    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.382 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1/O[0]
                         net (fo=1, routed)           0.678    10.060    mac_test3/mac_top0/icmp0/in22[27]
    SLICE_X3Y118         LUT4 (Prop_lut4_I3_O)        0.249    10.309 r  mac_test3/mac_top0/icmp0/checksum_tmp[27]_i_1__1/O
                         net (fo=1, routed)           0.000    10.309    mac_test3/mac_top0/icmp0/checksum_tmp[27]_i_1__1_n_0
    SLICE_X3Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.453    12.888    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]/C
                         clock pessimism              0.242    13.130    
                         clock uncertainty           -0.035    13.095    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)        0.030    13.125    mac_test3/mac_top0/icmp0/checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.752ns (33.640%)  route 3.456ns (66.360%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.486     5.097    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y121        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.379     5.476 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          2.772     8.248    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.105     8.353 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.353    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.810 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.810    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.908    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.006    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.364 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/O[3]
                         net (fo=1, routed)           0.684    10.048    mac_test3/mac_top0/icmp0/in22[26]
    SLICE_X3Y117         LUT4 (Prop_lut4_I3_O)        0.257    10.305 r  mac_test3/mac_top0/icmp0/checksum_tmp[26]_i_1__1/O
                         net (fo=1, routed)           0.000    10.305    mac_test3/mac_top0/icmp0/checksum_tmp[26]_i_1__1_n_0
    SLICE_X3Y117         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.454    12.889    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]/C
                         clock pessimism              0.242    13.131    
                         clock uncertainty           -0.035    13.096    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.033    13.129    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         13.129    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/ip0/ip_send_data_length_d0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/ip0/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.732ns (53.462%)  route 2.378ns (46.538%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.489     5.100    mac_test3/mac_top0/mac_tx0/ip0/e3_gtxc_OBUF_BUFG
    SLICE_X11Y130        FDCE                                         r  mac_test3/mac_top0/mac_tx0/ip0/ip_send_data_length_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.348     5.448 r  mac_test3/mac_top0/mac_tx0/ip0/ip_send_data_length_d0_reg[5]/Q
                         net (fo=2, routed)           0.689     6.137    mac_test3/mac_top0/mac_tx0/ip0/ip_send_data_length_d0[5]
    SLICE_X9Y133         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.696     6.833 r  mac_test3/mac_top0/mac_tx0/ip0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.833    mac_test3/mac_top0/mac_tx0/ip0/next_state2_carry__0_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.931 r  mac_test3/mac_top0/mac_tx0/ip0/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.931    mac_test3/mac_top0/mac_tx0/ip0/next_state2_carry__1_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 r  mac_test3/mac_top0/mac_tx0/ip0/next_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.029    mac_test3/mac_top0/mac_tx0/ip0/next_state2_carry__2_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.245 f  mac_test3/mac_top0/mac_tx0/ip0/next_state1_carry__0_i_3__4/CO[0]
                         net (fo=1, routed)           0.594     7.839    mac_test3/mac_top0/mac_tx0/ip0/next_state2[16]
    SLICE_X10Y135        LUT3 (Prop_lut3_I0_O)        0.309     8.148 r  mac_test3/mac_top0/mac_tx0/ip0/next_state1_carry__0_i_1__6/O
                         net (fo=1, routed)           0.000     8.148    mac_test3/mac_top0/mac_tx0/ip0/next_state1_carry__0_i_1__6_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409     8.557 r  mac_test3/mac_top0/mac_tx0/ip0/next_state1_carry__0/CO[1]
                         net (fo=2, routed)           0.979     9.537    mac_test3/mac_top0/mac_tx0/ip0/in8
    SLICE_X15Y142        LUT5 (Prop_lut5_I2_O)        0.291     9.828 r  mac_test3/mac_top0/mac_tx0/ip0/state[0]_i_2__11/O
                         net (fo=1, routed)           0.115     9.943    mac_test3/mac_top0/mac_tx0/ip0/state[0]_i_2__11_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I5_O)        0.267    10.210 r  mac_test3/mac_top0/mac_tx0/ip0/state[0]_i_1__18/O
                         net (fo=1, routed)           0.000    10.210    mac_test3/mac_top0/mac_tx0/ip0/next_state[0]
    SLICE_X15Y142        FDPE                                         r  mac_test3/mac_top0/mac_tx0/ip0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.391    12.826    mac_test3/mac_top0/mac_tx0/ip0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y142        FDPE                                         r  mac_test3/mac_top0/mac_tx0/ip0/state_reg[0]/C
                         clock pessimism              0.242    13.068    
                         clock uncertainty           -0.035    13.033    
    SLICE_X15Y142        FDPE (Setup_fdpe_C_D)        0.032    13.065    mac_test3/mac_top0/mac_tx0/ip0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.065    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.850ns (35.794%)  route 3.318ns (64.206%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.486     5.097    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y121        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.379     5.476 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          2.772     8.248    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.105     8.353 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.353    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.810 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.810    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.908    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.006    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.462 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1/O[3]
                         net (fo=1, routed)           0.546    10.008    mac_test3/mac_top0/icmp0/in22[30]
    SLICE_X5Y118         LUT4 (Prop_lut4_I3_O)        0.257    10.265 r  mac_test3/mac_top0/icmp0/checksum_tmp[30]_i_1__1/O
                         net (fo=1, routed)           0.000    10.265    mac_test3/mac_top0/icmp0/checksum_tmp[30]_i_1__1_n_0
    SLICE_X5Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.450    12.885    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X5Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.242    13.127    
                         clock uncertainty           -0.035    13.092    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)        0.032    13.124    mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.860ns (36.130%)  route 3.288ns (63.870%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.486     5.097    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y121        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.379     5.476 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          2.772     8.248    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.105     8.353 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.353    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.810 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.810    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.908    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.006    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.300 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.300    mac_test3/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__1_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.480 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]_i_5__1/O[0]
                         net (fo=1, routed)           0.516     9.996    mac_test3/mac_top0/icmp0/in22[31]
    SLICE_X5Y118         LUT4 (Prop_lut4_I3_O)        0.249    10.245 r  mac_test3/mac_top0/icmp0/checksum_tmp[31]_i_2__1/O
                         net (fo=1, routed)           0.000    10.245    mac_test3/mac_top0/icmp0/checksum_tmp[31]_i_2__1_n_0
    SLICE_X5Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.450    12.885    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X5Y118         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.242    13.127    
                         clock uncertainty           -0.035    13.092    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)        0.033    13.125    mac_test3/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.688ns (32.840%)  route 3.452ns (67.160%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.486     5.097    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X15Y121        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDCE (Prop_fdce_C_Q)         0.379     5.476 r  mac_test3/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=51, routed)          2.772     8.248    mac_test3/mac_top0/icmp0/Q[0]
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.105     8.353 r  mac_test3/mac_top0/icmp0/checksum_tmp[10]_i_5__1/O
                         net (fo=1, routed)           0.000     8.353    mac_test3/mac_top0/mac_rx0/mac0/S[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.810 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.810    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[10]_i_2__1_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.908    mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__1_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  mac_test3/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.006    mac_test3/mac_top0/icmp0/CO[0]
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.104    mac_test3/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__1_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.304 r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__1/O[2]
                         net (fo=1, routed)           0.680     9.984    mac_test3/mac_top0/icmp0/in22[25]
    SLICE_X3Y117         LUT4 (Prop_lut4_I3_O)        0.253    10.237 r  mac_test3/mac_top0/icmp0/checksum_tmp[25]_i_1__1/O
                         net (fo=1, routed)           0.000    10.237    mac_test3/mac_top0/icmp0/checksum_tmp[25]_i_1__1_n_0
    SLICE_X3Y117         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.454    12.889    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  mac_test3/mac_top0/icmp0/checksum_tmp_reg[25]/C
                         clock pessimism              0.242    13.131    
                         clock uncertainty           -0.035    13.096    
    SLICE_X3Y117         FDCE (Setup_fdce_C_D)        0.032    13.128    mac_test3/mac_top0/icmp0/checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         13.128    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/icmp0/icmp_data_length_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 2.437ns (48.179%)  route 2.621ns (51.821%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.483     5.094    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X8Y123         FDCE                                         r  mac_test3/mac_top0/icmp0/icmp_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDCE (Prop_fdce_C_Q)         0.433     5.527 f  mac_test3/mac_top0/icmp0/icmp_data_length_reg[1]/Q
                         net (fo=7, routed)           0.732     6.259    mac_test3/mac_top0/icmp0/icmp_data_length_reg_n_0_[1]
    SLICE_X6Y120         LUT1 (Prop_lut1_I0_O)        0.105     6.364 r  mac_test3/mac_top0/icmp0/next_state2_carry_i_19__1/O
                         net (fo=1, routed)           0.000     6.364    mac_test3/mac_top0/icmp0/next_state2_carry_i_19__1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.787 r  mac_test3/mac_top0/icmp0/next_state2_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     6.787    mac_test3/mac_top0/icmp0/next_state2_carry_i_7__1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.049 r  mac_test3/mac_top0/icmp0/next_state2_carry_i_6__1/O[3]
                         net (fo=1, routed)           0.889     7.938    mac_test3/mac_top0/icmp0/next_state30_in[8]
    SLICE_X6Y124         LUT6 (Prop_lut6_I0_O)        0.250     8.188 r  mac_test3/mac_top0/icmp0/next_state2_carry_i_2__3/O
                         net (fo=1, routed)           0.000     8.188    mac_test3/mac_top0/icmp0/next_state2_carry_i_2__3_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     8.504 r  mac_test3/mac_top0/icmp0/next_state2_carry/CO[3]
                         net (fo=1, routed)           0.008     8.512    mac_test3/mac_top0/icmp0/next_state2_carry_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.612 r  mac_test3/mac_top0/icmp0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.612    mac_test3/mac_top0/icmp0/next_state2_carry__0_n_0
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     8.803 r  mac_test3/mac_top0/icmp0/next_state2_carry__1/CO[2]
                         net (fo=5, routed)           0.612     9.416    mac_test3/mac_top0/icmp0/next_state21_out
    SLICE_X3Y123         LUT2 (Prop_lut2_I0_O)        0.252     9.668 r  mac_test3/mac_top0/icmp0/state[3]_i_2__9/O
                         net (fo=1, routed)           0.380    10.047    mac_test3/mac_top0/icmp0/state[3]_i_2__9_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I1_O)        0.105    10.152 r  mac_test3/mac_top0/icmp0/state[3]_i_1__13/O
                         net (fo=1, routed)           0.000    10.152    mac_test3/mac_top0/icmp0/state[3]_i_1__13_n_0
    SLICE_X3Y122         FDCE                                         r  mac_test3/mac_top0/icmp0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.449    12.884    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  mac_test3/mac_top0/icmp0/state_reg[3]/C
                         clock pessimism              0.242    13.126    
                         clock uncertainty           -0.035    13.091    
    SLICE_X3Y122         FDCE (Setup_fdce_C_D)        0.030    13.121    mac_test3/mac_top0/icmp0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/icmp0/icmp_rx_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_seq_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.159ns (24.345%)  route 3.602ns (75.655%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.549     5.160    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X7Y123         FDCE                                         r  mac_test3/mac_top0/icmp0/icmp_rx_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDCE (Prop_fdce_C_Q)         0.379     5.539 f  mac_test3/mac_top0/icmp0/icmp_rx_cnt_reg[14]/Q
                         net (fo=8, routed)           0.704     6.243    mac_test3/mac_top0/icmp0/icmp_rx_cnt_reg[14]
    SLICE_X3Y123         LUT4 (Prop_lut4_I0_O)        0.119     6.362 r  mac_test3/mac_top0/icmp0/state[9]_i_6__3/O
                         net (fo=1, routed)           0.549     6.911    mac_test3/mac_top0/icmp0/state[9]_i_6__3_n_0
    SLICE_X3Y123         LUT5 (Prop_lut5_I4_O)        0.289     7.200 f  mac_test3/mac_top0/icmp0/state[9]_i_5__3/O
                         net (fo=6, routed)           0.932     8.132    mac_test3/mac_top0/icmp0/state[9]_i_5__3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I0_O)        0.267     8.399 f  mac_test3/mac_top0/icmp0/icmp_type_error_i_3__1/O
                         net (fo=16, routed)          0.831     9.230    mac_test3/mac_top0/icmp0/icmp_type_error_i_3__1_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.105     9.335 r  mac_test3/mac_top0/icmp0/icmp_seq[15]_i_1__1/O
                         net (fo=8, routed)           0.586     9.921    mac_test3/mac_top0/icmp0/icmp_seq[15]_i_1__1_n_0
    SLICE_X5Y109         FDCE                                         r  mac_test3/mac_top0/icmp0/icmp_seq_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.457    12.892    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  mac_test3/mac_top0/icmp0/icmp_seq_reg[9]/C
                         clock pessimism              0.257    13.149    
                         clock uncertainty           -0.035    13.114    
    SLICE_X5Y109         FDCE (Setup_fdce_C_CE)      -0.168    12.946    mac_test3/mac_top0/icmp0/icmp_seq_reg[9]
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  3.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/ram_write_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.135%)  route 0.149ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.625     1.761    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.128     1.889 r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[5]/Q
                         net (fo=1, routed)           0.149     2.038    mac_test3/mac_top0/icmp0/icmp_receive_ram/Q[5]
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.932     2.327    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.812    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.941    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.623     1.759    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y152        FDRE (Prop_fdre_C_Q)         0.141     1.900 f  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053     1.953    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X20Y152        LUT3 (Prop_lut3_I0_O)        0.045     1.998 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.998    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X20Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.894     2.289    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.517     1.772    
    SLICE_X20Y152        FDRE (Hold_fdre_C_D)         0.121     1.893    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crc_result_d0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/mac0/crc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.623     1.759    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X19Y111        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crc_result_d0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y111        FDCE (Prop_fdce_C_Q)         0.141     1.900 r  mac_test3/mac_top0/mac_rx0/mac0/crc_result_d0_reg[16]/Q
                         net (fo=1, routed)           0.053     1.953    mac_test3/mac_top0/mac_rx0/mac0/crc_result_d0[16]
    SLICE_X18Y111        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.896     2.290    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X18Y111        FDCE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crc_reg[16]/C
                         clock pessimism             -0.518     1.772    
    SLICE_X18Y111        FDCE (Hold_fdce_C_D)         0.076     1.848    mac_test3/mac_top0/mac_rx0/mac0/crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/ram_write_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.625     1.761    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141     1.902 r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[6]/Q
                         net (fo=1, routed)           0.203     2.104    mac_test3/mac_top0/icmp0/icmp_receive_ram/Q[6]
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.932     2.327    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.812    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.995    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/ram_write_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.742%)  route 0.205ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.625     1.761    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141     1.902 r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[7]/Q
                         net (fo=1, routed)           0.205     2.107    mac_test3/mac_top0/icmp0/icmp_receive_ram/Q[7]
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.932     2.327    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.812    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.995    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/ram_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.148ns (50.157%)  route 0.147ns (49.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.624     1.760    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X8Y112         FDCE                                         r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.148     1.908 r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[1]/Q
                         net (fo=1, routed)           0.147     2.055    mac_test3/mac_top0/icmp0/icmp_receive_ram/Q[1]
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.932     2.327    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.812    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130     1.942    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/icmp0/ram_write_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.620%)  route 0.206ns (59.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.625     1.761    mac_test3/mac_top0/icmp0/e3_gtxc_OBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141     1.902 r  mac_test3/mac_top0/icmp0/ram_write_addr_reg[4]/Q
                         net (fo=1, routed)           0.206     2.108    mac_test3/mac_top0/icmp0/icmp_receive_ram/Q[4]
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.932     2.327    mac_test3/mac_top0/icmp0/icmp_receive_ram/e3_gtxc_OBUF_BUFG
    RAMB18_X0Y44         RAMB18E1                                     r  mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.514     1.812    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.995    mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.653     1.789    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.985    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.927     2.321    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.532     1.789    
    SLICE_X7Y152         FDRE (Hold_fdre_C_D)         0.076     1.865    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.653     1.789    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.141     1.930 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     1.985    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.927     2.321    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.532     1.789    
    SLICE_X7Y152         FDRE (Hold_fdre_C_D)         0.075     1.864    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.655     1.791    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y149         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.987    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X7Y149         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.929     2.323    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y149         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.532     1.791    
    SLICE_X7Y149         FDRE (Hold_fdre_C_D)         0.075     1.866    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e3_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e3_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y44   mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y30   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y44   mac_test3/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0  e3_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X8Y112   mac_test3/mac_top0/icmp0/ram_wr_en_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X8Y111   mac_test3/mac_top0/icmp0/ram_write_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X8Y112   mac_test3/mac_top0/icmp0/ram_write_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X8Y111   mac_test3/mac_top0/icmp0/ram_write_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X7Y118   mac_test3/mac_top0/icmp0/ram_write_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X9Y111   mac_test3/mac_top0/icmp0/ram_write_addr_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X8Y155   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X8Y155   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y141  mac_test3/mac_top0/mac_tx0/ip0/ip_tx_ready_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X15Y142  mac_test3/mac_top0/mac_tx0/ip0/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y142  mac_test3/mac_top0/mac_tx0/ip0/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y141  mac_test3/mac_top0/mac_tx0/ip0/state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y141  mac_test3/mac_top0/mac_tx0/ip0/state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y142  mac_test3/mac_top0/mac_tx0/ip0/state_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y142  mac_test3/mac_top0/mac_tx0/ip0/state_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X18Y140  mac_test3/mac_top0/mac_tx0/ip0/timeout_reg[0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X8Y155   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X8Y155   camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X17Y113  mac_test3/mac_top0/mac_rx0/mac0/crc_check_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X18Y113  mac_test3/mac_top0/mac_rx0/mac0/crc_check_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X18Y114  mac_test3/mac_top0/mac_rx0/mac0/crc_check_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X18Y113  mac_test3/mac_top0/mac_rx0/mac0/crc_check_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y115   mac_test3/mac_top0/icmp0/reply_check_out_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y115   mac_test3/mac_top0/icmp0/reply_check_out_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X18Y113  mac_test3/mac_top0/mac_rx0/mac0/crc_check_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X18Y113  mac_test3/mac_top0/mac_rx0/mac0/crc_check_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 1.798ns (34.892%)  route 3.355ns (65.108%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.400     4.761    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136        FDCE (Prop_fdce_C_Q)         0.433     5.194 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          2.692     7.885    mac_test4/mac_top0/icmp0/Q[4]
    SLICE_X44Y121        LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  mac_test4/mac_top0/icmp0/checksum_tmp[14]_i_5__2/O
                         net (fo=1, routed)           0.000     7.990    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14][1]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.434 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.434    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.534 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    mac_test4/mac_top0/icmp0/CO[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.634 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.634    mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.734 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2/CO[3]
                         net (fo=1, routed)           0.008     8.742    mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.842 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.842    mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__2_n_0
    SLICE_X44Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.020 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[31]_i_5__2/O[0]
                         net (fo=1, routed)           0.655     9.676    mac_test4/mac_top0/icmp0/in22[31]
    SLICE_X45Y125        LUT4 (Prop_lut4_I3_O)        0.238     9.914 r  mac_test4/mac_top0/icmp0/checksum_tmp[31]_i_2__2/O
                         net (fo=1, routed)           0.000     9.914    mac_test4/mac_top0/icmp0/checksum_tmp[31]_i_2__2_n_0
    SLICE_X45Y125        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.288    12.486    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X45Y125        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.229    12.715    
                         clock uncertainty           -0.035    12.679    
    SLICE_X45Y125        FDCE (Setup_fdce_C_D)        0.033    12.712    mac_test4/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 2.525ns (49.119%)  route 2.616ns (50.881%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.397     4.758    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X47Y128        FDCE                                         r  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.379     5.137 f  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/Q
                         net (fo=7, routed)           0.644     5.781    mac_test4/mac_top0/icmp0/icmp_data_length_reg_n_0_[6]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.886 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2/O
                         net (fo=1, routed)           0.000     5.886    mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.343 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     6.343    mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.441 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     6.441    mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.706 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_1__2/O[1]
                         net (fo=1, routed)           0.616     7.322    mac_test4/mac_top0/icmp0/next_state30_in[14]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.250     7.572 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     7.572    mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.995 r  mac_test4/mac_top0/icmp0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.995    mac_test4/mac_top0/icmp0/next_state2_carry__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     8.186 f  mac_test4/mac_top0/icmp0/next_state2_carry__1/CO[2]
                         net (fo=5, routed)           0.965     9.152    mac_test4/mac_top0/icmp0/next_state21_out
    SLICE_X58Y119        LUT6 (Prop_lut6_I1_O)        0.252     9.404 r  mac_test4/mac_top0/icmp0/state[1]_i_2__22/O
                         net (fo=1, routed)           0.390     9.793    mac_test4/mac_top0/icmp0/state[1]_i_2__22_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I0_O)        0.105     9.898 r  mac_test4/mac_top0/icmp0/state[1]_i_1__24/O
                         net (fo=1, routed)           0.000     9.898    mac_test4/mac_top0/icmp0/next_state[1]
    SLICE_X59Y119        FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.290    12.488    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X59Y119        FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[1]/C
                         clock pessimism              0.229    12.717    
                         clock uncertainty           -0.035    12.681    
    SLICE_X59Y119        FDCE (Setup_fdce_C_D)        0.032    12.713    mac_test4/mac_top0/icmp0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.725ns (33.930%)  route 3.359ns (66.070%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.400     4.761    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136        FDCE (Prop_fdce_C_Q)         0.433     5.194 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          2.692     7.885    mac_test4/mac_top0/icmp0/Q[4]
    SLICE_X44Y121        LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  mac_test4/mac_top0/icmp0/checksum_tmp[14]_i_5__2/O
                         net (fo=1, routed)           0.000     7.990    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14][1]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.434 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.434    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.534 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    mac_test4/mac_top0/icmp0/CO[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.634 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.634    mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.734 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2/CO[3]
                         net (fo=1, routed)           0.008     8.742    mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.941 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__2/O[2]
                         net (fo=1, routed)           0.659     9.601    mac_test4/mac_top0/icmp0/in22[29]
    SLICE_X45Y125        LUT4 (Prop_lut4_I3_O)        0.244     9.845 r  mac_test4/mac_top0/icmp0/checksum_tmp[29]_i_1__2/O
                         net (fo=1, routed)           0.000     9.845    mac_test4/mac_top0/icmp0/checksum_tmp[29]_i_1__2_n_0
    SLICE_X45Y125        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.288    12.486    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X45Y125        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.229    12.715    
                         clock uncertainty           -0.035    12.679    
    SLICE_X45Y125        FDCE (Setup_fdce_C_D)        0.032    12.711    mac_test4/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.594ns (31.384%)  route 3.485ns (68.616%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.400     4.761    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136        FDCE (Prop_fdce_C_Q)         0.433     5.194 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          2.692     7.885    mac_test4/mac_top0/icmp0/Q[4]
    SLICE_X44Y121        LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  mac_test4/mac_top0/icmp0/checksum_tmp[14]_i_5__2/O
                         net (fo=1, routed)           0.000     7.990    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14][1]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.434 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.434    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.534 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    mac_test4/mac_top0/icmp0/CO[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.796 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2/O[3]
                         net (fo=1, routed)           0.794     9.590    mac_test4/mac_top0/icmp0/in22[22]
    SLICE_X47Y123        LUT4 (Prop_lut4_I3_O)        0.250     9.840 r  mac_test4/mac_top0/icmp0/checksum_tmp[22]_i_1__2/O
                         net (fo=1, routed)           0.000     9.840    mac_test4/mac_top0/icmp0/checksum_tmp[22]_i_1__2_n_0
    SLICE_X47Y123        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.288    12.486    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X47Y123        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]/C
                         clock pessimism              0.229    12.715    
                         clock uncertainty           -0.035    12.679    
    SLICE_X47Y123        FDCE (Setup_fdce_C_D)        0.032    12.711    mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.625ns (31.784%)  route 3.488ns (68.216%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.400     4.761    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136        FDCE (Prop_fdce_C_Q)         0.433     5.194 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          2.692     7.885    mac_test4/mac_top0/icmp0/Q[4]
    SLICE_X44Y121        LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  mac_test4/mac_top0/icmp0/checksum_tmp[14]_i_5__2/O
                         net (fo=1, routed)           0.000     7.990    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14][1]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.434 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.434    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.534 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    mac_test4/mac_top0/icmp0/CO[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.634 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.634    mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.833 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2/O[2]
                         net (fo=1, routed)           0.796     9.629    mac_test4/mac_top0/icmp0/in22[25]
    SLICE_X48Y123        LUT4 (Prop_lut4_I3_O)        0.244     9.873 r  mac_test4/mac_top0/icmp0/checksum_tmp[25]_i_1__2/O
                         net (fo=1, routed)           0.000     9.873    mac_test4/mac_top0/icmp0/checksum_tmp[25]_i_1__2_n_0
    SLICE_X48Y123        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.288    12.486    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X48Y123        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[25]/C
                         clock pessimism              0.229    12.715    
                         clock uncertainty           -0.035    12.679    
    SLICE_X48Y123        FDCE (Setup_fdce_C_D)        0.076    12.755    mac_test4/mac_top0/icmp0/checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 2.525ns (49.776%)  route 2.548ns (50.224%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.397     4.758    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X47Y128        FDCE                                         r  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.379     5.137 f  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/Q
                         net (fo=7, routed)           0.644     5.781    mac_test4/mac_top0/icmp0/icmp_data_length_reg_n_0_[6]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.886 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2/O
                         net (fo=1, routed)           0.000     5.886    mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.343 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     6.343    mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.441 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     6.441    mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.706 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_1__2/O[1]
                         net (fo=1, routed)           0.616     7.322    mac_test4/mac_top0/icmp0/next_state30_in[14]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.250     7.572 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     7.572    mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.995 r  mac_test4/mac_top0/icmp0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.995    mac_test4/mac_top0/icmp0/next_state2_carry__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     8.186 r  mac_test4/mac_top0/icmp0/next_state2_carry__1/CO[2]
                         net (fo=5, routed)           0.728     8.914    mac_test4/mac_top0/icmp0/next_state21_out
    SLICE_X56Y118        LUT2 (Prop_lut2_I0_O)        0.252     9.166 r  mac_test4/mac_top0/icmp0/state[3]_i_2__13/O
                         net (fo=1, routed)           0.560     9.725    mac_test4/mac_top0/icmp0/state[3]_i_2__13_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I1_O)        0.105     9.830 r  mac_test4/mac_top0/icmp0/state[3]_i_1__18/O
                         net (fo=1, routed)           0.000     9.830    mac_test4/mac_top0/icmp0/state[3]_i_1__18_n_0
    SLICE_X56Y118        FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.293    12.491    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X56Y118        FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[3]/C
                         clock pessimism              0.229    12.720    
                         clock uncertainty           -0.035    12.684    
    SLICE_X56Y118        FDCE (Setup_fdce_C_D)        0.072    12.756    mac_test4/mac_top0/icmp0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.698ns (33.644%)  route 3.349ns (66.356%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.400     4.761    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136        FDCE (Prop_fdce_C_Q)         0.433     5.194 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          2.692     7.885    mac_test4/mac_top0/icmp0/Q[4]
    SLICE_X44Y121        LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  mac_test4/mac_top0/icmp0/checksum_tmp[14]_i_5__2/O
                         net (fo=1, routed)           0.000     7.990    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14][1]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.434 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.434    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.534 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    mac_test4/mac_top0/icmp0/CO[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.634 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.634    mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.734 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2/CO[3]
                         net (fo=1, routed)           0.008     8.742    mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.920 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__2/O[0]
                         net (fo=1, routed)           0.649     9.570    mac_test4/mac_top0/icmp0/in22[27]
    SLICE_X48Y123        LUT4 (Prop_lut4_I3_O)        0.238     9.808 r  mac_test4/mac_top0/icmp0/checksum_tmp[27]_i_1__2/O
                         net (fo=1, routed)           0.000     9.808    mac_test4/mac_top0/icmp0/checksum_tmp[27]_i_1__2_n_0
    SLICE_X48Y123        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.288    12.486    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X48Y123        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[27]/C
                         clock pessimism              0.229    12.715    
                         clock uncertainty           -0.035    12.679    
    SLICE_X48Y123        FDCE (Setup_fdce_C_D)        0.074    12.753    mac_test4/mac_top0/icmp0/checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.794ns (36.020%)  route 3.187ns (63.980%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.400     4.761    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X64Y136        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y136        FDCE (Prop_fdce_C_Q)         0.433     5.194 r  mac_test4/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=50, routed)          2.692     7.885    mac_test4/mac_top0/icmp0/Q[4]
    SLICE_X44Y121        LUT2 (Prop_lut2_I0_O)        0.105     7.990 r  mac_test4/mac_top0/icmp0/checksum_tmp[14]_i_5__2/O
                         net (fo=1, routed)           0.000     7.990    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14][1]
    SLICE_X44Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.434 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.434    mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2__2_n_0
    SLICE_X44Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.534 r  mac_test4/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.534    mac_test4/mac_top0/icmp0/CO[0]
    SLICE_X44Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.634 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.634    mac_test4/mac_top0/icmp0/checksum_tmp_reg[22]_i_2__2_n_0
    SLICE_X44Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.734 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2/CO[3]
                         net (fo=1, routed)           0.008     8.742    mac_test4/mac_top0/icmp0/checksum_tmp_reg[26]_i_2__2_n_0
    SLICE_X44Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.004 r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]_i_2__2/O[3]
                         net (fo=1, routed)           0.487     9.491    mac_test4/mac_top0/icmp0/in22[30]
    SLICE_X45Y125        LUT4 (Prop_lut4_I3_O)        0.250     9.741 r  mac_test4/mac_top0/icmp0/checksum_tmp[30]_i_1__2/O
                         net (fo=1, routed)           0.000     9.741    mac_test4/mac_top0/icmp0/checksum_tmp[30]_i_1__2_n_0
    SLICE_X45Y125        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.288    12.486    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X45Y125        FDCE                                         r  mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.229    12.715    
                         clock uncertainty           -0.035    12.679    
    SLICE_X45Y125        FDCE (Setup_fdce_C_D)        0.032    12.711    mac_test4/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.525ns (50.684%)  route 2.457ns (49.316%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.397     4.758    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X47Y128        FDCE                                         r  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.379     5.137 f  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/Q
                         net (fo=7, routed)           0.644     5.781    mac_test4/mac_top0/icmp0/icmp_data_length_reg_n_0_[6]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.886 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2/O
                         net (fo=1, routed)           0.000     5.886    mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.343 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     6.343    mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.441 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     6.441    mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.706 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_1__2/O[1]
                         net (fo=1, routed)           0.616     7.322    mac_test4/mac_top0/icmp0/next_state30_in[14]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.250     7.572 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     7.572    mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.995 r  mac_test4/mac_top0/icmp0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.995    mac_test4/mac_top0/icmp0/next_state2_carry__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     8.186 f  mac_test4/mac_top0/icmp0/next_state2_carry__1/CO[2]
                         net (fo=5, routed)           0.843     9.029    mac_test4/mac_top0/icmp0/next_state21_out
    SLICE_X58Y120        LUT5 (Prop_lut5_I4_O)        0.252     9.281 f  mac_test4/mac_top0/icmp0/state[2]_i_2__20/O
                         net (fo=1, routed)           0.353     9.634    mac_test4/mac_top0/icmp0/state[2]_i_2__20_n_0
    SLICE_X58Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.739 r  mac_test4/mac_top0/icmp0/state[2]_i_1__25/O
                         net (fo=1, routed)           0.000     9.739    mac_test4/mac_top0/icmp0/next_state[2]
    SLICE_X58Y120        FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.289    12.487    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y120        FDCE                                         r  mac_test4/mac_top0/icmp0/state_reg[2]/C
                         clock pessimism              0.229    12.716    
                         clock uncertainty           -0.035    12.680    
    SLICE_X58Y120        FDCE (Setup_fdce_C_D)        0.030    12.710    mac_test4/mac_top0/icmp0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/icmp0/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 2.525ns (50.770%)  route 2.448ns (49.230%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.489ns = ( 12.489 - 8.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.397     4.758    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X47Y128        FDCE                                         r  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.379     5.137 f  mac_test4/mac_top0/icmp0/icmp_data_length_reg[6]/Q
                         net (fo=7, routed)           0.644     5.781    mac_test4/mac_top0/icmp0/icmp_data_length_reg_n_0_[6]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.886 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2/O
                         net (fo=1, routed)           0.000     5.886    mac_test4/mac_top0/icmp0/next_state2_carry_i_14__2_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.343 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     6.343    mac_test4/mac_top0/icmp0/next_state2_carry_i_6__2_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.441 r  mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     6.441    mac_test4/mac_top0/icmp0/next_state2_carry_i_5__2_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.706 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_1__2/O[1]
                         net (fo=1, routed)           0.616     7.322    mac_test4/mac_top0/icmp0/next_state30_in[14]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.250     7.572 r  mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     7.572    mac_test4/mac_top0/icmp0/next_state2_carry__0_i_3__2_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.995 r  mac_test4/mac_top0/icmp0/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.995    mac_test4/mac_top0/icmp0/next_state2_carry__0_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     8.186 f  mac_test4/mac_top0/icmp0/next_state2_carry__1/CO[2]
                         net (fo=5, routed)           0.736     8.922    mac_test4/mac_top0/icmp0/next_state21_out
    SLICE_X58Y119        LUT6 (Prop_lut6_I1_O)        0.252     9.174 f  mac_test4/mac_top0/icmp0/state[0]_i_2__17/O
                         net (fo=1, routed)           0.452     9.626    mac_test4/mac_top0/icmp0/state[0]_i_2__17_n_0
    SLICE_X58Y118        LUT6 (Prop_lut6_I0_O)        0.105     9.731 r  mac_test4/mac_top0/icmp0/state[0]_i_1__28/O
                         net (fo=1, routed)           0.000     9.731    mac_test4/mac_top0/icmp0/next_state[0]
    SLICE_X58Y118        FDPE                                         r  mac_test4/mac_top0/icmp0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.291    12.489    mac_test4/mac_top0/icmp0/e4_gtxc_OBUF_BUFG
    SLICE_X58Y118        FDPE                                         r  mac_test4/mac_top0/icmp0/state_reg[0]/C
                         clock pessimism              0.229    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X58Y118        FDPE (Setup_fdpe_C_D)        0.032    12.714    mac_test4/mac_top0/icmp0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.935%)  route 0.219ns (46.065%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.578     1.583    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y149        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDCE (Prop_fdce_C_Q)         0.141     1.724 f  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[2]/Q
                         net (fo=42, routed)          0.219     1.943    mac_test4/mac_top0/mac_tx0/arp_tx0/state[2]
    SLICE_X70Y150        LUT6 (Prop_lut6_I2_O)        0.045     1.988 r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout[8]_i_5__9/O
                         net (fo=1, routed)           0.000     1.988    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout[8]_i_5__9_n_0
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.058 r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.058    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]_i_1__9_n_7
    SLICE_X70Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.847     2.103    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X70Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]/C
                         clock pessimism             -0.251     1.852    
    SLICE_X70Y150        FDCE (Hold_fdce_C_D)         0.134     1.986    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/mode0/mac_tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.676%)  route 0.254ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.579     1.584    mac_test4/mac_top0/mac_tx0/mode0/e4_gtxc_OBUF_BUFG
    SLICE_X67Y149        FDCE                                         r  mac_test4/mac_top0/mac_tx0/mode0/mac_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y149        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  mac_test4/mac_top0/mac_tx0/mode0/mac_tx_data_reg[3]/Q
                         net (fo=2, routed)           0.254     1.979    mac_test4/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[7]_0[3]
    SLICE_X70Y153        FDCE                                         r  mac_test4/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.845     2.102    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X70Y153        FDCE                                         r  mac_test4/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[3]/C
                         clock pessimism             -0.251     1.851    
    SLICE_X70Y153        FDCE (Hold_fdce_C_D)         0.053     1.904    mac_test4/mac_top0/mac_tx0/mac0/mac_frame_data_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/arp_tx0/op_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.183ns (38.679%)  route 0.290ns (61.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.579     1.584    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X69Y149        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y149        FDCE (Prop_fdce_C_Q)         0.141     1.725 f  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[3]/Q
                         net (fo=75, routed)          0.290     2.015    mac_test4/mac_top0/mac_tx0/arp_tx0/state[3]
    SLICE_X69Y150        LUT5 (Prop_lut5_I0_O)        0.042     2.057 r  mac_test4/mac_top0/mac_tx0/arp_tx0/op[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.057    mac_test4/mac_top0/mac_tx0/arp_tx0/op[1]
    SLICE_X69Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.848     2.104    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X69Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/op_reg[1]/C
                         clock pessimism             -0.251     1.853    
    SLICE_X69Y150        FDCE (Hold_fdce_C_D)         0.105     1.958    mac_test4/mac_top0/mac_tx0/arp_tx0/op_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.587     1.592    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y149        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y149        FDRE (Prop_fdre_C_Q)         0.141     1.733 f  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053     1.787    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X44Y149        LUT3 (Prop_lut3_I0_O)        0.045     1.832 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     1.832    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X44Y149        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.858     2.114    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y149        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.509     1.605    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.121     1.726    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/udp0/udp_tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.615     1.620    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X41Y140        FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDCE (Prop_fdce_C_Q)         0.141     1.761 r  mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[7]/Q
                         net (fo=1, routed)           0.053     1.815    mac_test4/mac_top0/mac_tx0/udp0/ram_rdata_d0[7]
    SLICE_X40Y140        LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  mac_test4/mac_top0/mac_tx0/udp0/udp_tx_data[7]_i_1__2/O
                         net (fo=1, routed)           0.000     1.860    mac_test4/mac_top0/mac_tx0/udp0/udp_tx_data[7]_i_1__2_n_0
    SLICE_X40Y140        FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/udp_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.887     2.143    mac_test4/mac_top0/mac_tx0/udp0/e4_gtxc_OBUF_BUFG
    SLICE_X40Y140        FDCE                                         r  mac_test4/mac_top0/mac_tx0/udp0/udp_tx_data_reg[7]/C
                         clock pessimism             -0.510     1.633    
    SLICE_X40Y140        FDCE (Hold_fdce_C_D)         0.121     1.754    mac_test4/mac_top0/mac_tx0/udp0/udp_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.291ns (57.098%)  route 0.219ns (42.902%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.578     1.583    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y149        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDCE (Prop_fdce_C_Q)         0.141     1.724 f  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[2]/Q
                         net (fo=42, routed)          0.219     1.943    mac_test4/mac_top0/mac_tx0/arp_tx0/state[2]
    SLICE_X70Y150        LUT6 (Prop_lut6_I2_O)        0.045     1.988 r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout[8]_i_5__9/O
                         net (fo=1, routed)           0.000     1.988    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout[8]_i_5__9_n_0
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.093 r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     2.093    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]_i_1__9_n_6
    SLICE_X70Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.847     2.103    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X70Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[9]/C
                         clock pessimism             -0.251     1.852    
    SLICE_X70Y150        FDCE (Hold_fdce_C_D)         0.134     1.986    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mac_test4/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/wait_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.249ns (51.586%)  route 0.234ns (48.414%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.587     1.592    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X50Y149        FDCE                                         r  mac_test4/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDCE (Prop_fdce_C_Q)         0.141     1.733 r  mac_test4/state_reg[5]/Q
                         net (fo=41, routed)          0.234     1.967    mac_test4/state[5]
    SLICE_X49Y150        LUT5 (Prop_lut5_I1_O)        0.045     2.012 r  mac_test4/wait_cnt[16]_i_2__2/O
                         net (fo=1, routed)           0.000     2.012    mac_test4/wait_cnt[16]_i_2__2_n_0
    SLICE_X49Y150        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.075 r  mac_test4/wait_cnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.075    mac_test4/wait_cnt_reg[16]_i_1__2_n_4
    SLICE_X49Y150        FDCE                                         r  mac_test4/wait_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.854     2.111    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X49Y150        FDCE                                         r  mac_test4/wait_cnt_reg[19]/C
                         clock pessimism             -0.251     1.860    
    SLICE_X49Y150        FDCE (Hold_fdce_C_D)         0.105     1.965    mac_test4/wait_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.404ns (78.794%)  route 0.109ns (21.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.578     1.583    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y149        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y149        FDCE (Prop_fdce_C_Q)         0.141     1.724 f  mac_test4/mac_top0/mac_tx0/arp_tx0/state_reg[4]/Q
                         net (fo=42, routed)          0.108     1.832    mac_test4/mac_top0/mac_tx0/arp_tx0/state[4]
    SLICE_X70Y149        LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout[4]_i_4__9/O
                         net (fo=1, routed)           0.000     1.877    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout[4]_i_4__9_n_0
    SLICE_X70Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.029 r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     2.030    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[4]_i_1__9_n_0
    SLICE_X70Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.096 r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.096    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[8]_i_1__9_n_5
    SLICE_X70Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.847     2.103    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X70Y150        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[10]/C
                         clock pessimism             -0.251     1.852    
    SLICE_X70Y150        FDCE (Hold_fdce_C_D)         0.134     1.986    mac_test4/mac_top0/mac_tx0/arp_tx0/timeout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end_reg/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.472%)  route 0.277ns (54.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.577     1.582    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X67Y152        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y152        FDCE (Prop_fdce_C_Q)         0.141     1.723 f  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_reg[10]/Q
                         net (fo=2, routed)           0.066     1.789    mac_test4/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_reg[10]
    SLICE_X66Y152        LUT6 (Prop_lut6_I3_O)        0.045     1.834 f  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end_i_2__2/O
                         net (fo=9, routed)           0.211     2.045    mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end_i_2__2_n_0
    SLICE_X68Y149        LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end_i_1__2/O
                         net (fo=1, routed)           0.000     2.090    mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end0
    SLICE_X68Y149        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.850     2.106    mac_test4/mac_top0/mac_tx0/arp_tx0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y149        FDCE                                         r  mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end_reg/C
                         clock pessimism             -0.251     1.855    
    SLICE_X68Y149        FDCE (Hold_fdce_C_D)         0.121     1.976    mac_test4/mac_top0/mac_tx0/arp_tx0/arp_tx_end_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/c0/Crc_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/mac0/crc_result_d0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.437%)  route 0.065ns (31.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.569     1.574    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X73Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDPE (Prop_fdpe_C_Q)         0.141     1.715 r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[2]/Q
                         net (fo=2, routed)           0.065     1.780    mac_test4/mac_top0/mac_rx0/mac0/crc_result_d0_reg[31]_0[2]
    SLICE_X72Y130        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crc_result_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.838     2.094    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y130        FDCE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crc_result_d0_reg[2]/C
                         clock pessimism             -0.507     1.587    
    SLICE_X72Y130        FDCE (Hold_fdce_C_D)         0.076     1.663    mac_test4/mac_top0/mac_rx0/mac0/crc_result_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e4_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e4_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y48   mac_test4/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y48   mac_test4/mac_top0/icmp0/icmp_receive_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y29   camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1  e4_gtxc_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X43Y122  mac_test4/mac_top0/icmp0/checksum_tmp_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X43Y122  mac_test4/mac_top0/icmp0/checksum_tmp_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X47Y123  mac_test4/mac_top0/icmp0/checksum_tmp_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X47Y121  mac_test4/mac_top0/icmp0/checksum_tmp_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X47Y121  mac_test4/mac_top0/icmp0/checksum_tmp_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X43Y122  mac_test4/mac_top0/icmp0/checksum_tmp_reg[19]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X48Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X48Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X62Y140  mac_test4/mac_top0/mac_tx0/ip0/check_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X62Y140  mac_test4/mac_top0/mac_tx0/ip0/check_out_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X62Y140  mac_test4/mac_top0/mac_tx0/ip0/check_out_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y141  mac_test4/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y141  mac_test4/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y141  mac_test4/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y141  mac_test4/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y134  mac_test4/mac_top0/mac_rx0/ip0/ip_rec_destination_addr_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X48Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X48Y151  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y122  mac_test4/mac_top0/icmp0/checksum_tmp_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y122  mac_test4/mac_top0/icmp0/checksum_tmp_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X43Y122  mac_test4/mac_top0/icmp0/checksum_tmp_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y129  mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y129  mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y129  mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y129  mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X55Y129  mac_test4/mac_top0/mac_rx0/ip0/checksum_tmp_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.904ns (24.199%)  route 2.832ns (75.801%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.531     8.182    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y201         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y201         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                         clock pessimism              0.227     9.422    
                         clock uncertainty           -0.035     9.386    
    SLICE_X1Y201         FDRE (Setup_fdre_C_R)       -0.352     9.034    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.904ns (24.199%)  route 2.832ns (75.801%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.531     8.182    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y201         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y201         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism              0.227     9.422    
                         clock uncertainty           -0.035     9.386    
    SLICE_X1Y201         FDRE (Setup_fdre_C_R)       -0.352     9.034    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.904ns (24.411%)  route 2.799ns (75.589%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.499     8.149    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y204         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y204         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C
                         clock pessimism              0.223     9.418    
                         clock uncertainty           -0.035     9.382    
    SLICE_X1Y204         FDRE (Setup_fdre_C_R)       -0.352     9.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.904ns (24.411%)  route 2.799ns (75.589%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.499     8.149    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y204         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y204         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                         clock pessimism              0.223     9.418    
                         clock uncertainty           -0.035     9.382    
    SLICE_X1Y204         FDRE (Setup_fdre_C_R)       -0.352     9.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.904ns (24.411%)  route 2.799ns (75.589%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.499     8.149    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y204         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y204         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]/C
                         clock pessimism              0.223     9.418    
                         clock uncertainty           -0.035     9.382    
    SLICE_X1Y204         FDRE (Setup_fdre_C_R)       -0.352     9.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.904ns (24.834%)  route 2.736ns (75.166%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.436     8.086    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism              0.223     9.418    
                         clock uncertainty           -0.035     9.382    
    SLICE_X1Y203         FDRE (Setup_fdre_C_R)       -0.352     9.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.904ns (24.834%)  route 2.736ns (75.166%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.436     8.086    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism              0.223     9.418    
                         clock uncertainty           -0.035     9.382    
    SLICE_X1Y203         FDRE (Setup_fdre_C_R)       -0.352     9.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.904ns (24.834%)  route 2.736ns (75.166%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.436     8.086    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism              0.223     9.418    
                         clock uncertainty           -0.035     9.382    
    SLICE_X1Y203         FDRE (Setup_fdre_C_R)       -0.352     9.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.904ns (24.834%)  route 2.736ns (75.166%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 9.195 - 5.000 ) 
    Source Clock Delay      (SCD):    4.446ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.730     4.446    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X0Y201         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDSE (Prop_fdse_C_Q)         0.379     4.825 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=6, routed)           0.697     5.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     5.627 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8/O
                         net (fo=1, routed)           0.460     6.087    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8_n_0
    SLICE_X0Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.192 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6/O
                         net (fo=1, routed)           0.334     6.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I2_O)        0.105     6.631 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4/O
                         net (fo=3, routed)           0.367     6.998    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4_n_0
    SLICE_X0Y203         LUT6 (Prop_lut6_I4_O)        0.105     7.103 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2/O
                         net (fo=17, routed)          0.442     7.545    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0
    SLICE_X2Y202         LUT6 (Prop_lut6_I0_O)        0.105     7.650 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1/O
                         net (fo=9, routed)           0.436     8.086    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.614     9.195    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y203         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism              0.223     9.418    
                         clock uncertainty           -0.035     9.382    
    SLICE_X1Y203         FDRE (Setup_fdre_C_R)       -0.352     9.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.904ns (25.314%)  route 2.667ns (74.686%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 9.192 - 5.000 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792     2.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082     2.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.726     4.442    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y212         FDSE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y212         FDSE (Prop_fdse_C_Q)         0.379     4.821 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/Q
                         net (fo=5, routed)           0.835     5.656    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[8]
    SLICE_X0Y211         LUT6 (Prop_lut6_I0_O)        0.105     5.761 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8__0/O
                         net (fo=1, routed)           0.325     6.085    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_8__0_n_0
    SLICE_X0Y212         LUT6 (Prop_lut6_I2_O)        0.105     6.190 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6__0/O
                         net (fo=1, routed)           0.234     6.424    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_6__0_n_0
    SLICE_X0Y213         LUT6 (Prop_lut6_I2_O)        0.105     6.529 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4__0/O
                         net (fo=3, routed)           0.364     6.893    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_4__0_n_0
    SLICE_X0Y212         LUT6 (Prop_lut6_I4_O)        0.105     6.998 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2__0/O
                         net (fo=17, routed)          0.393     7.391    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2__0_n_0
    SLICE_X0Y214         LUT6 (Prop_lut6_I0_O)        0.105     7.496 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0/O
                         net (fo=9, routed)           0.517     8.013    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0
    SLICE_X1Y211         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     7.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     7.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.611     9.192    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X1Y211         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                         clock pessimism              0.223     9.415    
                         clock uncertainty           -0.035     9.379    
    SLICE_X1Y211         FDRE (Setup_fdre_C_R)       -0.352     9.027    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.027    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.209ns (33.167%)  route 0.421ns (66.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.626     1.688    i2c_config_m0/i2c_master_top_m0/sys_clk_BUFG
    SLICE_X8Y198         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/Q
                         net (fo=1, routed)           0.421     2.274    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]_0[1]
    SLICE_X6Y200         LUT3 (Prop_lut3_I0_O)        0.045     2.319 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.319    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1_n_0
    SLICE_X6Y200         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.019     2.173    i2c_config_m0/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X6Y200         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                         clock pessimism             -0.097     2.077    
    SLICE_X6Y200         FDRE (Hold_fdre_C_D)         0.121     2.198    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmos_select_inst/key_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.371ns (70.151%)  route 0.158ns (29.849%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.617     1.679    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y149        FDCE                                         r  cmos_select_inst/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.164     1.843 r  cmos_select_inst/key_counter_reg[7]/Q
                         net (fo=3, routed)           0.157     2.000    cmos_select_inst/key_counter_reg[7]
    SLICE_X36Y149        LUT2 (Prop_lut2_I0_O)        0.045     2.045 r  cmos_select_inst/key_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.045    cmos_select_inst/key_counter[4]_i_2_n_0
    SLICE_X36Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.154 r  cmos_select_inst/key_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.155    cmos_select_inst/key_counter_reg[4]_i_1_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.208 r  cmos_select_inst/key_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.208    cmos_select_inst/key_counter_reg[8]_i_1_n_7
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.887     2.041    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[8]/C
                         clock pessimism             -0.092     1.949    
    SLICE_X36Y150        FDCE (Hold_fdce_C_D)         0.134     2.083    cmos_select_inst/key_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmos_select_inst/key_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.384ns (70.867%)  route 0.158ns (29.133%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.617     1.679    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y149        FDCE                                         r  cmos_select_inst/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.164     1.843 r  cmos_select_inst/key_counter_reg[7]/Q
                         net (fo=3, routed)           0.157     2.000    cmos_select_inst/key_counter_reg[7]
    SLICE_X36Y149        LUT2 (Prop_lut2_I0_O)        0.045     2.045 r  cmos_select_inst/key_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.045    cmos_select_inst/key_counter[4]_i_2_n_0
    SLICE_X36Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.154 r  cmos_select_inst/key_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.155    cmos_select_inst/key_counter_reg[4]_i_1_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.221 r  cmos_select_inst/key_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.221    cmos_select_inst/key_counter_reg[8]_i_1_n_5
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.887     2.041    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[10]/C
                         clock pessimism             -0.092     1.949    
    SLICE_X36Y150        FDCE (Hold_fdce_C_D)         0.134     2.083    cmos_select_inst/key_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i2c_config_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.429%)  route 0.381ns (64.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.626     1.688    i2c_config_m0/sys_clk_BUFG
    SLICE_X8Y199         FDCE                                         r  i2c_config_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y199         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  i2c_config_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.381     2.233    i2c_config_m0/i2c_master_top_m0/state[0]
    SLICE_X9Y203         LUT6 (Prop_lut6_I2_O)        0.045     2.278 r  i2c_config_m0/i2c_master_top_m0/i2c_write_req_i_1/O
                         net (fo=1, routed)           0.000     2.278    i2c_config_m0/i2c_master_top_m0_n_6
    SLICE_X9Y203         FDRE                                         r  i2c_config_m0/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.989     2.143    i2c_config_m0/sys_clk_BUFG
    SLICE_X9Y203         FDRE                                         r  i2c_config_m0/i2c_write_req_reg/C
                         clock pessimism             -0.097     2.047    
    SLICE_X9Y203         FDRE (Hold_fdre_C_D)         0.092     2.139    i2c_config_m0/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.210ns (33.223%)  route 0.422ns (66.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.653     1.715    i2c_config_m0/i2c_master_top_m0/sys_clk_BUFG
    SLICE_X6Y198         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198         FDCE (Prop_fdce_C_Q)         0.164     1.879 r  i2c_config_m0/i2c_master_top_m0/txr_reg[6]/Q
                         net (fo=1, routed)           0.422     2.302    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]_0[6]
    SLICE_X6Y200         LUT3 (Prop_lut3_I0_O)        0.046     2.348 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.348    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]_i_1_n_0
    SLICE_X6Y200         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.019     2.173    i2c_config_m0/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X6Y200         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                         clock pessimism             -0.097     2.077    
    SLICE_X6Y200         FDRE (Hold_fdre_C_D)         0.131     2.208    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.213ns (32.014%)  route 0.452ns (67.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.626     1.688    i2c_config_m0/i2c_master_top_m0/sys_clk_BUFG
    SLICE_X8Y198         FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  i2c_config_m0/i2c_master_top_m0/txr_reg[3]/Q
                         net (fo=1, routed)           0.452     2.305    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]_0[3]
    SLICE_X6Y200         LUT3 (Prop_lut3_I0_O)        0.049     2.354 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.354    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[3]_i_1_n_0
    SLICE_X6Y200         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.019     2.173    i2c_config_m0/i2c_master_top_m0/byte_controller/sys_clk_BUFG
    SLICE_X6Y200         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]/C
                         clock pessimism             -0.097     2.077    
    SLICE_X6Y200         FDRE (Hold_fdre_C_D)         0.131     2.208    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmos_select_inst/key_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.407ns (72.053%)  route 0.158ns (27.947%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.617     1.679    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y149        FDCE                                         r  cmos_select_inst/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.164     1.843 r  cmos_select_inst/key_counter_reg[7]/Q
                         net (fo=3, routed)           0.157     2.000    cmos_select_inst/key_counter_reg[7]
    SLICE_X36Y149        LUT2 (Prop_lut2_I0_O)        0.045     2.045 r  cmos_select_inst/key_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.045    cmos_select_inst/key_counter[4]_i_2_n_0
    SLICE_X36Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.154 r  cmos_select_inst/key_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.155    cmos_select_inst/key_counter_reg[4]_i_1_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.244 r  cmos_select_inst/key_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.244    cmos_select_inst/key_counter_reg[8]_i_1_n_6
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.887     2.041    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[9]/C
                         clock pessimism             -0.092     1.949    
    SLICE_X36Y150        FDCE (Hold_fdce_C_D)         0.134     2.083    cmos_select_inst/key_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmos_select_inst/key_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.409ns (72.152%)  route 0.158ns (27.848%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.617     1.679    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y149        FDCE                                         r  cmos_select_inst/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.164     1.843 r  cmos_select_inst/key_counter_reg[7]/Q
                         net (fo=3, routed)           0.157     2.000    cmos_select_inst/key_counter_reg[7]
    SLICE_X36Y149        LUT2 (Prop_lut2_I0_O)        0.045     2.045 r  cmos_select_inst/key_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.045    cmos_select_inst/key_counter[4]_i_2_n_0
    SLICE_X36Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.154 r  cmos_select_inst/key_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.155    cmos_select_inst/key_counter_reg[4]_i_1_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.246 r  cmos_select_inst/key_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.246    cmos_select_inst/key_counter_reg[8]_i_1_n_4
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.887     2.041    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y150        FDCE                                         r  cmos_select_inst/key_counter_reg[11]/C
                         clock pessimism             -0.092     1.949    
    SLICE_X36Y150        FDCE (Hold_fdce_C_D)         0.134     2.083    cmos_select_inst/key_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmos_select_inst/key_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.411ns (72.250%)  route 0.158ns (27.750%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.617     1.679    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y149        FDCE                                         r  cmos_select_inst/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDCE (Prop_fdce_C_Q)         0.164     1.843 r  cmos_select_inst/key_counter_reg[7]/Q
                         net (fo=3, routed)           0.157     2.000    cmos_select_inst/key_counter_reg[7]
    SLICE_X36Y149        LUT2 (Prop_lut2_I0_O)        0.045     2.045 r  cmos_select_inst/key_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.045    cmos_select_inst/key_counter[4]_i_2_n_0
    SLICE_X36Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.154 r  cmos_select_inst/key_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.155    cmos_select_inst/key_counter_reg[4]_i_1_n_0
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.195 r  cmos_select_inst/key_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.195    cmos_select_inst/key_counter_reg[8]_i_1_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.248 r  cmos_select_inst/key_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.248    cmos_select_inst/key_counter_reg[12]_i_1_n_7
    SLICE_X36Y151        FDCE                                         r  cmos_select_inst/key_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.887     2.041    cmos_select_inst/sys_clk_BUFG
    SLICE_X36Y151        FDCE                                         r  cmos_select_inst/key_counter_reg[12]/C
                         clock pessimism             -0.092     1.949    
    SLICE_X36Y151        FDCE (Hold_fdce_C_D)         0.134     2.083    cmos_select_inst/key_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.005%)  route 0.114ns (40.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.654     1.716    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X2Y197         FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDRE (Prop_fdre_C_Q)         0.164     1.880 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/Q
                         net (fo=1, routed)           0.114     1.994    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[0]
    SLICE_X4Y196         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734     1.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.926     2.080    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sys_clk_BUFG
    SLICE_X4Y196         FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism             -0.325     1.754    
    SLICE_X4Y196         FDSE (Hold_fdse_C_D)         0.066     1.820    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y148  cmos_select_inst/key_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y150  cmos_select_inst/key_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y150  cmos_select_inst/key_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y151  cmos_select_inst/key_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y151  cmos_select_inst/key_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y151  cmos_select_inst/key_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y151  cmos_select_inst/key_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y148  cmos_select_inst/key_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y148  cmos_select_inst/key_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y148  cmos_select_inst/key_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y148  cmos_select_inst/key_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y148  cmos_select_inst/key_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y148  cmos_select_inst/key_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y149  cmos_select_inst/key_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y149  cmos_select_inst/key_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y149  cmos_select_inst/key_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X36Y149  cmos_select_inst/key_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y199   i2c_config_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X8Y202   i2c_config_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X38Y153  cmos_select_inst/key_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y202   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y201   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X0Y201   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y201   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X0Y201   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.659ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -1.048ns,  Total Violation       -4.183ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.315ns (18.037%)  route 5.976ns (81.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.793ns = ( 19.697 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     7.751    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y150        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDSE (Prop_fdse_C_Q)         0.379     8.130 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=3, routed)           2.985    11.115    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[1]
    SLICE_X14Y151        LUT4 (Prop_lut4_I3_O)        0.105    11.220 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    11.220    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X14Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.643 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.643    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X14Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.774 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.179    12.953    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X16Y152        LUT5 (Prop_lut5_I0_O)        0.277    13.230 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.812    15.041    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.376    19.697    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    19.763    
                         clock uncertainty           -0.035    19.727    
    SLICE_X16Y152        FDSE (Setup_fdse_C_D)       -0.027    19.700    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.277ns (18.403%)  route 5.662ns (81.597%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     7.751    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     8.184 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    10.991    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    11.096 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.096    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.428 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.428    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.560 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    12.143    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    12.418 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.272    14.690    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    19.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    19.761    
                         clock uncertainty           -0.035    19.726    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    19.656    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  4.966    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.277ns (18.420%)  route 5.656ns (81.580%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     7.751    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     8.184 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    10.991    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    11.096 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.096    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    11.428 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.428    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    11.560 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    12.143    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    12.418 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.265    14.684    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    19.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.066    19.761    
                         clock uncertainty           -0.035    19.726    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    19.656    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         19.656    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.170ns (16.868%)  route 5.766ns (83.132%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.788ns = ( 19.692 - 11.904 ) 
    Source Clock Delay      (SCD):    7.745ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.481     7.745    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.379     8.124 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/Q
                         net (fo=2, routed)           3.116    11.240    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[11]
    SLICE_X18Y163        LUT4 (Prop_lut4_I3_O)        0.105    11.345 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    11.345    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[5]
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409    11.754 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.128    12.882    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X21Y163        LUT5 (Prop_lut5_I3_O)        0.277    13.159 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.522    14.681    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.371    19.692    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    19.758    
                         clock uncertainty           -0.035    19.722    
    SLICE_X21Y163        FDSE (Setup_fdse_C_D)       -0.059    19.663    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.663    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.369ns (20.184%)  route 5.414ns (79.816%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    7.738ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     7.738    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     8.171 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    10.970    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    11.075 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    11.075    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.498 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.498    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.629 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    12.422    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    12.699 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.821    14.520    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.066    19.761    
                         clock uncertainty           -0.035    19.725    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.015    19.710    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         19.710    
                         arrival time                         -14.520    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.369ns (20.315%)  route 5.370ns (79.685%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    7.738ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     7.738    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     8.171 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    10.970    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    11.075 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    11.075    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.498 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.498    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    11.629 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    12.422    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    12.699 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.777    14.476    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    19.761    
                         clock uncertainty           -0.035    19.725    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.027    19.698    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         19.698    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.738ns (11.064%)  route 5.932ns (88.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.794ns = ( 19.698 - 11.904 ) 
    Source Clock Delay      (SCD):    7.751ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     7.751    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.398     8.149 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.566    10.714    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X12Y153        LUT6 (Prop_lut6_I1_O)        0.235    10.949 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.154    12.103    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y152        LUT6 (Prop_lut6_I3_O)        0.105    12.208 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           2.212    14.421    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.377    19.698    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.066    19.764    
                         clock uncertainty           -0.035    19.728    
    SLICE_X14Y152        FDRE (Setup_fdre_C_D)       -0.030    19.698    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.698    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.735ns (11.745%)  route 5.523ns (88.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    7.742ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     7.742    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     8.140 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    10.960    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    11.192 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    12.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    12.839 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.160    13.999    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.066    19.761    
                         clock uncertainty           -0.035    19.725    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)       -0.044    19.681    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 0.840ns (13.280%)  route 5.485ns (86.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    7.742ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     7.742    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     8.140 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    10.960    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    11.192 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    12.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    12.839 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.123    13.962    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        LUT2 (Prop_lut2_I1_O)        0.105    14.067 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    14.067    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    19.695    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.066    19.761    
                         clock uncertainty           -0.035    19.725    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.032    19.757    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         19.757    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos1_pclk rise@11.904ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 0.738ns (11.773%)  route 5.531ns (88.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.791ns = ( 19.695 - 11.904 ) 
    Source Clock Delay      (SCD):    7.675ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.383     1.383 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.117     5.500    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.105     5.605 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     6.182    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.263 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.412     7.675    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.398     8.073 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.603    10.676    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y146        LUT6 (Prop_lut6_I1_O)        0.235    10.911 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.471    12.381    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X39Y144        LUT6 (Prop_lut6_I3_O)        0.105    12.486 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.457    13.944    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     11.904    11.904 r  
    C18                                               0.000    11.904 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343    13.247 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400    17.647    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084    17.731 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    18.244    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.321 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    19.695    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.066    19.761    
                         clock uncertainty           -0.035    19.726    
    SLICE_X38Y146        FDRE (Setup_fdre_C_D)       -0.081    19.645    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.645    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                  5.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.048ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 1.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.795ns
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318     1.318 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529     4.847    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084     4.931 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513     5.444    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.521 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.369     6.890    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.069     7.959 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     7.959    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.476     8.795    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.107     8.687    
                         clock uncertainty            0.035     8.723    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.284     9.007    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.007    
                         arrival time                           7.959    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.048ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 1.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.871ns
    Source Clock Delay      (SCD):    6.965ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318     1.318 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529     4.847    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084     4.931 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513     5.444    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.521 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.444     6.965    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.069     8.034 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     8.034    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.552     8.871    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.108     8.762    
                         clock uncertainty            0.035     8.798    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.284     9.082    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.082    
                         arrival time                           8.034    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.048ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 1.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.717ns
    Source Clock Delay      (SCD):    6.809ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318     1.318 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529     4.847    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084     4.931 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513     5.444    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.521 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.288     6.809    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y151        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.069     7.878 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     7.878    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.398     8.717    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.110     8.606    
                         clock uncertainty            0.035     8.642    
    SLICE_X46Y151        FDRE (Hold_fdre_C_D)         0.284     8.926    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.926    
                         arrival time                           7.878    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.039ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 1.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.795ns
    Source Clock Delay      (SCD):    6.890ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318     1.318 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529     4.847    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084     4.931 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513     5.444    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     5.521 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.369     6.890    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.078     7.968 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     7.968    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.476     8.795    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.107     8.687    
                         clock uncertainty            0.035     8.723    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.284     9.007    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.007    
                         arrival time                           7.968    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.227ns (16.122%)  route 1.181ns (83.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.421    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.128     3.549 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=2, routed)           1.181     4.730    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X16Y163        LUT5 (Prop_lut5_I0_O)        0.099     4.829 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     4.829    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.866    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism             -0.234     4.632    
                         clock uncertainty            0.035     4.667    
    SLICE_X16Y163        FDRE (Hold_fdre_C_D)         0.120     4.787    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.787    
                         arrival time                           4.829    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.164ns (12.253%)  route 1.174ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.421    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y159        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.164     3.585 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=1, routed)           1.174     4.760    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.867    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.256     4.611    
                         clock uncertainty            0.035     4.646    
    SLICE_X20Y160        FDSE (Hold_fdse_C_D)         0.060     4.706    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -4.706    
                         arrival time                           4.760    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.164ns (12.136%)  route 1.187ns (87.864%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.620     3.420    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.164     3.584 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           1.187     4.771    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]_0[5]
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.867    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.257     4.610    
                         clock uncertainty            0.035     4.645    
    SLICE_X17Y162        FDRE (Hold_fdre_C_D)         0.072     4.717    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.771    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.128ns (8.028%)  route 1.466ns (91.972%))
  Logic Levels:           0  
  Clock Path Skew:        1.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.614     3.414    camera_delay_inst/CLK
    SLICE_X37Y153        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.128     3.542 r  camera_delay_inst/cmos_data_d2_reg[5]/Q
                         net (fo=4, routed)           1.466     5.008    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.935     4.910    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     4.676    
                         clock uncertainty            0.035     4.712    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     4.954    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.954    
                         arrival time                           5.008    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.246ns (17.273%)  route 1.178ns (82.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.625     3.425    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.148     3.573 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=4, routed)           1.178     4.751    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X12Y153        LUT4 (Prop_lut4_I3_O)        0.098     4.849 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[8]_i_1/O
                         net (fo=1, routed)           0.000     4.849    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[8]
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.896     4.872    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
                         clock pessimism             -0.234     4.638    
                         clock uncertainty            0.035     4.673    
    SLICE_X12Y153        FDRE (Hold_fdre_C_D)         0.121     4.794    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.794    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.141ns (8.786%)  route 1.464ns (91.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.250     2.471    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.045     2.516 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     2.774    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.800 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.615     3.415    camera_delay_inst/CLK
    SLICE_X41Y150        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.141     3.556 r  camera_delay_inst/cmos_data_d2_reg[6]/Q
                         net (fo=4, routed)           1.464     5.020    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.867    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     4.633    
                         clock uncertainty            0.035     4.669    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     4.965    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           5.020    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.746ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.179ns  (logic 0.433ns (36.728%)  route 0.746ns (63.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X40Y155        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.746     1.179    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.958ns  (logic 0.398ns (41.537%)  route 0.560ns (58.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.560     0.958    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.200     7.800    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.075ns  (logic 0.433ns (40.297%)  route 0.642ns (59.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X42Y153        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.642     1.075    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y150        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y150        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.929ns  (logic 0.348ns (37.463%)  route 0.581ns (62.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     0.929    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X38Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y155        FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.994ns  (logic 0.379ns (38.134%)  route 0.615ns (61.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.615     0.994    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.279%)  route 0.475ns (57.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.475     0.823    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X38Y156        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.862ns  (logic 0.398ns (46.181%)  route 0.464ns (53.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.464     0.862    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y153        FDRE (Setup_fdre_C_D)       -0.159     7.841    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.907ns  (logic 0.379ns (41.775%)  route 0.528ns (58.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.528     0.907    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X38Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y155        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.371%)  route 0.371ns (51.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371     0.719    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.032%)  route 0.463ns (54.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.463     0.842    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X38Y158        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y158        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  7.083    





---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.992ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.504%)  route 0.490ns (58.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.490     0.838    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y162        FDRE (Setup_fdre_C_D)       -0.170     7.830    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.883ns  (logic 0.433ns (49.022%)  route 0.450ns (50.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.450     0.883    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X15Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.737ns  (logic 0.348ns (47.208%)  route 0.389ns (52.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.389     0.737    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y162        FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.781ns  (logic 0.398ns (50.934%)  route 0.383ns (49.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X12Y165        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.383     0.781    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)       -0.158     7.842    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.989%)  route 0.483ns (56.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     0.862    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.061%)  route 0.522ns (57.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.522     0.901    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X16Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y164        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.166%)  route 0.479ns (55.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.479     0.858    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X13Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y162        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.125%)  route 0.360ns (50.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.360     0.708    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X15Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.480%)  route 0.355ns (50.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.355     0.703    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y163        FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.818ns  (logic 0.433ns (52.963%)  route 0.385ns (47.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X12Y165        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.385     0.818    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)       -0.029     7.971    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  7.153    





---------------------------------------------------------------------------------------------------
From Clock:  e3_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.950ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.894ns  (logic 0.398ns (44.542%)  route 0.496ns (55.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.496     0.894    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y150        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)       -0.156     7.844    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.879ns  (logic 0.348ns (39.613%)  route 0.531ns (60.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.531     0.879    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X12Y154        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y154        FDRE (Setup_fdre_C_D)       -0.166     7.834    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.941ns  (logic 0.433ns (45.992%)  route 0.508ns (54.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.508     0.941    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X12Y150        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.922ns  (logic 0.433ns (46.953%)  route 0.489ns (53.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.489     0.922    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X12Y154        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y154        FDRE (Setup_fdre_C_D)       -0.031     7.969    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.776ns  (logic 0.398ns (51.285%)  route 0.378ns (48.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.776    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y152        FDRE (Setup_fdre_C_D)       -0.160     7.840    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.776ns  (logic 0.398ns (51.285%)  route 0.378ns (48.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.378     0.776    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.160     7.840    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.549%)  route 0.374ns (48.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.374     0.772    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X12Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)       -0.161     7.839    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.126%)  route 0.366ns (47.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.366     0.764    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.161     7.839    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.872ns  (logic 0.379ns (43.458%)  route 0.493ns (56.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.493     0.872    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X12Y154        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y154        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.176%)  route 0.381ns (46.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.381     0.814    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  7.153    





---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.936ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.989ns  (logic 0.433ns (43.770%)  route 0.556ns (56.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.556     0.989    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X41Y147        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y147        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.894ns  (logic 0.398ns (44.512%)  route 0.496ns (55.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.496     0.894    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X42Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y146        FDRE (Setup_fdre_C_D)       -0.162     7.838    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.865ns  (logic 0.398ns (45.995%)  route 0.467ns (54.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.467     0.865    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X40Y147        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y147        FDRE (Setup_fdre_C_D)       -0.160     7.840    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.991ns  (logic 0.433ns (43.692%)  route 0.558ns (56.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.558     0.991    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y145        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.209%)  route 0.463ns (53.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.463     0.861    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y145        FDRE (Setup_fdre_C_D)       -0.156     7.844    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.203%)  route 0.477ns (57.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.825    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.166     7.834    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.811%)  route 0.465ns (57.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.465     0.813    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.163     7.837    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.319%)  route 0.387ns (52.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.387     0.735    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.170     7.830    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.820%)  route 0.467ns (55.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.467     0.846    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.031     7.969    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.765ns  (logic 0.379ns (49.570%)  route 0.386ns (50.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.386     0.765    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y144        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  7.160    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  cmos1_pclk

Setup :            9  Failing Endpoints,  Worst Slack       -4.860ns,  Total Violation      -42.620ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.457ns  (logic 0.484ns (5.723%)  route 7.973ns (94.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.973  3607.538    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.643 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000  3607.643    camera_delay_inst/cmos_data_d0_reg[7]_0[2]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.032  3602.782    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                       3602.782    
                         arrival time                       -3607.643    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.858ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.453ns  (logic 0.484ns (5.726%)  route 7.969ns (94.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.969  3607.533    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.638 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000  3607.638    camera_delay_inst/cmos_data_d0_reg[7]_0[1]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.030  3602.780    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                       3602.781    
                         arrival time                       -3607.639    
  -------------------------------------------------------------------
                         slack                                 -4.858    

Slack (VIOLATED) :        -4.813ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.336ns  (logic 0.484ns (5.806%)  route 7.852ns (94.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.237  3606.802    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.105  3606.907 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.615  3607.521    camera_delay_inst/D[0]
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X39Y152        FDRE (Setup_fdre_C_D)       -0.042  3602.708    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       3602.708    
                         arrival time                       -3607.522    
  -------------------------------------------------------------------
                         slack                                 -4.813    

Slack (VIOLATED) :        -4.744ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.339ns  (logic 0.484ns (5.804%)  route 7.855ns (94.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.855  3607.419    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.524 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000  3607.524    camera_delay_inst/cmos_data_d0_reg[7]_0[0]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.030  3602.780    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                       3602.781    
                         arrival time                       -3607.524    
  -------------------------------------------------------------------
                         slack                                 -4.744    

Slack (VIOLATED) :        -4.727ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.323ns  (logic 0.484ns (5.815%)  route 7.839ns (94.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.839  3607.404    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.509 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000  3607.509    camera_delay_inst/cmos_data_d0_reg[7]_0[3]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.032  3602.782    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                       3602.782    
                         arrival time                       -3607.509    
  -------------------------------------------------------------------
                         slack                                 -4.727    

Slack (VIOLATED) :        -4.710ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.307ns  (logic 0.484ns (5.827%)  route 7.823ns (94.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.823  3607.387    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.492 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000  3607.492    camera_delay_inst/cmos_data_d0_reg[7]_0[4]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.032  3602.782    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                       3602.782    
                         arrival time                       -3607.492    
  -------------------------------------------------------------------
                         slack                                 -4.710    

Slack (VIOLATED) :        -4.682ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.279ns  (logic 0.484ns (5.846%)  route 7.795ns (94.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.795  3607.360    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.465 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000  3607.465    camera_delay_inst/cmos_data_d0_reg[7]_0[6]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.032  3602.782    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                       3602.782    
                         arrival time                       -3607.465    
  -------------------------------------------------------------------
                         slack                                 -4.682    

Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.223ns  (logic 0.484ns (5.886%)  route 7.739ns (94.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.739  3607.303    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.408 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000  3607.408    camera_delay_inst/cmos_data_d0_reg[7]_0[7]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.033  3602.783    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                       3602.783    
                         arrival time                       -3607.409    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.599ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos1_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.197ns  (logic 0.484ns (5.905%)  route 7.713ns (94.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.778ns = ( 3602.786 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.713  3607.277    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.382 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000  3607.382    camera_delay_inst/cmos_data_d0_reg[7]_0[5]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                   3595.008  3595.008 r  
    C18                                               0.000  3595.008 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.343  3596.351 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           4.400  3600.751    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.084  3600.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3601.347    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3601.424 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3602.785    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000  3602.785    
                         clock uncertainty           -0.035  3602.750    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.033  3602.783    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                       3602.783    
                         arrival time                       -3607.383    
  -------------------------------------------------------------------
                         slack                                 -4.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.186ns (4.916%)  route 3.598ns (95.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.598     5.415    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.460 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000     5.460    camera_delay_inst/cmos_data_d0_reg[7]_0[7]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.092     4.988    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.988    
                         arrival time                           5.460    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.186ns (4.895%)  route 3.614ns (95.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.614     5.431    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.476 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000     5.476    camera_delay_inst/cmos_data_d0_reg[7]_0[5]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.092     4.988    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.988    
                         arrival time                           5.476    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.186ns (4.864%)  route 3.638ns (95.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.638     5.455    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.500 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000     5.500    camera_delay_inst/cmos_data_d0_reg[7]_0[6]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.092     4.988    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.988    
                         arrival time                           5.500    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.186ns (4.870%)  route 3.633ns (95.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.354     5.172    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.045     5.217 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.279     5.495    camera_delay_inst/D[0]
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.887     4.862    camera_delay_inst/CLK
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000     4.862    
                         clock uncertainty            0.035     4.897    
    SLICE_X39Y152        FDRE (Hold_fdre_C_D)         0.070     4.967    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.967    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.186ns (4.823%)  route 3.671ns (95.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.671     5.488    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.533 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000     5.533    camera_delay_inst/cmos_data_d0_reg[7]_0[0]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.091     4.987    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.987    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.186ns (4.817%)  route 3.676ns (95.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.676     5.493    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.538 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000     5.538    camera_delay_inst/cmos_data_d0_reg[7]_0[4]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.092     4.988    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.988    
                         arrival time                           5.538    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.186ns (4.797%)  route 3.691ns (95.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.691     5.509    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.554 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000     5.554    camera_delay_inst/cmos_data_d0_reg[7]_0[3]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.092     4.988    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.988    
                         arrival time                           5.554    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.186ns (4.739%)  route 3.739ns (95.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.739     5.556    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.601 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000     5.601    camera_delay_inst/cmos_data_d0_reg[7]_0[2]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.092     4.988    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.988    
                         arrival time                           5.601    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.186ns (4.724%)  route 3.752ns (95.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.752     5.569    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.614 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000     5.614    camera_delay_inst/cmos_data_d0_reg[7]_0[1]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.164     3.597    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.056     3.653 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.946    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.975 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.861    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.091     4.987    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.987    
                         arrival time                           5.614    
  -------------------------------------------------------------------
                         slack                                  0.627    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        2.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.315ns (18.037%)  route 5.976ns (81.963%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.897ns = ( 18.801 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     8.806    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y150        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDSE (Prop_fdse_C_Q)         0.379     9.185 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=3, routed)           2.985    12.170    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[1]
    SLICE_X14Y151        LUT4 (Prop_lut4_I3_O)        0.105    12.275 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    12.275    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X14Y151        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.698 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.698    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X14Y152        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    12.829 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.179    14.008    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X16Y152        LUT5 (Prop_lut5_I0_O)        0.277    14.285 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.812    16.096    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.376    18.801    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y152        FDSE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    18.867    
                         clock uncertainty           -0.035    18.832    
    SLICE_X16Y152        FDSE (Setup_fdse_C_D)       -0.027    18.805    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.277ns (18.403%)  route 5.662ns (81.597%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     8.806    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     9.239 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    12.046    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    12.151 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.151    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.483 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.483    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.615 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    13.198    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    13.473 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.272    15.745    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    18.799    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    18.760    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.760    
                         arrival time                         -15.745    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.277ns (18.420%)  route 5.656ns (81.580%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.488     8.806    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y146        FDRE (Prop_fdre_C_Q)         0.433     9.239 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           2.806    12.046    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X39Y146        LUT4 (Prop_lut4_I3_O)        0.105    12.151 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.151    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X39Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    12.483 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.483    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.615 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.584    13.198    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X38Y147        LUT5 (Prop_lut5_I3_O)        0.275    13.473 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           2.265    15.739    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    18.799    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X38Y147        FDSE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.066    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)       -0.070    18.760    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.760    
                         arrival time                         -15.739    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.170ns (16.868%)  route 5.766ns (83.132%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.892ns = ( 18.796 - 11.904 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.481     8.800    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.379     9.179 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/Q
                         net (fo=2, routed)           3.116    12.295    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[11]
    SLICE_X18Y163        LUT4 (Prop_lut4_I3_O)        0.105    12.400 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms_i_1/O
                         net (fo=1, routed)           0.000    12.400    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[5]
    SLICE_X18Y163        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.409    12.809 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.128    13.937    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X21Y163        LUT5 (Prop_lut5_I3_O)        0.277    14.214 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.522    15.736    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.371    18.796    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y163        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    18.862    
                         clock uncertainty           -0.035    18.827    
    SLICE_X21Y163        FDSE (Setup_fdse_C_D)       -0.059    18.768    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.768    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.369ns (20.184%)  route 5.414ns (79.816%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     8.793    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     9.226 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    12.025    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    12.130 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    12.130    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.553 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.553    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    12.684 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    13.478    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    13.755 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.821    15.575    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.066    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.015    18.815    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.369ns (20.315%)  route 5.370ns (79.685%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    8.793ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.474     8.793    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDRE (Prop_fdre_C_Q)         0.433     9.226 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           2.799    12.025    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[0]
    SLICE_X36Y156        LUT4 (Prop_lut4_I1_O)        0.105    12.130 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000    12.130    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[0]
    SLICE_X36Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    12.553 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.553    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X36Y157        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    12.684 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.794    13.478    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X23Y157        LUT5 (Prop_lut5_I0_O)        0.277    13.755 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           1.777    15.531    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y157        FDSE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.066    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X22Y157        FDSE (Setup_fdse_C_D)       -0.027    18.803    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.738ns (11.064%)  route 5.932ns (88.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.898ns = ( 18.802 - 11.904 ) 
    Source Clock Delay      (SCD):    8.806ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.487     8.806    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.398     9.204 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.566    11.769    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X12Y153        LUT6 (Prop_lut6_I1_O)        0.235    12.004 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.154    13.158    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y152        LUT6 (Prop_lut6_I3_O)        0.105    13.263 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           2.212    15.476    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.377    18.802    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.066    18.868    
                         clock uncertainty           -0.035    18.833    
    SLICE_X14Y152        FDRE (Setup_fdre_C_D)       -0.030    18.803    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         18.803    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.735ns (11.745%)  route 5.523ns (88.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     8.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     9.195 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    12.015    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    12.247 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    13.789    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    13.894 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.160    15.054    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.066    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)       -0.044    18.786    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -15.054    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 0.840ns (13.280%)  route 5.485ns (86.720%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.478     8.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y165        FDRE (Prop_fdre_C_Q)         0.398     9.195 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=6, routed)           2.820    12.015    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X16Y163        LUT6 (Prop_lut6_I3_O)        0.232    12.247 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.542    13.789    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X14Y162        LUT6 (Prop_lut6_I3_O)        0.105    13.894 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.123    15.017    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X15Y162        LUT2 (Prop_lut2_I1_O)        0.105    15.122 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    15.122    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.374    18.799    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.066    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.032    18.862    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         18.862    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (cmos2_pclk rise@11.904ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 0.738ns (11.773%)  route 5.531ns (88.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.895ns = ( 18.799 - 11.904 ) 
    Source Clock Delay      (SCD):    8.730ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           5.147     6.556    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.105     6.661 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.577     7.237    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     7.318 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.412     8.730    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X42Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.398     9.128 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=3, routed)           2.603    11.731    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X40Y146        LUT6 (Prop_lut6_I1_O)        0.235    11.966 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           1.471    13.437    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X39Y144        LUT6 (Prop_lut6_I3_O)        0.105    13.542 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           1.457    14.999    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     11.904    11.904 r  
    G17                                               0.000    11.904 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    11.904    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318    13.222 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529    16.751    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084    16.835 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513    17.348    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    17.425 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.375    18.799    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.066    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X38Y146        FDRE (Setup_fdre_C_D)       -0.081    18.749    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         18.749    
                         arrival time                         -14.999    
  -------------------------------------------------------------------
                         slack                                  3.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.618     3.956    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485     4.441 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.441    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.888     4.245    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.271     3.975    
                         clock uncertainty            0.035     4.010    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.131     4.141    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.141    
                         arrival time                           4.441    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.245ns
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.618     3.956    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        SRL16E                                       r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     4.444 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.444    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.888     4.245    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X22Y164        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.271     3.975    
                         clock uncertainty            0.035     4.010    
    SLICE_X22Y164        FDRE (Hold_fdre_C_D)         0.131     4.141    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.141    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    3.923ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.585     3.923    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        SRL16E                                       r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y151        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     4.411 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.411    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.854     4.211    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X46Y151        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.270     3.942    
                         clock uncertainty            0.035     3.977    
    SLICE_X46Y151        FDRE (Hold_fdre_C_D)         0.131     4.108    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.108    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.651     3.989    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         SRL16E                                       r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     4.477 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     4.477    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.925     4.281    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X6Y157         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.274     4.008    
                         clock uncertainty            0.035     4.043    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.131     4.174    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.174    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.227ns (16.122%)  route 1.181ns (83.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.959    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.128     4.087 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=2, routed)           1.181     5.268    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X16Y163        LUT5 (Prop_lut5_I0_O)        0.099     5.367 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     5.367    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.247    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism             -0.234     4.014    
                         clock uncertainty            0.035     4.049    
    SLICE_X16Y163        FDRE (Hold_fdre_C_D)         0.120     4.169    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.209ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
                            (rising edge-triggered cell FDSE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.164ns (12.253%)  route 1.174ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.621     3.959    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y159        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.164     4.123 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=1, routed)           1.174     5.297    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.891     4.248    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y160        FDSE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.256     3.993    
                         clock uncertainty            0.035     4.028    
    SLICE_X20Y160        FDSE (Hold_fdse_C_D)         0.060     4.088    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           5.297    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.164ns (12.136%)  route 1.187ns (87.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    3.958ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.620     3.958    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.164     4.122 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           1.187     5.309    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]_0[5]
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.248    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.257     3.992    
                         clock uncertainty            0.035     4.027    
    SLICE_X17Y162        FDRE (Hold_fdre_C_D)         0.072     4.099    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.099    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.128ns (8.028%)  route 1.466ns (91.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.614     3.952    camera_delay_inst/CLK
    SLICE_X37Y153        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDRE (Prop_fdre_C_Q)         0.128     4.080 r  camera_delay_inst/cmos_data_d2_reg[5]/Q
                         net (fo=4, routed)           1.466     5.546    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.935     4.292    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y30         RAMB36E1                                     r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     4.058    
                         clock uncertainty            0.035     4.094    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     4.336    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           5.546    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.246ns (17.273%)  route 1.178ns (82.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.963ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.625     3.963    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.148     4.111 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=4, routed)           1.178     5.289    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X12Y153        LUT4 (Prop_lut4_I3_O)        0.098     5.387 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[8]_i_1/O
                         net (fo=1, routed)           0.000     5.387    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[8]
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.896     4.253    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X12Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
                         clock pessimism             -0.234     4.020    
                         clock uncertainty            0.035     4.055    
    SLICE_X12Y153        FDRE (Hold_fdre_C_D)         0.121     4.176    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           5.387    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 camera_delay_inst/cmos_data_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.141ns (8.786%)  route 1.464ns (91.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.249ns
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.763     3.008    cmos_select_inst/cmos1_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I0_O)        0.045     3.053 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.259     3.312    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.338 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.615     3.953    camera_delay_inst/CLK
    SLICE_X41Y150        FDRE                                         r  camera_delay_inst/cmos_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y150        FDRE (Prop_fdre_C_Q)         0.141     4.094 r  camera_delay_inst/cmos_data_d2_reg[6]/Q
                         net (fo=4, routed)           1.464     5.558    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.892     4.249    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y31         RAMB36E1                                     r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     4.015    
                         clock uncertainty            0.035     4.051    
    RAMB36_X2Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     4.347    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.347    
                         arrival time                           5.558    
  -------------------------------------------------------------------
                         slack                                  1.211    





---------------------------------------------------------------------------------------------------
From Clock:  e1_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.746ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.179ns  (logic 0.433ns (36.728%)  route 0.746ns (63.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X40Y155        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.746     1.179    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.958ns  (logic 0.398ns (41.537%)  route 0.560ns (58.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.560     0.958    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.200     7.800    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.075ns  (logic 0.433ns (40.297%)  route 0.642ns (59.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X42Y153        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.642     1.075    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y150        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y150        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.929ns  (logic 0.348ns (37.463%)  route 0.581ns (62.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     0.929    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X38Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y155        FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.994ns  (logic 0.379ns (38.134%)  route 0.615ns (61.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.615     0.994    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.073     7.927    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.279%)  route 0.475ns (57.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.475     0.823    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X38Y156        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)       -0.212     7.788    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.862ns  (logic 0.398ns (46.181%)  route 0.464ns (53.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.464     0.862    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y153        FDRE (Setup_fdre_C_D)       -0.159     7.841    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.907ns  (logic 0.379ns (41.775%)  route 0.528ns (58.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.528     0.907    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X38Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y155        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.371%)  route 0.371ns (51.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y155                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y155        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371     0.719    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X39Y155        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X39Y155        FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.032%)  route 0.463ns (54.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.463     0.842    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X38Y158        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y158        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  7.083    





---------------------------------------------------------------------------------------------------
From Clock:  e2_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.992ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.838ns  (logic 0.348ns (41.504%)  route 0.490ns (58.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.490     0.838    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X14Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y162        FDRE (Setup_fdre_C_D)       -0.170     7.830    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.883ns  (logic 0.433ns (49.022%)  route 0.450ns (50.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.450     0.883    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X15Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.737ns  (logic 0.348ns (47.208%)  route 0.389ns (52.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.389     0.737    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y162        FDRE (Setup_fdre_C_D)       -0.207     7.793    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.781ns  (logic 0.398ns (50.934%)  route 0.383ns (49.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X12Y165        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.383     0.781    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)       -0.158     7.842    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.989%)  route 0.483ns (56.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     0.862    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.061%)  route 0.522ns (57.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.522     0.901    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X16Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y164        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.166%)  route 0.479ns (55.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.479     0.858    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X13Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y162        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.125%)  route 0.360ns (50.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.360     0.708    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X15Y164        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)       -0.209     7.791    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.087ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.480%)  route 0.355ns (50.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.355     0.703    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X13Y163        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y163        FDRE (Setup_fdre_C_D)       -0.210     7.790    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  7.087    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.818ns  (logic 0.433ns (52.963%)  route 0.385ns (47.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X12Y165        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.385     0.818    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X16Y165        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X16Y165        FDRE (Setup_fdre_C_D)       -0.029     7.971    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  7.153    





---------------------------------------------------------------------------------------------------
From Clock:  e3_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.950ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.894ns  (logic 0.398ns (44.542%)  route 0.496ns (55.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.496     0.894    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X12Y150        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)       -0.156     7.844    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.879ns  (logic 0.348ns (39.613%)  route 0.531ns (60.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.531     0.879    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X12Y154        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y154        FDRE (Setup_fdre_C_D)       -0.166     7.834    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.941ns  (logic 0.433ns (45.992%)  route 0.508ns (54.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.508     0.941    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X12Y150        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y150        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.922ns  (logic 0.433ns (46.953%)  route 0.489ns (53.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.489     0.922    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X12Y154        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y154        FDRE (Setup_fdre_C_D)       -0.031     7.969    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.776ns  (logic 0.398ns (51.285%)  route 0.378ns (48.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.776    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X10Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y152        FDRE (Setup_fdre_C_D)       -0.160     7.840    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.776ns  (logic 0.398ns (51.285%)  route 0.378ns (48.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.378     0.776    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.160     7.840    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  7.064    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.549%)  route 0.374ns (48.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.374     0.772    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X12Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)       -0.161     7.839    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.764ns  (logic 0.398ns (52.126%)  route 0.366ns (47.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.366     0.764    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X10Y153        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.161     7.839    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.839    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.872ns  (logic 0.379ns (43.458%)  route 0.493ns (56.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.493     0.872    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X12Y154        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y154        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.176%)  route 0.381ns (46.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y152                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y152         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.381     0.814    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X12Y152        FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  7.153    





---------------------------------------------------------------------------------------------------
From Clock:  e4_rx_clk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.936ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.989ns  (logic 0.433ns (43.770%)  route 0.556ns (56.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.556     0.989    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X41Y147        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X41Y147        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.936    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.894ns  (logic 0.398ns (44.512%)  route 0.496ns (55.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.496     0.894    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X42Y146        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X42Y146        FDRE (Setup_fdre_C_D)       -0.162     7.838    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.865ns  (logic 0.398ns (45.995%)  route 0.467ns (54.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.467     0.865    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X40Y147        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y147        FDRE (Setup_fdre_C_D)       -0.160     7.840    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.991ns  (logic 0.433ns (43.692%)  route 0.558ns (56.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.558     0.991    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y145        FDRE (Setup_fdre_C_D)       -0.033     7.967    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.209%)  route 0.463ns (53.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y145        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.463     0.861    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y145        FDRE (Setup_fdre_C_D)       -0.156     7.844    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.203%)  route 0.477ns (57.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.825    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.166     7.834    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.811%)  route 0.465ns (57.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.465     0.813    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.163     7.837    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.735ns  (logic 0.348ns (47.319%)  route 0.387ns (52.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.387     0.735    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.170     7.830    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.820%)  route 0.467ns (55.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.467     0.846    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)       -0.031     7.969    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.160ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.765ns  (logic 0.379ns (49.570%)  route 0.386ns (50.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y144        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.386     0.765    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y144        FDRE (Setup_fdre_C_D)       -0.075     7.925    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  7.160    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  cmos2_pclk

Setup :            9  Failing Endpoints,  Worst Slack       -5.756ns,  Total Violation      -50.683ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.457ns  (logic 0.484ns (5.723%)  route 7.973ns (94.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.973  3607.538    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.643 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000  3607.643    camera_delay_inst/cmos_data_d0_reg[7]_0[2]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.032  3601.886    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                       3601.887    
                         arrival time                       -3607.643    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.754ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.453ns  (logic 0.484ns (5.726%)  route 7.969ns (94.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.969  3607.533    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.638 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000  3607.638    camera_delay_inst/cmos_data_d0_reg[7]_0[1]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.030  3601.884    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                       3601.885    
                         arrival time                       -3607.639    
  -------------------------------------------------------------------
                         slack                                 -5.754    

Slack (VIOLATED) :        -5.709ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.336ns  (logic 0.484ns (5.806%)  route 7.852ns (94.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.237  3606.802    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.105  3606.907 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.615  3607.521    camera_delay_inst/D[0]
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X39Y152        FDRE (Setup_fdre_C_D)       -0.042  3601.812    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       3601.812    
                         arrival time                       -3607.522    
  -------------------------------------------------------------------
                         slack                                 -5.709    

Slack (VIOLATED) :        -5.640ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.339ns  (logic 0.484ns (5.804%)  route 7.855ns (94.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.855  3607.419    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.524 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000  3607.524    camera_delay_inst/cmos_data_d0_reg[7]_0[0]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.030  3601.884    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                       3601.885    
                         arrival time                       -3607.524    
  -------------------------------------------------------------------
                         slack                                 -5.640    

Slack (VIOLATED) :        -5.623ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.323ns  (logic 0.484ns (5.815%)  route 7.839ns (94.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.839  3607.404    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.509 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000  3607.509    camera_delay_inst/cmos_data_d0_reg[7]_0[3]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.032  3601.886    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                       3601.887    
                         arrival time                       -3607.509    
  -------------------------------------------------------------------
                         slack                                 -5.623    

Slack (VIOLATED) :        -5.606ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.307ns  (logic 0.484ns (5.827%)  route 7.823ns (94.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.823  3607.387    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.492 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000  3607.492    camera_delay_inst/cmos_data_d0_reg[7]_0[4]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.032  3601.886    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                       3601.887    
                         arrival time                       -3607.492    
  -------------------------------------------------------------------
                         slack                                 -5.606    

Slack (VIOLATED) :        -5.578ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.279ns  (logic 0.484ns (5.846%)  route 7.795ns (94.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.795  3607.360    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.465 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000  3607.465    camera_delay_inst/cmos_data_d0_reg[7]_0[6]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.032  3601.886    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                       3601.887    
                         arrival time                       -3607.465    
  -------------------------------------------------------------------
                         slack                                 -5.578    

Slack (VIOLATED) :        -5.521ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.223ns  (logic 0.484ns (5.886%)  route 7.739ns (94.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.739  3607.303    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.408 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000  3607.408    camera_delay_inst/cmos_data_d0_reg[7]_0[7]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X39Y154        FDRE (Setup_fdre_C_D)        0.033  3601.887    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                       3601.887    
                         arrival time                       -3607.409    
  -------------------------------------------------------------------
                         slack                                 -5.521    

Slack (VIOLATED) :        -5.495ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (cmos2_pclk rise@3595.008ns - sys_clk_p rise@3595.000ns)
  Data Path Delay:        8.197ns  (logic 0.484ns (5.905%)  route 7.713ns (94.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.882ns = ( 3601.890 - 3595.008 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 3599.186 - 3595.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                   3595.000  3595.000 r  
    R4                                                0.000  3595.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  3595.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842  3595.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792  3597.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082  3597.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470  3599.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379  3599.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.713  3607.277    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.105  3607.382 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000  3607.382    camera_delay_inst/cmos_data_d0_reg[7]_0[5]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                   3595.008  3595.008 r  
    G17                                               0.000  3595.008 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000  3595.008    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         1.318  3596.326 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.529  3599.855    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.084  3599.939 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.513  3600.452    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077  3600.529 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         1.361  3601.890    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000  3601.890    
                         clock uncertainty           -0.035  3601.854    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.033  3601.887    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                       3601.887    
                         arrival time                       -3607.383    
  -------------------------------------------------------------------
                         slack                                 -5.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.186ns (4.916%)  route 3.598ns (95.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.598     5.415    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.460 r  cmos_select_inst/cmos_data_d0[7]_i_1/O
                         net (fo=1, routed)           0.000     5.460    camera_delay_inst/cmos_data_d0_reg[7]_0[7]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[7]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.092     4.370    camera_delay_inst/cmos_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           5.460    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.186ns (4.895%)  route 3.614ns (95.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.614     5.431    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.476 r  cmos_select_inst/cmos_data_d0[5]_i_1/O
                         net (fo=1, routed)           0.000     5.476    camera_delay_inst/cmos_data_d0_reg[7]_0[5]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[5]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.092     4.370    camera_delay_inst/cmos_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           5.476    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.186ns (4.864%)  route 3.638ns (95.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.638     5.455    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.500 r  cmos_select_inst/cmos_data_d0[6]_i_1/O
                         net (fo=1, routed)           0.000     5.500    camera_delay_inst/cmos_data_d0_reg[7]_0[6]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[6]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.092     4.370    camera_delay_inst/cmos_data_d0_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           5.500    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_href_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.186ns (4.870%)  route 3.633ns (95.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.354     5.172    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.045     5.217 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.279     5.495    camera_delay_inst/D[0]
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.887     4.243    camera_delay_inst/CLK
    SLICE_X39Y152        FDRE                                         r  camera_delay_inst/cmos_href_buf_reg[0]/C
                         clock pessimism              0.000     4.243    
                         clock uncertainty            0.035     4.279    
    SLICE_X39Y152        FDRE (Hold_fdre_C_D)         0.070     4.349    camera_delay_inst/cmos_href_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.349    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.186ns (4.823%)  route 3.671ns (95.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.671     5.488    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.533 r  cmos_select_inst/cmos_data_d0[0]_i_1/O
                         net (fo=1, routed)           0.000     5.533    camera_delay_inst/cmos_data_d0_reg[7]_0[0]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[0]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.091     4.369    camera_delay_inst/cmos_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.369    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.186ns (4.817%)  route 3.676ns (95.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.676     5.493    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.538 r  cmos_select_inst/cmos_data_d0[4]_i_1/O
                         net (fo=1, routed)           0.000     5.538    camera_delay_inst/cmos_data_d0_reg[7]_0[4]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[4]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.092     4.370    camera_delay_inst/cmos_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           5.538    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.186ns (4.797%)  route 3.691ns (95.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.691     5.509    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.554 r  cmos_select_inst/cmos_data_d0[3]_i_1/O
                         net (fo=1, routed)           0.000     5.554    camera_delay_inst/cmos_data_d0_reg[7]_0[3]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[3]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.092     4.370    camera_delay_inst/cmos_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           5.554    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.186ns (4.739%)  route 3.739ns (95.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.739     5.556    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.601 r  cmos_select_inst/cmos_data_d0[2]_i_1/O
                         net (fo=1, routed)           0.000     5.601    camera_delay_inst/cmos_data_d0_reg[7]_0[2]
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X38Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[2]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X38Y154        FDRE (Hold_fdre_C_D)         0.092     4.370    camera_delay_inst/cmos_data_d0_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           5.601    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_delay_inst/cmos_data_d0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.186ns (4.724%)  route 3.752ns (95.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.752     5.569    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y154        LUT3 (Prop_lut3_I2_O)        0.045     5.614 r  cmos_select_inst/cmos_data_d0[1]_i_1/O
                         net (fo=1, routed)           0.000     5.614    camera_delay_inst/cmos_data_d0_reg[7]_0[1]
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    G17                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.571     2.979    cmos_select_inst/cmos2_pclk_IBUF
    SLICE_X84Y148        LUT3 (Prop_lut3_I2_O)        0.056     3.035 r  cmos_select_inst/camera_fifo_inst1_i_1/O
                         net (fo=1, routed)           0.293     3.328    cmos_select_inst/CLK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.357 r  cmos_select_inst/CLK_BUFG_inst/O
                         net (fo=475, routed)         0.886     4.242    camera_delay_inst/CLK
    SLICE_X39Y154        FDRE                                         r  camera_delay_inst/cmos_data_d0_reg[1]/C
                         clock pessimism              0.000     4.242    
                         clock uncertainty            0.035     4.278    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.091     4.369    camera_delay_inst/cmos_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.369    
                         arrival time                           5.614    
  -------------------------------------------------------------------
                         slack                                  1.245    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.723ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.972ns  (logic 0.348ns (35.788%)  route 0.624ns (64.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.624     0.972    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.209    11.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.777ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.961ns  (logic 0.348ns (36.196%)  route 0.613ns (63.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X39Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.613     0.961    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X40Y154        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X40Y154        FDRE (Setup_fdre_C_D)       -0.166    11.738    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 10.777    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.925ns  (logic 0.348ns (37.619%)  route 0.577ns (62.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.577     0.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X42Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y152        FDRE (Setup_fdre_C_D)       -0.165    11.739    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.898ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.798ns  (logic 0.348ns (43.596%)  route 0.450ns (56.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.450     0.798    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.208    11.696    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                 10.898    

Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.765ns  (logic 0.398ns (52.022%)  route 0.367ns (47.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.765    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y152        FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             10.993ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.878ns  (logic 0.433ns (49.328%)  route 0.445ns (50.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.878    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y152        FDRE (Setup_fdre_C_D)       -0.033    11.871    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 10.993    

Slack (MET) :             11.028ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.716ns  (logic 0.398ns (55.598%)  route 0.318ns (44.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.318     0.716    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y153        FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 11.028    

Slack (MET) :             11.049ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.780ns  (logic 0.433ns (55.531%)  route 0.347ns (44.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.347     0.780    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y152        FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 11.049    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.816ns  (logic 0.379ns (46.440%)  route 0.437ns (53.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.437     0.816    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X42Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y152        FDRE (Setup_fdre_C_D)       -0.029    11.875    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.088ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.743ns  (logic 0.379ns (50.992%)  route 0.364ns (49.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.364     0.743    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                 11.088    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.723ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.723ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.972ns  (logic 0.348ns (35.788%)  route 0.624ns (64.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.624     0.972    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.209    11.695    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                 10.723    

Slack (MET) :             10.777ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.961ns  (logic 0.348ns (36.196%)  route 0.613ns (63.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X39Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.613     0.961    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X40Y154        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X40Y154        FDRE (Setup_fdre_C_D)       -0.166    11.738    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 10.777    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.925ns  (logic 0.348ns (37.619%)  route 0.577ns (62.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.577     0.925    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X42Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y152        FDRE (Setup_fdre_C_D)       -0.165    11.739    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.739    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.898ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.798ns  (logic 0.348ns (43.596%)  route 0.450ns (56.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.450     0.798    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.208    11.696    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                 10.898    

Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.765ns  (logic 0.398ns (52.022%)  route 0.367ns (47.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     0.765    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y152        FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             10.993ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.878ns  (logic 0.433ns (49.328%)  route 0.445ns (50.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.878    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y152        FDRE (Setup_fdre_C_D)       -0.033    11.871    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 10.993    

Slack (MET) :             11.028ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.716ns  (logic 0.398ns (55.598%)  route 0.318ns (44.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.318     0.716    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y153        FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 11.028    

Slack (MET) :             11.049ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.780ns  (logic 0.433ns (55.531%)  route 0.347ns (44.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.347     0.780    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X41Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y152        FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 11.049    

Slack (MET) :             11.059ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.816ns  (logic 0.379ns (46.440%)  route 0.437ns (53.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.437     0.816    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X42Y152        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y152        FDRE (Setup_fdre_C_D)       -0.029    11.875    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 11.059    

Slack (MET) :             11.088ns  (required time - arrival time)
  Source:                 camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.743ns  (logic 0.379ns (50.992%)  route 0.364ns (49.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y154                                     0.000     0.000 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X41Y154        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.364     0.743    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X41Y153        FDRE                                         r  camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y153        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                 11.088    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  e1_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -6.733ns,  Total Violation       -7.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.733ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e1_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        7.997ns  (logic 0.484ns (6.053%)  route 7.513ns (93.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 20.511 - 16.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 19.186 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792    17.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470    19.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379    19.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.237    26.802    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.105    26.907 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.275    27.183    mac_test1/D[0]
    SLICE_X39Y151        FDCE                                         r  mac_test1/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                     16.000    16.000 r  
    K18                                               0.000    16.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000    16.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341    17.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    19.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    19.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.359    20.511    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X39Y151        FDCE                                         r  mac_test1/cmos_href_d0_reg/C
                         clock pessimism              0.000    20.511    
                         clock uncertainty           -0.035    20.476    
    SLICE_X39Y151        FDCE (Setup_fdce_C_D)       -0.027    20.449    mac_test1/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         20.449    
                         arrival time                         -27.183    
  -------------------------------------------------------------------
                         slack                                 -6.733    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (e1_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        0.819ns  (logic 0.231ns (28.193%)  route 0.588ns (71.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 17.571 - 16.000 ) 
    Source Clock Delay      (SCD):    2.040ns = ( 17.040 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391    15.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734    16.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    16.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.886    17.040    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.175    17.215 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.588    17.803    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.056    17.859 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.000    17.859    mac_test1/rst
    SLICE_X39Y157        FDCE                                         r  mac_test1/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                     16.000    16.000 r  
    K18                                               0.000    16.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000    16.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244    16.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690    16.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    16.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.611    17.571    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X39Y157        FDCE                                         r  mac_test1/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    17.571    
                         clock uncertainty           -0.035    17.535    
    SLICE_X39Y157        FDCE (Setup_fdce_C_D)        0.013    17.548    mac_test1/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                         -17.859    
  -------------------------------------------------------------------
                         slack                                 -0.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.388ns (31.639%)  route 0.838ns (68.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.699     2.503    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.078     2.581 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.361     3.942    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.304     4.246 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.838     5.084    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.084     5.168 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.000     5.168    mac_test1/rst
    SLICE_X39Y157        FDCE                                         r  mac_test1/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.466     4.781    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X39Y157        FDCE                                         r  mac_test1/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.035     4.816    
    SLICE_X39Y157        FDCE (Hold_fdce_C_D)         0.220     5.036    mac_test1/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.036    
                         arrival time                           5.168    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             3.140ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test1/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.186ns (5.069%)  route 3.484ns (94.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.354     5.172    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.045     5.217 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.129     5.346    mac_test1/D[0]
    SLICE_X39Y151        FDCE                                         r  mac_test1/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.885     2.095    mac_test1/e1_gtxc_OBUF_BUFG
    SLICE_X39Y151        FDCE                                         r  mac_test1/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.095    
                         clock uncertainty            0.035     2.130    
    SLICE_X39Y151        FDCE (Hold_fdce_C_D)         0.076     2.206    mac_test1/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           5.346    
  -------------------------------------------------------------------
                         slack                                  3.140    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.845ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.845ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.417%)  route 0.459ns (53.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.857    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X13Y161        FDRE (Setup_fdre_C_D)       -0.202    11.702    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 10.845    

Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.765ns  (logic 0.398ns (52.022%)  route 0.367ns (47.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.367     0.765    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X13Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X13Y161        FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             10.942ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.803ns  (logic 0.398ns (49.558%)  route 0.405ns (50.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.405     0.803    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)       -0.159    11.745    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 10.942    

Slack (MET) :             11.008ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.768%)  route 0.381ns (52.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.381     0.729    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X10Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)       -0.167    11.737    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 11.008    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.241%)  route 0.373ns (51.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161                                      0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.373     0.721    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X10Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)       -0.166    11.738    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.032ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.797ns  (logic 0.433ns (54.339%)  route 0.364ns (45.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X11Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X11Y161        FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 11.032    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.797ns  (logic 0.433ns (54.311%)  route 0.364ns (45.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.364     0.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X13Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X13Y161        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.100%)  route 0.347ns (49.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.347     0.695    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X10Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)       -0.170    11.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.056ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.815ns  (logic 0.433ns (53.145%)  route 0.382ns (46.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.382     0.815    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)       -0.033    11.871    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 11.056    

Slack (MET) :             11.072ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.759ns  (logic 0.379ns (49.955%)  route 0.380ns (50.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.380     0.759    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X11Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 11.072    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.845ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.845ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.417%)  route 0.459ns (53.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.857    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X13Y161        FDRE (Setup_fdre_C_D)       -0.202    11.702    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 10.845    

Slack (MET) :             10.939ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.765ns  (logic 0.398ns (52.022%)  route 0.367ns (47.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.367     0.765    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X13Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X13Y161        FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 10.939    

Slack (MET) :             10.942ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.803ns  (logic 0.398ns (49.558%)  route 0.405ns (50.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.405     0.803    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)       -0.159    11.745    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 10.942    

Slack (MET) :             11.008ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.768%)  route 0.381ns (52.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.381     0.729    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X10Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y162        FDRE (Setup_fdre_C_D)       -0.167    11.737    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 11.008    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.241%)  route 0.373ns (51.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161                                      0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.373     0.721    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X10Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)       -0.166    11.738    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.032ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.797ns  (logic 0.433ns (54.339%)  route 0.364ns (45.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.364     0.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X11Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X11Y161        FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 11.032    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.797ns  (logic 0.433ns (54.311%)  route 0.364ns (45.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.364     0.797    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X13Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X13Y161        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.100%)  route 0.347ns (49.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.347     0.695    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X10Y161        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X10Y161        FDRE (Setup_fdre_C_D)       -0.170    11.734    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.056ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.815ns  (logic 0.433ns (53.145%)  route 0.382ns (46.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.382     0.815    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X12Y162        FDRE (Setup_fdre_C_D)       -0.033    11.871    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 11.056    

Slack (MET) :             11.072ns  (required time - arrival time)
  Source:                 camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.759ns  (logic 0.379ns (49.955%)  route 0.380ns (50.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163                                     0.000     0.000 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.380     0.759    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X11Y162        FDRE                                         r  camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 11.072    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  e2_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -6.408ns,  Total Violation       -6.892ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.408ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e2_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        7.721ns  (logic 0.484ns (6.268%)  route 7.237ns (93.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 20.505 - 16.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 19.186 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792    17.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470    19.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379    19.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.237    26.802    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.105    26.907 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.000    26.907    mac_test2/D[0]
    SLICE_X38Y152        FDCE                                         r  mac_test2/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                     16.000    16.000 r  
    J20                                               0.000    16.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000    16.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334    17.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    19.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    19.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.359    20.505    mac_test2/e2_gtxc_OBUF_BUFG
    SLICE_X38Y152        FDCE                                         r  mac_test2/cmos_href_d0_reg/C
                         clock pessimism              0.000    20.505    
                         clock uncertainty           -0.035    20.469    
    SLICE_X38Y152        FDCE (Setup_fdce_C_D)        0.030    20.499    mac_test2/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         20.499    
                         arrival time                         -26.907    
  -------------------------------------------------------------------
                         slack                                 -6.408    

Slack (VIOLATED) :        -0.484ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e2_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        1.744ns  (logic 0.484ns (27.756%)  route 1.260ns (72.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 20.505 - 16.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 19.186 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792    17.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470    19.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379    19.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.968    20.533    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.105    20.638 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.291    20.930    mac_test2/rst
    SLICE_X41Y157        FDCE                                         r  mac_test2/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                     16.000    16.000 r  
    J20                                               0.000    16.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000    16.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334    17.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    19.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    19.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.359    20.505    mac_test2/e2_gtxc_OBUF_BUFG
    SLICE_X41Y157        FDCE                                         r  mac_test2/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    20.505    
                         clock uncertainty           -0.035    20.469    
    SLICE_X41Y157        FDCE (Setup_fdce_C_D)       -0.024    20.445    mac_test2/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -20.930    
  -------------------------------------------------------------------
                         slack                                 -0.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.281%)  route 0.649ns (77.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.523     2.341    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.045     2.386 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.125     2.511    mac_test2/rst
    SLICE_X41Y157        FDCE                                         r  mac_test2/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.883     2.086    mac_test2/e2_gtxc_OBUF_BUFG
    SLICE_X41Y157        FDCE                                         r  mac_test2/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     2.086    
                         clock uncertainty            0.035     2.121    
    SLICE_X41Y157        FDCE (Hold_fdce_C_D)         0.078     2.199    mac_test2/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             3.002ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test2/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.186ns (5.254%)  route 3.354ns (94.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.354     5.172    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.045     5.217 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.000     5.217    mac_test2/D[0]
    SLICE_X38Y152        FDCE                                         r  mac_test2/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.885     2.088    mac_test2/e2_gtxc_OBUF_BUFG
    SLICE_X38Y152        FDCE                                         r  mac_test2/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.088    
                         clock uncertainty            0.035     2.123    
    SLICE_X38Y152        FDCE (Hold_fdce_C_D)         0.091     2.214    mac_test2/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           5.217    
  -------------------------------------------------------------------
                         slack                                  3.002    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.818ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.011ns  (logic 0.433ns (42.836%)  route 0.578ns (57.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.578     1.011    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y152         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 10.818    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.855ns  (logic 0.398ns (46.547%)  route 0.457ns (53.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.457     0.855    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y151         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y151         FDRE (Setup_fdre_C_D)       -0.203    11.701    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.834ns  (logic 0.398ns (47.718%)  route 0.436ns (52.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.436     0.834    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y152         FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 10.870    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.929ns  (logic 0.379ns (40.787%)  route 0.550ns (59.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.550     0.929    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y152         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.907ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.786ns  (logic 0.348ns (44.303%)  route 0.438ns (55.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.438     0.786    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y149         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y149         FDRE (Setup_fdre_C_D)       -0.212    11.692    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 10.907    

Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.605%)  route 0.469ns (57.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.817    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y150         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y150         FDRE (Setup_fdre_C_D)       -0.168    11.736    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 10.919    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.649%)  route 0.388ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.388     0.786    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X8Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.860ns  (logic 0.433ns (50.354%)  route 0.427ns (49.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.427     0.860    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y151         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y151         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             10.972ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.901ns  (logic 0.433ns (48.080%)  route 0.468ns (51.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.468     0.901    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X8Y153         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y153         FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 10.972    

Slack (MET) :             11.064ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.809ns  (logic 0.433ns (53.506%)  route 0.376ns (46.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.376     0.809    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X8Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 11.064    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.818ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.818ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        1.011ns  (logic 0.433ns (42.836%)  route 0.578ns (57.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.578     1.011    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y152         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 10.818    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.855ns  (logic 0.398ns (46.547%)  route 0.457ns (53.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.457     0.855    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y151         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y151         FDRE (Setup_fdre_C_D)       -0.203    11.701    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.834ns  (logic 0.398ns (47.718%)  route 0.436ns (52.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.436     0.834    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y152         FDRE (Setup_fdre_C_D)       -0.200    11.704    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                 10.870    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.929ns  (logic 0.379ns (40.787%)  route 0.550ns (59.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.550     0.929    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X7Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y152         FDRE (Setup_fdre_C_D)       -0.073    11.831    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.907ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.786ns  (logic 0.348ns (44.303%)  route 0.438ns (55.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.438     0.786    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y149         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y149         FDRE (Setup_fdre_C_D)       -0.212    11.692    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.692    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 10.907    

Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.605%)  route 0.469ns (57.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.469     0.817    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y150         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y150         FDRE (Setup_fdre_C_D)       -0.168    11.736    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 10.919    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.649%)  route 0.388ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.388     0.786    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X8Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.969ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.860ns  (logic 0.433ns (50.354%)  route 0.427ns (49.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.427     0.860    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X7Y151         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X7Y151         FDRE (Setup_fdre_C_D)       -0.075    11.829    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 10.969    

Slack (MET) :             10.972ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.901ns  (logic 0.433ns (48.080%)  route 0.468ns (51.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.468     0.901    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X8Y153         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y153         FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 10.972    

Slack (MET) :             11.064ns  (required time - arrival time)
  Source:                 camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.809ns  (logic 0.433ns (53.506%)  route 0.376ns (46.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.376     0.809    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X8Y152         FDRE                                         r  camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 11.064    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  e3_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -6.457ns,  Total Violation       -6.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.457ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e3_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        8.011ns  (logic 0.484ns (6.041%)  route 7.527ns (93.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 20.799 - 16.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 19.186 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792    17.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470    19.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379    19.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.237    26.802    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.105    26.907 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.290    27.197    mac_test3/D[0]
    SLICE_X37Y151        FDCE                                         r  mac_test3/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                     16.000    16.000 r  
    V13                                               0.000    16.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000    16.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364    17.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    19.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.364    20.799    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X37Y151        FDCE                                         r  mac_test3/cmos_href_d0_reg/C
                         clock pessimism              0.000    20.799    
                         clock uncertainty           -0.035    20.764    
    SLICE_X37Y151        FDCE (Setup_fdce_C_D)       -0.024    20.740    mac_test3/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         20.740    
                         arrival time                         -27.197    
  -------------------------------------------------------------------
                         slack                                 -6.457    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e3_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        1.957ns  (logic 0.484ns (24.731%)  route 1.473ns (75.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 20.795 - 16.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 19.186 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792    17.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470    19.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379    19.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.968    20.533    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.105    20.638 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.505    21.143    mac_test3/rst
    SLICE_X39Y158        FDCE                                         r  mac_test3/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                     16.000    16.000 r  
    V13                                               0.000    16.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000    16.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364    17.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    19.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    19.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.360    20.795    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X39Y158        FDCE                                         r  mac_test3/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    20.795    
                         clock uncertainty           -0.035    20.760    
    SLICE_X39Y158        FDCE (Setup_fdce_C_D)       -0.032    20.728    mac_test3/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -21.143    
  -------------------------------------------------------------------
                         slack                                 -0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.914%)  route 0.748ns (80.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.523     2.341    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.045     2.386 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.225     2.610    mac_test3/rst
    SLICE_X39Y158        FDCE                                         r  mac_test3/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.885     2.279    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X39Y158        FDCE                                         r  mac_test3/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty            0.035     2.314    
    SLICE_X39Y158        FDCE (Hold_fdce_C_D)         0.075     2.389    mac_test3/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             2.956ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test3/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.186ns (5.062%)  route 3.488ns (94.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.354     5.172    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.045     5.217 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.134     5.351    mac_test3/D[0]
    SLICE_X37Y151        FDCE                                         r  mac_test3/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.887     2.281    mac_test3/e3_gtxc_OBUF_BUFG
    SLICE_X37Y151        FDCE                                         r  mac_test3/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.281    
                         clock uncertainty            0.035     2.316    
    SLICE_X37Y151        FDCE (Hold_fdce_C_D)         0.078     2.394    mac_test3/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           5.351    
  -------------------------------------------------------------------
                         slack                                  2.956    





---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.746ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.746ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.956ns  (logic 0.398ns (41.634%)  route 0.558ns (58.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.558     0.956    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X43Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y143        FDRE (Setup_fdre_C_D)       -0.202    11.702    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 10.746    

Slack (MET) :             10.933ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.767ns  (logic 0.398ns (51.870%)  route 0.369ns (48.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.369     0.767    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y144        FDRE (Setup_fdre_C_D)       -0.204    11.700    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 10.933    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.649%)  route 0.388ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.388     0.786    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X42Y147        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y147        FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.966ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.909ns  (logic 0.433ns (47.640%)  route 0.476ns (52.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.476     0.909    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X42Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y145        FDRE (Setup_fdre_C_D)       -0.029    11.875    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 10.966    

Slack (MET) :             10.974ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.858ns  (logic 0.433ns (50.477%)  route 0.425ns (49.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.425     0.858    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X41Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y144        FDRE (Setup_fdre_C_D)       -0.072    11.832    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 10.974    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.757ns  (logic 0.398ns (52.604%)  route 0.359ns (47.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     0.757    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.996ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.295%)  route 0.349ns (46.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.349     0.747    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.161    11.743    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 10.996    

Slack (MET) :             11.051ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.822ns  (logic 0.433ns (52.660%)  route 0.389ns (47.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.389     0.822    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 11.051    

Slack (MET) :             11.061ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.178%)  route 0.381ns (46.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.381     0.814    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.029    11.875    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 11.061    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.807ns  (logic 0.433ns (53.639%)  route 0.374ns (46.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.374     0.807    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X42Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y145        FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 11.066    





---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.746ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.746ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.956ns  (logic 0.398ns (41.634%)  route 0.558ns (58.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.558     0.956    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X43Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y143        FDRE (Setup_fdre_C_D)       -0.202    11.702    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 10.746    

Slack (MET) :             10.933ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.767ns  (logic 0.398ns (51.870%)  route 0.369ns (48.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.369     0.767    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X43Y144        FDRE (Setup_fdre_C_D)       -0.204    11.700    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 10.933    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.649%)  route 0.388ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.388     0.786    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X42Y147        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y147        FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.966ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.909ns  (logic 0.433ns (47.640%)  route 0.476ns (52.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.476     0.909    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X42Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y145        FDRE (Setup_fdre_C_D)       -0.029    11.875    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 10.966    

Slack (MET) :             10.974ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.858ns  (logic 0.433ns (50.477%)  route 0.425ns (49.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.425     0.858    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X41Y144        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X41Y144        FDRE (Setup_fdre_C_D)       -0.072    11.832    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 10.974    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.757ns  (logic 0.398ns (52.604%)  route 0.359ns (47.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     0.757    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.160    11.744    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             10.996ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.747ns  (logic 0.398ns (53.295%)  route 0.349ns (46.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.349     0.747    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.161    11.743    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 10.996    

Slack (MET) :             11.051ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.822ns  (logic 0.433ns (52.660%)  route 0.389ns (47.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.389     0.822    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 11.051    

Slack (MET) :             11.061ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.814ns  (logic 0.433ns (53.178%)  route 0.381ns (46.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X42Y144        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.381     0.814    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X42Y143        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y143        FDRE (Setup_fdre_C_D)       -0.029    11.875    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 11.061    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.952ns period=11.904ns})
  Destination:            camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.904ns  (MaxDelay Path 11.904ns)
  Data Path Delay:        0.807ns  (logic 0.433ns (53.639%)  route 0.374ns (46.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 11.904ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146                                     0.000     0.000 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X42Y146        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.374     0.807    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X42Y145        FDRE                                         r  camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   11.904    11.904    
    SLICE_X42Y145        FDRE (Setup_fdre_C_D)       -0.031    11.873    camera_fifo_inst4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 11.066    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  e4_rx_clk

Setup :            2  Failing Endpoints,  Worst Slack       -6.702ns,  Total Violation       -7.081ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.702ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test4/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (e4_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        8.007ns  (logic 0.484ns (6.044%)  route 7.523ns (93.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 20.559 - 16.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 19.186 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842    15.842 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.792    17.634    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.082    17.716 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         1.470    19.186    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.379    19.565 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          7.237    26.802    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.105    26.907 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.286    27.193    mac_test4/D[0]
    SLICE_X38Y151        FDCE                                         r  mac_test4/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                     16.000    16.000 r  
    Y18                                               0.000    16.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000    16.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387    17.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    19.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    19.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.361    20.559    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y151        FDCE                                         r  mac_test4/cmos_href_d0_reg/C
                         clock pessimism              0.000    20.559    
                         clock uncertainty           -0.035    20.524    
    SLICE_X38Y151        FDCE (Setup_fdce_C_D)       -0.032    20.492    mac_test4/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         20.492    
                         arrival time                         -27.193    
  -------------------------------------------------------------------
                         slack                                 -6.702    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test4/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (e4_rx_clk rise@16.000ns - sys_clk_p rise@15.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.422%)  route 0.678ns (74.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 17.618 - 16.000 ) 
    Source Clock Delay      (SCD):    2.040ns = ( 17.040 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                     15.000    15.000 r  
    R4                                                0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391    15.391 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.734    16.124    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    16.154 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.886    17.040    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.175    17.215 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.588    17.803    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.056    17.859 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.089    17.948    mac_test4/rst
    SLICE_X38Y157        FDCE                                         r  mac_test4/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                     16.000    16.000 r  
    Y18                                               0.000    16.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000    16.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289    16.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690    16.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.613    17.618    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y157        FDCE                                         r  mac_test4/cmos_vsync_d0_reg/C
                         clock pessimism              0.000    17.618    
                         clock uncertainty           -0.035    17.583    
    SLICE_X38Y157        FDCE (Setup_fdce_C_D)       -0.014    17.569    mac_test4/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 -0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test4/cmos_vsync_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.584%)  route 0.603ns (76.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          0.523     2.341    cmos_select_inst/key_sig_reg_n_0
    SLICE_X39Y157        LUT3 (Prop_lut3_I1_O)        0.045     2.386 r  cmos_select_inst/cmos_vsync_d0_i_1/O
                         net (fo=12, routed)          0.079     2.465    mac_test4/rst
    SLICE_X38Y157        FDCE                                         r  mac_test4/cmos_vsync_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.885     2.141    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y157        FDCE                                         r  mac_test4/cmos_vsync_d0_reg/C
                         clock pessimism              0.000     2.141    
                         clock uncertainty            0.035     2.176    
    SLICE_X38Y157        FDCE (Hold_fdce_C_D)         0.070     2.246    mac_test4/cmos_vsync_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             3.105ns  (arrival time - required time)
  Source:                 cmos_select_inst/key_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mac_test4/cmos_href_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.186ns (5.052%)  route 3.495ns (94.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.676     1.036    sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.063 r  sys_clk_BUFG_inst/O
                         net (fo=242, routed)         0.614     1.676    cmos_select_inst/sys_clk_BUFG
    SLICE_X38Y153        FDCE                                         r  cmos_select_inst/key_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDCE (Prop_fdce_C_Q)         0.141     1.817 r  cmos_select_inst/key_sig_reg/Q
                         net (fo=12, routed)          3.354     5.172    cmos_select_inst/key_sig_reg_n_0
    SLICE_X38Y152        LUT3 (Prop_lut3_I1_O)        0.045     5.217 r  cmos_select_inst/cmos_href_d0_i_1/O
                         net (fo=5, routed)           0.141     5.358    mac_test4/D[0]
    SLICE_X38Y151        FDCE                                         r  mac_test4/cmos_href_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.887     2.143    mac_test4/e4_gtxc_OBUF_BUFG
    SLICE_X38Y151        FDCE                                         r  mac_test4/cmos_href_d0_reg/C
                         clock pessimism              0.000     2.143    
                         clock uncertainty            0.035     2.178    
    SLICE_X38Y151        FDCE (Hold_fdce_C_D)         0.075     2.253    mac_test4/cmos_href_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           5.358    
  -------------------------------------------------------------------
                         slack                                  3.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e1_rx_clk
  To Clock:  e1_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X53Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X53Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X53Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X53Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X52Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X52Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X52Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X53Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X53Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X52Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X52Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[23]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X52Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X53Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X53Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X52Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X52Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[8]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X52Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.433ns (28.132%)  route 1.106ns (71.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.106     6.244    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X52Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X52Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[22]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X52Y190        FDPE (Recov_fdpe_C_PRE)     -0.258    12.372    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[21]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.433ns (33.174%)  route 0.872ns (66.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.872     6.010    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X53Y191        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y191        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[21]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X53Y191        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
                            (recovery check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rx_clk rise@8.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.433ns (33.174%)  route 0.872ns (66.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 12.437 - 8.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.234    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.315 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.705    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.433     5.138 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.872     6.010    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X53Y191        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      8.000     8.000 r  
    K18                                               0.000     8.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         1.341     9.341 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.075    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.152 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.285    12.437    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X53Y191        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[31]/C
                         clock pessimism              0.228    12.665    
                         clock uncertainty           -0.035    12.630    
    SLICE_X53Y191        FDPE (Recov_fdpe_C_PRE)     -0.292    12.338    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  6.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.728%)  route 0.172ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.569     1.529    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y174        FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.657 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     1.828    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X48Y175        FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.836     2.046    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X48Y175        FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[17]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X48Y175        FDPE (Remov_fdpe_C_PRE)     -0.125     1.437    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.728%)  route 0.172ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.569     1.529    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y174        FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.657 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     1.828    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X48Y175        FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.836     2.046    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X48Y175        FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X48Y175        FDPE (Remov_fdpe_C_PRE)     -0.125     1.437    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.728%)  route 0.172ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.569     1.529    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y174        FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.657 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     1.828    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X48Y175        FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.836     2.046    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X48Y175        FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X48Y175        FDPE (Remov_fdpe_C_PRE)     -0.125     1.437    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.728%)  route 0.172ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.569     1.529    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y174        FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.657 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     1.828    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X48Y175        FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.836     2.046    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X48Y175        FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X48Y175        FDPE (Remov_fdpe_C_PRE)     -0.125     1.437    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.527%)  route 0.196ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.579     1.539    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.164     1.703 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.196     1.899    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X56Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.850     2.061    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.505     1.556    
    SLICE_X56Y190        FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.527%)  route 0.196ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.579     1.539    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.164     1.703 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.196     1.899    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X56Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.850     2.061    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[1]/C
                         clock pessimism             -0.505     1.556    
    SLICE_X56Y190        FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.527%)  route 0.196ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.579     1.539    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.164     1.703 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.196     1.899    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X56Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.850     2.061    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.505     1.556    
    SLICE_X56Y190        FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.527%)  route 0.196ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.579     1.539    mac_test1/mac_top0/mac_rx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y188        FDPE                                         r  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDPE (Prop_fdpe_C_Q)         0.164     1.703 f  mac_test1/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.196     1.899    mac_test1/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X56Y190        FDPE                                         f  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.850     2.061    mac_test1/mac_top0/mac_rx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X56Y190        FDPE                                         r  mac_test1/mac_top0/mac_rx0/c0/Crc_reg[9]/C
                         clock pessimism             -0.505     1.556    
    SLICE_X56Y190        FDPE (Remov_fdpe_C_PRE)     -0.071     1.485    mac_test1/mac_top0/mac_rx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.728%)  route 0.172ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.569     1.529    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y174        FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.657 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     1.828    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X49Y175        FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.836     2.046    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y175        FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X49Y175        FDPE (Remov_fdpe_C_PRE)     -0.149     1.413    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test1/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock e1_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rx_clk rise@0.000ns - e1_rx_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.728%)  route 0.172ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.934    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.569     1.529    mac_test1/mac_top0/mac_tx0/mac0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y174        FDPE                                         r  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y174        FDPE (Prop_fdpe_C_Q)         0.128     1.657 f  mac_test1/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.172     1.828    mac_test1/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X49Y175        FDPE                                         f  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rx_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  e1_rxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rxc
    K18                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  e1_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.181    e1_gtxc_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.210 r  e1_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.836     2.046    mac_test1/mac_top0/mac_tx0/c0/e1_gtxc_OBUF_BUFG
    SLICE_X49Y175        FDPE                                         r  mac_test1/mac_top0/mac_tx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X49Y175        FDPE (Remov_fdpe_C_PRE)     -0.149     1.413    mac_test1/mac_top0/mac_tx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e2_rx_clk
  To Clock:  e2_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.348ns (22.098%)  route 1.227ns (77.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 12.500 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.227     6.342    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X38Y185        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.354    12.500    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y185        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[19]/C
                         clock pessimism              0.243    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X38Y185        FDPE (Recov_fdpe_C_PRE)     -0.426    12.281    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.348ns (22.098%)  route 1.227ns (77.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 12.500 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.227     6.342    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X38Y185        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.354    12.500    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y185        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[27]/C
                         clock pessimism              0.243    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X38Y185        FDPE (Recov_fdpe_C_PRE)     -0.426    12.281    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.348ns (22.098%)  route 1.227ns (77.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 12.500 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.227     6.342    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X38Y185        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.354    12.500    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y185        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]/C
                         clock pessimism              0.243    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X38Y185        FDPE (Recov_fdpe_C_PRE)     -0.426    12.281    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.348ns (22.151%)  route 1.223ns (77.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 12.500 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.223     6.338    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X39Y185        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.354    12.500    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X39Y185        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism              0.243    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X39Y185        FDPE (Recov_fdpe_C_PRE)     -0.426    12.281    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.348ns (22.151%)  route 1.223ns (77.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 12.500 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.223     6.338    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X39Y185        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.354    12.500    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X39Y185        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[25]/C
                         clock pessimism              0.243    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X39Y185        FDPE (Recov_fdpe_C_PRE)     -0.426    12.281    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.348ns (22.151%)  route 1.223ns (77.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 12.500 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.223     6.338    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X39Y185        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.354    12.500    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X39Y185        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[7]/C
                         clock pessimism              0.243    12.742    
                         clock uncertainty           -0.035    12.707    
    SLICE_X39Y185        FDPE (Recov_fdpe_C_PRE)     -0.426    12.281    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.227%)  route 1.218ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 12.501 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.218     6.333    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X41Y186        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.355    12.501    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X41Y186        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[10]/C
                         clock pessimism              0.243    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X41Y186        FDPE (Recov_fdpe_C_PRE)     -0.426    12.282    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.227%)  route 1.218ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 12.501 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.218     6.333    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X40Y186        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.355    12.501    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X40Y186        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[16]/C
                         clock pessimism              0.243    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X40Y186        FDPE (Recov_fdpe_C_PRE)     -0.426    12.282    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.227%)  route 1.218ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 12.501 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.218     6.333    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X41Y186        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.355    12.501    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X41Y186        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]/C
                         clock pessimism              0.243    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X41Y186        FDPE (Recov_fdpe_C_PRE)     -0.426    12.282    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rx_clk rise@8.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.348ns (22.227%)  route 1.218ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 12.501 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.227    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.308 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.459     4.767    mac_test2/mac_top0/mac_tx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X38Y184        FDPE                                         r  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y184        FDPE (Prop_fdpe_C_Q)         0.348     5.115 f  mac_test2/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.218     6.333    mac_test2/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X40Y186        FDPE                                         f  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      8.000     8.000 r  
    J20                                               0.000     8.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         1.334     9.334 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.069    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.146 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.355    12.501    mac_test2/mac_top0/mac_tx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X40Y186        FDPE                                         r  mac_test2/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism              0.243    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X40Y186        FDPE (Recov_fdpe_C_PRE)     -0.426    12.282    mac_test2/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  5.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.336%)  route 0.128ns (47.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.128     1.926    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X31Y211        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.979     2.183    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X31Y211        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.510     1.672    
    SLICE_X31Y211        FDPE (Remov_fdpe_C_PRE)     -0.095     1.577    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.336%)  route 0.128ns (47.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.128     1.926    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X31Y211        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.979     2.183    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X31Y211        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.510     1.672    
    SLICE_X31Y211        FDPE (Remov_fdpe_C_PRE)     -0.095     1.577    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.336%)  route 0.128ns (47.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.128     1.926    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X31Y211        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.979     2.183    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X31Y211        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism             -0.510     1.672    
    SLICE_X31Y211        FDPE (Remov_fdpe_C_PRE)     -0.095     1.577    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.951%)  route 0.212ns (60.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.212     2.009    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X33Y210        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.976     2.180    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X33Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[15]/C
                         clock pessimism             -0.488     1.691    
    SLICE_X33Y210        FDPE (Remov_fdpe_C_PRE)     -0.095     1.596    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.951%)  route 0.212ns (60.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.212     2.009    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X33Y210        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.976     2.180    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X33Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism             -0.488     1.691    
    SLICE_X33Y210        FDPE (Remov_fdpe_C_PRE)     -0.095     1.596    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.951%)  route 0.212ns (60.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.212     2.009    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X33Y210        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.976     2.180    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X33Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[8]/C
                         clock pessimism             -0.488     1.691    
    SLICE_X33Y210        FDPE (Remov_fdpe_C_PRE)     -0.095     1.596    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.533%)  route 0.216ns (60.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     2.013    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X32Y210        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.976     2.180    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X32Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.488     1.691    
    SLICE_X32Y210        FDPE (Remov_fdpe_C_PRE)     -0.095     1.596    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.533%)  route 0.216ns (60.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     2.013    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X32Y210        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.976     2.180    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X32Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.488     1.691    
    SLICE_X32Y210        FDPE (Remov_fdpe_C_PRE)     -0.095     1.596    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.533%)  route 0.216ns (60.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     2.013    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X32Y210        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.976     2.180    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X32Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.488     1.691    
    SLICE_X32Y210        FDPE (Remov_fdpe_C_PRE)     -0.095     1.596    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test2/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
                            (removal check against rising-edge clock e2_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rx_clk rise@0.000ns - e2_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.533%)  route 0.216ns (60.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.927    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.953 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.703     1.656    mac_test2/mac_top0/mac_rx0/mac0/e2_gtxc_OBUF_BUFG
    SLICE_X30Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y210        FDPE (Prop_fdpe_C_Q)         0.141     1.797 f  mac_test2/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.216     2.013    mac_test2/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X32Y210        FDPE                                         f  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rx_clk rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  e2_rxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rxc
    J20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  e2_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.175    e2_gtxc_OBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.204 r  e2_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.976     2.180    mac_test2/mac_top0/mac_rx0/c0/e2_gtxc_OBUF_BUFG
    SLICE_X32Y210        FDPE                                         r  mac_test2/mac_top0/mac_rx0/c0/Crc_reg[4]/C
                         clock pessimism             -0.488     1.691    
    SLICE_X32Y210        FDPE (Remov_fdpe_C_PRE)     -0.095     1.596    mac_test2/mac_top0/mac_rx0/c0/Crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e3_rx_clk
  To Clock:  e3_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.433ns (26.753%)  route 1.186ns (73.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.495     5.106    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.433     5.539 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.186     6.725    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y110        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.387    12.822    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y110        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[14]/C
                         clock pessimism              0.258    13.080    
                         clock uncertainty           -0.035    13.045    
    SLICE_X20Y110        FDPE (Recov_fdpe_C_PRE)     -0.292    12.753    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.433ns (26.753%)  route 1.186ns (73.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.495     5.106    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.433     5.539 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.186     6.725    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y110        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.387    12.822    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y110        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism              0.258    13.080    
                         clock uncertainty           -0.035    13.045    
    SLICE_X20Y110        FDPE (Recov_fdpe_C_PRE)     -0.292    12.753    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.433ns (26.753%)  route 1.186ns (73.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.495     5.106    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.433     5.539 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.186     6.725    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y110        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.387    12.822    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y110        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[17]/C
                         clock pessimism              0.258    13.080    
                         clock uncertainty           -0.035    13.045    
    SLICE_X20Y110        FDPE (Recov_fdpe_C_PRE)     -0.292    12.753    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.433ns (26.753%)  route 1.186ns (73.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.495     5.106    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.433     5.539 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.186     6.725    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y110        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.387    12.822    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y110        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[22]/C
                         clock pessimism              0.258    13.080    
                         clock uncertainty           -0.035    13.045    
    SLICE_X20Y110        FDPE (Recov_fdpe_C_PRE)     -0.258    12.787    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.433ns (26.753%)  route 1.186ns (73.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.495     5.106    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.433     5.539 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.186     6.725    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X20Y110        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.387    12.822    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y110        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]/C
                         clock pessimism              0.258    13.080    
                         clock uncertainty           -0.035    13.045    
    SLICE_X20Y110        FDPE (Recov_fdpe_C_PRE)     -0.258    12.787    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.379ns (25.591%)  route 1.102ns (74.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.568     5.179    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.379     5.558 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.102     6.660    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y145         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.461    12.896    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X0Y145         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[21]/C
                         clock pessimism              0.256    13.152    
                         clock uncertainty           -0.035    13.117    
    SLICE_X0Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.825    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.379ns (25.591%)  route 1.102ns (74.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.568     5.179    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.379     5.558 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.102     6.660    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y145         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.461    12.896    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X0Y145         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]/C
                         clock pessimism              0.256    13.152    
                         clock uncertainty           -0.035    13.117    
    SLICE_X0Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.825    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.379ns (25.591%)  route 1.102ns (74.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.568     5.179    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.379     5.558 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.102     6.660    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y145         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.461    12.896    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X0Y145         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[29]/C
                         clock pessimism              0.256    13.152    
                         clock uncertainty           -0.035    13.117    
    SLICE_X0Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.825    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[31]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.379ns (25.591%)  route 1.102ns (74.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.568     5.179    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.379     5.558 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.102     6.660    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X0Y145         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.461    12.896    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X0Y145         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[31]/C
                         clock pessimism              0.256    13.152    
                         clock uncertainty           -0.035    13.117    
    SLICE_X0Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.825    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rx_clk rise@8.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.379ns (25.655%)  route 1.098ns (74.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.530    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.611 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.568     5.179    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.379     5.558 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.098     6.656    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X1Y145         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         1.364     9.364 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.994    11.358    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.435 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.461    12.896    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X1Y145         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]/C
                         clock pessimism              0.256    13.152    
                         clock uncertainty           -0.035    13.117    
    SLICE_X1Y145         FDPE (Recov_fdpe_C_PRE)     -0.292    12.825    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  6.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.176%)  route 0.135ns (48.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.654     1.790    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.141     1.931 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.135     2.065    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y143         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.929     2.323    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y143         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[17]/C
                         clock pessimism             -0.516     1.807    
    SLICE_X3Y143         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.176%)  route 0.135ns (48.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.654     1.790    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.141     1.931 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.135     2.065    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y143         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.929     2.323    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y143         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]/C
                         clock pessimism             -0.516     1.807    
    SLICE_X3Y143         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.176%)  route 0.135ns (48.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.654     1.790    mac_test3/mac_top0/mac_tx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y142         FDPE                                         r  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDPE (Prop_fdpe_C_Q)         0.141     1.931 f  mac_test3/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.135     2.065    mac_test3/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X3Y143         FDPE                                         f  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.929     2.323    mac_test3/mac_top0/mac_tx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X3Y143         FDPE                                         r  mac_test3/mac_top0/mac_tx0/c0/Crc_reg[9]/C
                         clock pessimism             -0.516     1.807    
    SLICE_X3Y143         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    mac_test3/mac_top0/mac_tx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.005%)  route 0.129ns (43.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.621     1.757    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.129     2.050    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X21Y112        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.892     2.286    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X21Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.516     1.770    
    SLICE_X21Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.005%)  route 0.129ns (43.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.621     1.757    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.129     2.050    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X21Y112        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.892     2.286    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X21Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.516     1.770    
    SLICE_X21Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.005%)  route 0.129ns (43.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.621     1.757    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.129     2.050    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X21Y112        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.892     2.286    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X21Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.516     1.770    
    SLICE_X21Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     1.675    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.407%)  route 0.205ns (55.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.621     1.757    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.126    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X22Y111        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.894     2.288    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X22Y111        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.492     1.796    
    SLICE_X22Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     1.725    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.407%)  route 0.205ns (55.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.621     1.757    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.126    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X22Y111        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.894     2.288    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X22Y111        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.492     1.796    
    SLICE_X22Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     1.725    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.407%)  route 0.205ns (55.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.621     1.757    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.126    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X22Y111        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.894     2.288    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X22Y111        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism             -0.492     1.796    
    SLICE_X22Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     1.725    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test3/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
                            (removal check against rising-edge clock e3_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rx_clk rise@0.000ns - e3_rx_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.407%)  route 0.205ns (55.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.110    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.136 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.621     1.757    mac_test3/mac_top0/mac_rx0/mac0/e3_gtxc_OBUF_BUFG
    SLICE_X20Y112        FDPE                                         r  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDPE (Prop_fdpe_C_Q)         0.164     1.921 f  mac_test3/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     2.126    mac_test3/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X22Y111        FDPE                                         f  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rx_clk rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  e3_rxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rxc
    V13                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  e3_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.366    e3_gtxc_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.395 r  e3_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.894     2.288    mac_test3/mac_top0/mac_rx0/c0/e3_gtxc_OBUF_BUFG
    SLICE_X22Y111        FDPE                                         r  mac_test3/mac_top0/mac_rx0/c0/Crc_reg[4]/C
                         clock pessimism             -0.492     1.796    
    SLICE_X22Y111        FDPE (Remov_fdpe_C_PRE)     -0.071     1.725    mac_test3/mac_top0/mac_rx0/c0/Crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e4_rx_clk
  To Clock:  e4_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.348ns (21.469%)  route 1.273ns (78.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 12.474 - 8.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.388     4.749    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X69Y154        FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDPE (Prop_fdpe_C_Q)         0.348     5.097 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.273     6.370    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X70Y157        FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.276    12.474    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X70Y157        FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]/C
                         clock pessimism              0.229    12.703    
                         clock uncertainty           -0.035    12.668    
    SLICE_X70Y157        FDPE (Recov_fdpe_C_PRE)     -0.429    12.239    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.348ns (21.469%)  route 1.273ns (78.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 12.474 - 8.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.388     4.749    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X69Y154        FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDPE (Prop_fdpe_C_Q)         0.348     5.097 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.273     6.370    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X71Y157        FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.276    12.474    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y157        FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[8]/C
                         clock pessimism              0.229    12.703    
                         clock uncertainty           -0.035    12.668    
    SLICE_X71Y157        FDPE (Recov_fdpe_C_PRE)     -0.429    12.239    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.433ns (24.942%)  route 1.303ns (75.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.751    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.433     5.184 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.303     6.487    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X73Y128        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.278    12.476    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X73Y128        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]/C
                         clock pessimism              0.229    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X73Y128        FDPE (Recov_fdpe_C_PRE)     -0.292    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.433ns (24.942%)  route 1.303ns (75.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.751    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.433     5.184 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.303     6.487    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X72Y128        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.278    12.476    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y128        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]/C
                         clock pessimism              0.229    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X72Y128        FDPE (Recov_fdpe_C_PRE)     -0.292    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[1]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.433ns (24.942%)  route 1.303ns (75.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.751    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.433     5.184 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.303     6.487    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X72Y128        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.278    12.476    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y128        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[1]/C
                         clock pessimism              0.229    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X72Y128        FDPE (Recov_fdpe_C_PRE)     -0.292    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.433ns (24.942%)  route 1.303ns (75.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.751    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.433     5.184 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.303     6.487    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X72Y128        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.278    12.476    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y128        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]/C
                         clock pessimism              0.229    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X72Y128        FDPE (Recov_fdpe_C_PRE)     -0.292    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.433ns (24.942%)  route 1.303ns (75.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.751    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.433     5.184 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.303     6.487    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X73Y128        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.278    12.476    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X73Y128        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[3]/C
                         clock pessimism              0.229    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X73Y128        FDPE (Recov_fdpe_C_PRE)     -0.292    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.433ns (24.942%)  route 1.303ns (75.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.751    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.433     5.184 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.303     6.487    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X73Y128        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.278    12.476    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X73Y128        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[5]/C
                         clock pessimism              0.229    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X73Y128        FDPE (Recov_fdpe_C_PRE)     -0.292    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.433ns (24.942%)  route 1.303ns (75.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.390     4.751    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.433     5.184 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.303     6.487    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X72Y128        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.278    12.476    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y128        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]/C
                         clock pessimism              0.229    12.705    
                         clock uncertainty           -0.035    12.669    
    SLICE_X72Y128        FDPE (Recov_fdpe_C_PRE)     -0.292    12.377    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
                            (recovery check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rx_clk rise@8.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.348ns (23.061%)  route 1.161ns (76.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 12.474 - 8.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.388     4.749    mac_test4/mac_top0/mac_tx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X69Y154        FDPE                                         r  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDPE (Prop_fdpe_C_Q)         0.348     5.097 f  mac_test4/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          1.161     6.258    mac_test4/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X71Y156        FDPE                                         f  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.734    11.121    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.198 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        1.276    12.474    mac_test4/mac_top0/mac_tx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y156        FDPE                                         r  mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]/C
                         clock pessimism              0.229    12.703    
                         clock uncertainty           -0.035    12.668    
    SLICE_X71Y156        FDPE (Recov_fdpe_C_PRE)     -0.429    12.239    mac_test4/mac_top0/mac_tx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  5.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.382%)  route 0.197ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.937    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X73Y130        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.838     2.094    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X73Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.485     1.609    
    SLICE_X73Y130        FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.382%)  route 0.197ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.937    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X73Y130        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.838     2.094    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X73Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[2]/C
                         clock pessimism             -0.485     1.609    
    SLICE_X73Y130        FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.382%)  route 0.197ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.937    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X73Y130        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.838     2.094    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X73Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]/C
                         clock pessimism             -0.485     1.609    
    SLICE_X73Y130        FDPE (Remov_fdpe_C_PRE)     -0.095     1.514    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.201     1.940    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X71Y131        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.839     2.095    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y131        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.485     1.610    
    SLICE_X71Y131        FDPE (Remov_fdpe_C_PRE)     -0.095     1.515    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.201     1.940    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X71Y131        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.839     2.095    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y131        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.485     1.610    
    SLICE_X71Y131        FDPE (Remov_fdpe_C_PRE)     -0.095     1.515    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.201     1.940    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X71Y131        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.839     2.095    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y131        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.485     1.610    
    SLICE_X71Y131        FDPE (Remov_fdpe_C_PRE)     -0.095     1.515    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.201     1.940    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X71Y131        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.839     2.095    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X71Y131        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]/C
                         clock pessimism             -0.485     1.610    
    SLICE_X71Y131        FDPE (Remov_fdpe_C_PRE)     -0.095     1.515    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.759%)  route 0.259ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.259     1.998    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X72Y131        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.839     2.095    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y131        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.485     1.610    
    SLICE_X72Y131        FDPE (Remov_fdpe_C_PRE)     -0.071     1.539    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.759%)  route 0.259ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.259     1.998    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X72Y131        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.839     2.095    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y131        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]/C
                         clock pessimism             -0.485     1.610    
    SLICE_X72Y131        FDPE (Remov_fdpe_C_PRE)     -0.071     1.539    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mac_test4/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
                            (removal check against rising-edge clock e4_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rx_clk rise@0.000ns - e4_rx_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.759%)  route 0.259ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.570     1.575    mac_test4/mac_top0/mac_rx0/mac0/e4_gtxc_OBUF_BUFG
    SLICE_X68Y130        FDPE                                         r  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDPE (Prop_fdpe_C_Q)         0.164     1.739 f  mac_test4/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.259     1.998    mac_test4/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X72Y131        FDPE                                         f  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rx_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  e4_rxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rxc
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  e4_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    e4_gtxc_OBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  e4_gtxc_OBUF_BUFG_inst/O
                         net (fo=2058, routed)        0.839     2.095    mac_test4/mac_top0/mac_rx0/c0/e4_gtxc_OBUF_BUFG
    SLICE_X72Y131        FDPE                                         r  mac_test4/mac_top0/mac_rx0/c0/Crc_reg[18]/C
                         clock pessimism             -0.485     1.610    
    SLICE_X72Y131        FDPE (Remov_fdpe_C_PRE)     -0.071     1.539    mac_test4/mac_top0/mac_rx0/c0/Crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.459    





