 Timing Path to B_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                   Rise  0.2000  0.0000 0.0000             0.904711 0.699202 1.60391           1       100      c             | 
|    CLOCK_slh__c41/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c41/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.225872 0.699202 0.925074          1       100                    | 
|    CLOCK_slh__c179/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c179/Z CLKBUF_X1 Rise  0.2490  0.0260 0.0070             0.483825 0.699202 1.18303           1       100                    | 
|    CLOCK_slh__c180/A CLKBUF_X1 Rise  0.2480 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c180/Z CLKBUF_X1 Rise  0.2770  0.0290 0.0080             0.808574 1.06234  1.87092           1       100                    | 
|    B_reg[7]/D        DFF_X1    Rise  0.2760 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[7]/CK                 DFF_X1    Rise  0.2130 0.0130 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0210 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to B_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                   Rise  0.2000 0.0000 0.0000 0.375975 0.699202 1.07518           1       100      c             | 
|    CLOCK_slh__c47/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c47/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.135153 0.699202 0.834355          1       100                    | 
|    CLOCK_slh__c223/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c223/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.148467 0.699202 0.847669          1       100                    | 
|    CLOCK_slh__c224/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c224/Z CLKBUF_X1 Rise  0.2740 0.0260 0.0070 0.269277 1.06234  1.33162           1       100                    | 
|    B_reg[5]/D        DFF_X1    Rise  0.2740 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[5]/CK                 DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to B_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                   Rise  0.2000 0.0000 0.0000 0.284259 0.699202 0.983461          1       100      c             | 
|    CLOCK_slh__c63/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c63/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.132164 0.699202 0.831366          1       100                    | 
|    CLOCK_slh__c195/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c195/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.152021 0.699202 0.851223          1       100                    | 
|    CLOCK_slh__c196/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c196/Z CLKBUF_X1 Rise  0.2740 0.0260 0.0070 0.257865 1.06234  1.32021           1       100                    | 
|    B_reg[9]/D        DFF_X1    Rise  0.2740 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[9]/CK                 DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to B_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                   Rise  0.2000 0.0000 0.0000 0.311819 0.699202 1.01102           1       100      c             | 
|    CLOCK_slh__c53/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c53/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.29563  0.699202 0.994832          1       100                    | 
|    CLOCK_slh__c207/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c207/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.200629 0.699202 0.899831          1       100                    | 
|    CLOCK_slh__c208/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c208/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0080 0.410078 1.06234  1.47242           1       100                    | 
|    B_reg[1]/D        DFF_X1    Rise  0.2750 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[1]/CK                 DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to B_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                  Rise  0.2000 0.0000 0.0000 0.741616   0.699202 1.44082           1       100      c             | 
|    CLOCK_slh__c31/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    CLOCK_slh__c31/Z  CLKBUF_X1 Rise  0.2220 0.0220 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c203/A CLKBUF_X1 Rise  0.2220 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c203/Z CLKBUF_X1 Rise  0.2470 0.0250 0.0060 0.169234   0.699202 0.868436          1       100                    | 
|    CLOCK_slh__c204/A CLKBUF_X1 Rise  0.2470 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c204/Z CLKBUF_X1 Rise  0.2750 0.0280 0.0080 0.657944   1.06234  1.72029           1       100                    | 
|    B_reg[14]/D       DFF_X1    Rise  0.2750 0.0000 0.0080            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[14]/CK                DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to B_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                  Rise  0.2000 0.0000 0.0000 0.357901 0.699202 1.0571            1       100      c             | 
|    CLOCK_slh__c43/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c43/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.226125 0.699202 0.925327          1       100                    | 
|    CLOCK_slh__c215/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c215/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.194864 0.699202 0.894066          1       100                    | 
|    CLOCK_slh__c216/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c216/Z CLKBUF_X1 Rise  0.2760 0.0280 0.0080 0.824165 1.06234  1.88651           1       100                    | 
|    B_reg[12]/D       DFF_X1    Rise  0.2760 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[12]/CK                DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to B_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                  Rise  0.2000 0.0000 0.0000 0.279234 0.699202 0.978436          1       100      c             | 
|    CLOCK_slh__c59/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c59/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.190192 0.699202 0.889394          1       100                    | 
|    CLOCK_slh__c191/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c191/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0070 0.234445 0.699202 0.933647          1       100                    | 
|    CLOCK_slh__c192/A CLKBUF_X1 Rise  0.2480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c192/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0070 0.287718 1.06234  1.35006           1       100                    | 
|    B_reg[21]/D       DFF_X1    Rise  0.2750 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[21]/CK                DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                  Rise  0.2000 0.0000 0.0000 0.373513 0.699202 1.07272           1       100      c             | 
|    CLOCK_slh__c61/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c61/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.135842 0.699202 0.835044          1       100                    | 
|    CLOCK_slh__c187/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c187/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.150135 0.699202 0.849337          1       100                    | 
|    CLOCK_slh__c188/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c188/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0070 0.2866   1.06234  1.34894           1       100                    | 
|    B_reg[29]/D       DFF_X1    Rise  0.2750 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[29]/CK                DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                   Rise  0.2000 0.0000 0.0000 0.377096 0.699202 1.0763            1       100      c             | 
|    CLOCK_slh__c39/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c39/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.298749 0.699202 0.997952          1       100                    | 
|    CLOCK_slh__c167/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c167/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.222244 0.699202 0.921446          1       100                    | 
|    CLOCK_slh__c168/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c168/Z CLKBUF_X1 Rise  0.2760 0.0270 0.0080 0.4287   1.06234  1.49104           1       100                    | 
|    B_reg[4]/D        DFF_X1    Rise  0.2760 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[4]/CK                 DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                   Rise  0.2000 0.0000 0.0000 0.373295 0.699202 1.0725            1       100      c             | 
|    CLOCK_slh__c35/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c35/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.138769 0.699202 0.837971          1       100                    | 
|    CLOCK_slh__c163/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c163/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.168652 0.699202 0.867854          1       100                    | 
|    CLOCK_slh__c164/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c164/Z CLKBUF_X1 Rise  0.2760 0.0280 0.0080 0.588928 1.06234  1.65127           1       100                    | 
|    B_reg[6]/D        DFF_X1    Rise  0.2760 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[6]/CK                 DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                  Rise  0.2000 0.0000 0.0000 0.19104  0.699202 0.890242          1       100      c             | 
|    CLOCK_slh__c33/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c33/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.375481 0.699202 1.07468           1       100                    | 
|    CLOCK_slh__c159/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c159/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.179024 0.699202 0.878226          1       100                    | 
|    CLOCK_slh__c160/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c160/Z CLKBUF_X1 Rise  0.2760 0.0280 0.0080 0.581935 1.06234  1.64428           1       100                    | 
|    B_reg[22]/D       DFF_X1    Rise  0.2760 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[22]/CK                DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                  Rise  0.2000 0.0000 0.0000 0.422713 0.699202 1.12191           1       100      c             | 
|    CLOCK_slh__c37/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c37/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.408308 0.699202 1.10751           1       100                    | 
|    CLOCK_slh__c147/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c147/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.459616 0.699202 1.15882           1       100                    | 
|    CLOCK_slh__c148/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c148/Z CLKBUF_X1 Rise  0.2760 0.0270 0.0070 0.254579 1.06234  1.31692           1       100                    | 
|    B_reg[30]/D       DFF_X1    Rise  0.2760 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[30]/CK                DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                  Rise  0.2000 0.0000 0.0000 0.41009  0.699202 1.10929           1       100      c             | 
|    CLOCK_slh__c89/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c89/Z  CLKBUF_X1 Rise  0.2240 0.0240 0.0070 0.511036 0.699202 1.21024           1       100                    | 
|    CLOCK_slh__c239/A CLKBUF_X1 Rise  0.2240 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c239/Z CLKBUF_X1 Rise  0.2500 0.0260 0.0070 0.279712 0.699202 0.978914          1       100                    | 
|    CLOCK_slh__c240/A CLKBUF_X1 Rise  0.2500 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c240/Z CLKBUF_X1 Rise  0.2770 0.0270 0.0070 0.306855 1.06234  1.3692            1       100                    | 
|    B_reg[26]/D       DFF_X1    Rise  0.2770 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[26]/CK                DFF_X1    Rise  0.2130 0.0130 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                  Rise  0.2000 0.0000 0.0000 0.548252 0.699202 1.24745           1       100      c             | 
|    CLOCK_slh__c75/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c75/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.261454 0.699202 0.960656          1       100                    | 
|    CLOCK_slh__c247/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c247/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.431844 0.699202 1.13105           1       100                    | 
|    CLOCK_slh__c248/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c248/Z CLKBUF_X1 Rise  0.2780 0.0290 0.0090 0.938645 1.06234  2.00099           1       100                    | 
|    B_reg[27]/D       DFF_X1    Rise  0.2780 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[27]/CK                DFF_X1    Rise  0.2130 0.0130 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0210 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                  Rise  0.2000  0.0000 0.0000             0.620409 0.699202 1.31961           1       100      c             | 
|    CLOCK_slh__c83/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c83/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.52604  0.699202 1.22524           1       100                    | 
|    CLOCK_slh__c251/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c251/Z CLKBUF_X1 Rise  0.2510  0.0270 0.0070             0.667414 0.699202 1.36662           1       100                    | 
|    CLOCK_slh__c252/A CLKBUF_X1 Rise  0.2500 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c252/Z CLKBUF_X1 Rise  0.2790  0.0290 0.0080             0.837672 1.06234  1.90001           1       100                    | 
|    B_reg[15]/D       DFF_X1    Rise  0.2790  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[15]/CK                DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0210 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                  Rise  0.2000 0.0000 0.0000 0.807249 0.699202 1.50645           1       100      c             | 
|    CLOCK_slh__c21/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c21/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.248803 0.699202 0.948005          1       100                    | 
|    CLOCK_slh__c151/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c151/Z CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.726895 0.699202 1.4261            1       100                    | 
|    CLOCK_slh__c152/A CLKBUF_X1 Rise  0.2500 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c152/Z CLKBUF_X1 Rise  0.2790 0.0290 0.0090 1.00075  1.06234  2.06309           1       100                    | 
|    B_reg[17]/D       DFF_X1    Rise  0.2790 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[17]/CK                DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0210 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0440        | 
--------------------------------------------------------------


 Timing Path to B_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                  Rise  0.2000 0.0000 0.0000 0.458614 0.699202 1.15782           1       100      c             | 
|    CLOCK_slh__c55/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c55/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.231312 0.699202 0.930514          1       100                    | 
|    CLOCK_slh__c171/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c171/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.278971 0.699202 0.978173          1       100                    | 
|    CLOCK_slh__c172/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c172/Z CLKBUF_X1 Rise  0.2760 0.0270 0.0070 0.285217 1.06234  1.34756           1       100                    | 
|    B_reg[24]/D       DFF_X1    Rise  0.2760 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[24]/CK                DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to B_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                  Rise  0.2000 0.0000 0.0000 0.409954 0.699202 1.10916           1       100      c             | 
|    CLOCK_slh__c51/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c51/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.193241 0.699202 0.892443          1       100                    | 
|    CLOCK_slh__c211/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c211/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0070 0.306581 0.699202 1.00578           1       100                    | 
|    CLOCK_slh__c212/A CLKBUF_X1 Rise  0.2480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c212/Z CLKBUF_X1 Rise  0.2780 0.0300 0.0090 1.15239  1.06234  2.21473           1       100                    | 
|    B_reg[10]/D       DFF_X1    Rise  0.2780 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[10]/CK                DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to B_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                  Rise  0.2000  0.0000 0.0000             0.978759 0.699202 1.67796           1       100      c             | 
|    CLOCK_slh__c29/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c29/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.445756 0.699202 1.14496           1       100                    | 
|    CLOCK_slh__c175/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c175/Z CLKBUF_X1 Rise  0.2520  0.0280 0.0080             0.966063 0.699202 1.66527           1       100                    | 
|    CLOCK_slh__c176/A CLKBUF_X1 Rise  0.2520  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c176/Z CLKBUF_X1 Rise  0.2810  0.0290 0.0090             0.926059 1.06234  1.9884            1       100                    | 
|    B_reg[19]/D       DFF_X1    Rise  0.2800 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[19]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[19]/CK                DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0210 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to B_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                  Rise  0.2000 0.0000 0.0000 0.67952  0.699202 1.37872           1       100      c             | 
|    CLOCK_slh__c57/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c57/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.282962 0.699202 0.982164          1       100                    | 
|    CLOCK_slh__c227/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c227/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.235661 0.699202 0.934863          1       100                    | 
|    CLOCK_slh__c228/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c228/Z CLKBUF_X1 Rise  0.2770 0.0280 0.0080 0.598115 1.06234  1.66046           1       100                    | 
|    B_reg[13]/D       DFF_X1    Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[13]/CK                DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to B_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                   Rise  0.2000  0.0000 0.0000             0.422515 0.699202 1.12172           1       100      c             | 
|    CLOCK_slh__c73/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c73/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.459039 0.699202 1.15824           1       100                    | 
|    CLOCK_slh__c263/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c263/Z CLKBUF_X1 Rise  0.2500  0.0260 0.0070             0.240464 0.699202 0.939666          1       100                    | 
|    CLOCK_slh__c264/A CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c264/Z CLKBUF_X1 Rise  0.2790  0.0290 0.0090             0.929406 1.06234  1.99175           1       100                    | 
|    B_reg[8]/D        DFF_X1    Rise  0.2780 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[8]/CK                 DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0210 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to B_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                  Rise  0.2000  0.0000 0.0000             2.3239   0.699202 3.02311           1       100      c             | 
|    CLOCK_slh__c49/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c49/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0060             0.186224 0.699202 0.885427          1       100                    | 
|    CLOCK_slh__c183/A CLKBUF_X1 Rise  0.2230  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c183/Z CLKBUF_X1 Rise  0.2480  0.0250 0.0070             0.291106 0.699202 0.990308          1       100                    | 
|    CLOCK_slh__c184/A CLKBUF_X1 Rise  0.2480  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c184/Z CLKBUF_X1 Rise  0.2800  0.0320 0.0110             2.16276  1.06234  3.2251            1       100                    | 
|    B_reg[11]/D       DFF_X1    Rise  0.2790 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[11]/CK                DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to A_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                   Rise  0.2000  0.0000 0.0000             2.85349  0.699202 3.55269           1       100      c             | 
|    CLOCK_slh__c67/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c67/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.402103 0.699202 1.10131           1       100                    | 
|    CLOCK_slh__c255/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c255/Z CLKBUF_X1 Rise  0.2510  0.0280 0.0080             0.907028 0.699202 1.60623           1       100                    | 
|    CLOCK_slh__c256/A CLKBUF_X1 Rise  0.2510  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c256/Z CLKBUF_X1 Rise  0.2830  0.0320 0.0110             1.98083  1.06234  3.04317           1       100                    | 
|    A_reg[7]/D        DFF_X1    Rise  0.2800 -0.0030 0.0110    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
|    A_reg[7]/CK                 DFF_X1    Rise  0.2130 0.0130 0.1200    0.0030            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0210 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to A_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                   Rise  0.2000  0.0000 0.0000             5.23214  0.699202 5.93134           1       100      c             | 
|    CLOCK_slh__c23/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c23/Z  CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.56678  0.699202 2.26598           1       100                    | 
|    CLOCK_slh__c199/A CLKBUF_X1 Rise  0.2250 -0.0020 0.0090    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c199/Z CLKBUF_X1 Rise  0.2520  0.0270 0.0070             0.428861 0.699202 1.12806           1       100                    | 
|    CLOCK_slh__c200/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c200/Z CLKBUF_X1 Rise  0.2810  0.0290 0.0080             0.8564   1.06234  1.91874           1       100                    | 
|    A_reg[0]/D        DFF_X1    Rise  0.2810  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    A_reg[0]/CK                 DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0210 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2810        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0460        | 
--------------------------------------------------------------


 Timing Path to B_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                  Rise  0.2000 0.0000 0.0000 0.219962 0.699202 0.919164          1       100      c             | 
|    CLOCK_slh__c85/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c85/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.297856 0.699202 0.997058          1       100                    | 
|    CLOCK_slh__c235/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c235/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.274907 0.699202 0.974109          1       100                    | 
|    CLOCK_slh__c236/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c236/Z CLKBUF_X1 Rise  0.2780 0.0290 0.0080 0.768608 1.06234  1.83095           1       100                    | 
|    B_reg[20]/D       DFF_X1    Rise  0.2780 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[20]/CK                DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to B_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                  Rise  0.2000 0.0000 0.0000 0.359534 0.699202 1.05874           1       100      c             | 
|    CLOCK_slh__c91/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c91/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.266853 0.699202 0.966055          1       100                    | 
|    CLOCK_slh__c231/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c231/Z CLKBUF_X1 Rise  0.2510 0.0280 0.0080 0.879502 0.699202 1.5787            1       100                    | 
|    CLOCK_slh__c232/A CLKBUF_X1 Rise  0.2510 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c232/Z CLKBUF_X1 Rise  0.2780 0.0270 0.0070 0.226924 1.06234  1.28927           1       100                    | 
|    B_reg[28]/D       DFF_X1    Rise  0.2780 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[28]/CK                DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0200 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to B_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                  Rise  0.2000  0.0000 0.0000             0.916124 0.699202 1.61533           1       100      c             | 
|    CLOCK_slh__c27/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c27/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.717247 0.699202 1.41645           1       100                    | 
|    CLOCK_slh__c155/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c155/Z CLKBUF_X1 Rise  0.2530  0.0290 0.0090             1.31055  0.699202 2.00976           1       100                    | 
|    CLOCK_slh__c156/A CLKBUF_X1 Rise  0.2510 -0.0020 0.0090    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c156/Z CLKBUF_X1 Rise  0.2800  0.0290 0.0080             0.541142 1.06234  1.60348           1       100                    | 
|    B_reg[18]/D       DFF_X1    Rise  0.2800  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[18]/CK                DFF_X1    Rise  0.2130 0.0130 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0200 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to B_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                  Rise  0.2000  0.0000 0.0000             8.38708  0.699202 9.08628           1       100      c             | 
|    CLOCK_slh__c87/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c87/Z  CLKBUF_X1 Rise  0.2230  0.0230 0.0060             0.138963 0.699202 0.838165          1       100                    | 
|    CLOCK_slh__c295/A CLKBUF_X1 Rise  0.2230  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c295/Z CLKBUF_X1 Rise  0.2500  0.0270 0.0080             0.815919 0.699202 1.51512           1       100                    | 
|    CLOCK_slh__c296/A CLKBUF_X1 Rise  0.2490 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c296/Z CLKBUF_X1 Rise  0.2830  0.0340 0.0120             2.64104  1.06234  3.70338           1       100                    | 
|    B_reg[25]/D       DFF_X1    Rise  0.2820 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[25]/CK                DFF_X1    Rise  0.2130 0.0130 0.1200    0.0030            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0220 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0470        | 
--------------------------------------------------------------


 Timing Path to A_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                  Rise  0.2000 0.0000 0.0000 0.357625   0.699202 1.05683           1       100      c             | 
|    CLOCK_slh__c135/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    CLOCK_slh__c135/Z CLKBUF_X1 Rise  0.2220 0.0220 0.0060 0.11944    0.699202 0.818642          1       100                    | 
|    CLOCK_slh__c303/A CLKBUF_X1 Rise  0.2220 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c303/Z CLKBUF_X1 Rise  0.2460 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c304/A CLKBUF_X1 Rise  0.2460 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c304/Z CLKBUF_X1 Rise  0.2730 0.0270 0.0080 0.523804   1.06234  1.58615           1       100                    | 
|    A_reg[25]/D       DFF_X1    Rise  0.2730 0.0000 0.0080            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[25]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to B_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                   Rise  0.2000 0.0000 0.0000 2.15896  0.699202 2.85816           1       100      c             | 
|    CLOCK_slh__c45/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c45/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.225081 0.699202 0.924284          1       100                    | 
|    CLOCK_slh__c219/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c219/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.338731 0.699202 1.03793           1       100                    | 
|    CLOCK_slh__c220/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c220/Z CLKBUF_X1 Rise  0.2810 0.0320 0.0110 1.96482  1.06234  3.02716           1       100                    | 
|    B_reg[3]/D        DFF_X1    Rise  0.2810 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[3]/CK                 DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.2810        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to A_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                  Rise  0.2000 0.0000 0.0000 0.53787  0.699202 1.23707           1       100      c             | 
|    CLOCK_slh__c111/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c111/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.167025 0.699202 0.866227          1       100                    | 
|    CLOCK_slh__c367/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c367/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.194248 0.699202 0.89345           1       100                    | 
|    CLOCK_slh__c368/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c368/Z CLKBUF_X1 Rise  0.2740 0.0260 0.0070 0.251941 1.06234  1.31428           1       100                    | 
|    A_reg[15]/D       DFF_X1    Rise  0.2740 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[15]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to A_reg[26]/D 
  
 Path Start Point : inputA[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                  Rise  0.2000 0.0000 0.0000 0.4214     0.699202 1.1206            1       100      c             | 
|    CLOCK_slh__c137/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    CLOCK_slh__c137/Z CLKBUF_X1 Rise  0.2220 0.0220 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c307/A CLKBUF_X1 Rise  0.2220 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c307/Z CLKBUF_X1 Rise  0.2470 0.0250 0.0060 0.149184   0.699202 0.848387          1       100                    | 
|    CLOCK_slh__c308/A CLKBUF_X1 Rise  0.2470 0.0000 0.0060            0.77983                                                   | 
|    CLOCK_slh__c308/Z CLKBUF_X1 Rise  0.2740 0.0270 0.0080 0.452572   1.06234  1.51491           1       100                    | 
|    A_reg[26]/D       DFF_X1    Rise  0.2740 0.0000 0.0080            1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[26]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2740        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to A_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                   Rise  0.2000  0.0000 0.0000             1.99307  0.699202 2.69228           1       100      c             | 
|    CLOCK_slh__c77/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c77/Z  CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.909965 0.699202 1.60917           1       100                    | 
|    CLOCK_slh__c279/A CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c279/Z CLKBUF_X1 Rise  0.2520  0.0270 0.0070             0.553273 0.699202 1.25248           1       100                    | 
|    CLOCK_slh__c280/A CLKBUF_X1 Rise  0.2510 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c280/Z CLKBUF_X1 Rise  0.2830  0.0320 0.0100             1.84382  1.06234  2.90616           1       100                    | 
|    A_reg[2]/D        DFF_X1    Rise  0.2830  0.0000 0.0100                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
|    A_reg[2]/CK                 DFF_X1    Rise  0.2130 0.0130 0.1200    0.0030            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0210 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to B_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                   Rise  0.2000  0.0000 0.0000             17.0693  0.699202 17.7685           1       100      c             | 
|    CLOCK_slh__c81/A  CLKBUF_X1 Rise  0.2020  0.0020 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c81/Z  CLKBUF_X1 Rise  0.2260  0.0240 0.0070             0.617947 0.699202 1.31715           1       100                    | 
|    CLOCK_slh__c299/A CLKBUF_X1 Rise  0.2240 -0.0020 0.0070    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c299/Z CLKBUF_X1 Rise  0.2510  0.0270 0.0070             0.563076 0.699202 1.26228           1       100                    | 
|    CLOCK_slh__c300/A CLKBUF_X1 Rise  0.2510  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c300/Z CLKBUF_X1 Rise  0.2850  0.0340 0.0120             2.70185  1.06234  3.76419           1       100                    | 
|    B_reg[0]/D        DFF_X1    Rise  0.2840 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[0]/CK                 DFF_X1    Rise  0.2130 0.0130 0.1200    0.0030            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0220 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.2840        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to A_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                  Rise  0.2000 0.0000 0.0000 0.672851 0.699202 1.37205           1       100      c             | 
|    CLOCK_slh__c107/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c107/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.143699 0.699202 0.842901          1       100                    | 
|    CLOCK_slh__c343/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c343/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0070 0.32179  0.699202 1.02099           1       100                    | 
|    CLOCK_slh__c344/A CLKBUF_X1 Rise  0.2480 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c344/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0080 0.375509 1.06234  1.43785           1       100                    | 
|    A_reg[13]/D       DFF_X1    Rise  0.2750 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[13]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to A_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                  Rise  0.2000 0.0000 0.0000 0.300845 0.699202 1.00005           1       100      c             | 
|    CLOCK_slh__c127/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c127/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.187742 0.699202 0.886944          1       100                    | 
|    CLOCK_slh__c315/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c315/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.20258  0.699202 0.901782          1       100                    | 
|    CLOCK_slh__c316/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c316/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0070 0.288368 1.06234  1.35071           1       100                    | 
|    A_reg[18]/D       DFF_X1    Rise  0.2750 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[18]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[18]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to A_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                  Rise  0.2000 0.0000 0.0000 0.162348 0.699202 0.86155           1       100      c             | 
|    CLOCK_slh__c131/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c131/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.28145  0.699202 0.980652          1       100                    | 
|    CLOCK_slh__c311/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c311/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.162291 0.699202 0.861493          1       100                    | 
|    CLOCK_slh__c312/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c312/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0080 0.369779 1.06234  1.43212           1       100                    | 
|    A_reg[20]/D       DFF_X1    Rise  0.2750 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[20]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to A_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                  Rise  0.2000 0.0000 0.0000 0.375281 0.699202 1.07448           1       100      c             | 
|    CLOCK_slh__c103/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c103/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.180591 0.699202 0.879793          1       100                    | 
|    CLOCK_slh__c363/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c363/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.191495 0.699202 0.890697          1       100                    | 
|    CLOCK_slh__c364/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c364/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0080 0.436509 1.06234  1.49885           1       100                    | 
|    A_reg[22]/D       DFF_X1    Rise  0.2750 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[22]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to A_reg[24]/D 
  
 Path Start Point : inputA[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                  Rise  0.2000 0.0000 0.0000 0.371396 0.699202 1.0706            1       100      c             | 
|    CLOCK_slh__c101/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c101/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.215558 0.699202 0.91476           1       100                    | 
|    CLOCK_slh__c351/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c351/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.162002 0.699202 0.861204          1       100                    | 
|    CLOCK_slh__c352/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c352/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0080 0.435114 1.06234  1.49746           1       100                    | 
|    A_reg[24]/D       DFF_X1    Rise  0.2750 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[24]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to A_reg[27]/D 
  
 Path Start Point : inputA[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                  Rise  0.2000 0.0000 0.0000 0.273172 0.699202 0.972374          1       100      c             | 
|    CLOCK_slh__c139/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c139/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.1359   0.699202 0.835102          1       100                    | 
|    CLOCK_slh__c319/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c319/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.163971 0.699202 0.863173          1       100                    | 
|    CLOCK_slh__c320/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c320/Z CLKBUF_X1 Rise  0.2750 0.0270 0.0080 0.400854 1.06234  1.4632            1       100                    | 
|    A_reg[27]/D       DFF_X1    Rise  0.2750 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[27]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to A_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                  Rise  0.2000 0.0000 0.0000 0.388132 0.699202 1.08733           1       100      c             | 
|    CLOCK_slh__c123/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c123/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.311406 0.699202 1.01061           1       100                    | 
|    CLOCK_slh__c327/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c327/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.238837 0.699202 0.938039          1       100                    | 
|    CLOCK_slh__c328/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c328/Z CLKBUF_X1 Rise  0.2760 0.0270 0.0070 0.243189 1.06234  1.30553           1       100                    | 
|    A_reg[16]/D       DFF_X1    Rise  0.2760 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[16]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to A_reg[23]/D 
  
 Path Start Point : inputA[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                  Rise  0.2000 0.0000 0.0000 0.364607 0.699202 1.06381           1       100      c             | 
|    CLOCK_slh__c99/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c99/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.235573 0.699202 0.934775          1       100                    | 
|    CLOCK_slh__c355/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c355/Z CLKBUF_X1 Rise  0.2480 0.0250 0.0060 0.160511 0.699202 0.859713          1       100                    | 
|    CLOCK_slh__c356/A CLKBUF_X1 Rise  0.2480 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c356/Z CLKBUF_X1 Rise  0.2760 0.0280 0.0080 0.650056 1.06234  1.7124            1       100                    | 
|    A_reg[23]/D       DFF_X1    Rise  0.2760 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[23]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to A_reg[28]/D 
  
 Path Start Point : inputA[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                  Rise  0.2000 0.0000 0.0000 0.636182 0.699202 1.33538           1       100      c             | 
|    CLOCK_slh__c97/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c97/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.151744 0.699202 0.850946          1       100                    | 
|    CLOCK_slh__c371/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c371/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.33924  0.699202 1.03844           1       100                    | 
|    CLOCK_slh__c372/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c372/Z CLKBUF_X1 Rise  0.2760 0.0270 0.0070 0.221591 1.06234  1.28393           1       100                    | 
|    A_reg[28]/D       DFF_X1    Rise  0.2760 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[28]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to mult/shiftingAmount_reg[1]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/shiftingAmount_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                  Rise  0.2000  0.0000 0.0000             25.0761  3.0399  28.116            3       100      c             | 
|    mult/start                             Rise  0.2000  0.0000                                                                                      | 
|    mult/CLOCK_slh__c157/A       CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                  | 
|    mult/CLOCK_slh__c157/Z       CLKBUF_X1 Rise  0.2860  0.0860 0.0670             22.4708  4.45985 26.9306           3       100                    | 
|    mult/i_0_68/A1               NOR2_X1   Rise  0.2730 -0.0130 0.0670    -0.0170           1.71447                                                  | 
|    mult/i_0_68/ZN               NOR2_X1   Fall  0.2810  0.0080 0.0110             0.236583 1.06234 1.29893           1       100                    | 
|    mult/shiftingAmount_reg[1]/D DFF_X1    Fall  0.2810  0.0000 0.0110                      1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/shiftingAmount_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130 0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120 21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560 28.3663  35.1372  63.5035           37      100      F    K        | 
|    mult/shiftingAmount_reg[1]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0110 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.2810        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to B_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                   Rise  0.2000 0.0000 0.0000 1.68912  0.699202 2.38832           1       100      c             | 
|    CLOCK_slh__c93/A  CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c93/Z  CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.403982 0.699202 1.10318           1       100                    | 
|    CLOCK_slh__c271/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c271/Z CLKBUF_X1 Rise  0.2520 0.0290 0.0080 1.21858  0.699202 1.91778           1       100                    | 
|    CLOCK_slh__c272/A CLKBUF_X1 Rise  0.2520 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c272/Z CLKBUF_X1 Rise  0.2830 0.0310 0.0100 1.38308  1.06234  2.44542           1       100                    | 
|    B_reg[2]/D        DFF_X1    Rise  0.2830 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[2]/CK                 DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0210 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to B_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                  Rise  0.2000  0.0000 0.0000             0.589727 0.699202 1.28893           1       100      c             | 
|    CLOCK_slh__c71/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c71/Z  CLKBUF_X1 Rise  0.2260  0.0260 0.0080             1.13806  0.699202 1.83726           1       100                    | 
|    CLOCK_slh__c259/A CLKBUF_X1 Rise  0.2250 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c259/Z CLKBUF_X1 Rise  0.2520  0.0270 0.0070             0.585799 0.699202 1.285             1       100                    | 
|    CLOCK_slh__c260/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c260/Z CLKBUF_X1 Rise  0.2830  0.0310 0.0100             1.67858  1.06234  2.74092           1       100                    | 
|    B_reg[23]/D       DFF_X1    Rise  0.2830  0.0000 0.0100                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[23]/CK                DFF_X1    Rise  0.2110 0.0110 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0210 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to A_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                  Rise  0.2000 0.0000 0.0000 0.50504  0.699202 1.20424           1       100      c             | 
|    CLOCK_slh__c133/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c133/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.163603 0.699202 0.862805          1       100                    | 
|    CLOCK_slh__c359/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c359/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.354586 0.699202 1.05379           1       100                    | 
|    CLOCK_slh__c360/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c360/Z CLKBUF_X1 Rise  0.2770 0.0280 0.0080 0.653201 1.06234  1.71554           1       100                    | 
|    A_reg[21]/D       DFF_X1    Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[21]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to A_reg[30]/D 
  
 Path Start Point : inputA[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                  Rise  0.2000 0.0000 0.0000 0.440767 0.699202 1.13997           1       100      c             | 
|    CLOCK_slh__c113/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c113/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.23609  0.699202 0.935292          1       100                    | 
|    CLOCK_slh__c331/A CLKBUF_X1 Rise  0.2230 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c331/Z CLKBUF_X1 Rise  0.2490 0.0260 0.0070 0.357415 0.699202 1.05662           1       100                    | 
|    CLOCK_slh__c332/A CLKBUF_X1 Rise  0.2490 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c332/Z CLKBUF_X1 Rise  0.2770 0.0280 0.0080 0.517439 1.06234  1.57978           1       100                    | 
|    A_reg[30]/D       DFF_X1    Rise  0.2770 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[30]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to A_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                   Rise  0.2000  0.0000 0.0000             12.8952  0.699202 13.5944           1       100      c             | 
|    CLOCK_slh__c25/A  CLKBUF_X1 Rise  0.2010  0.0010 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c25/Z  CLKBUF_X1 Rise  0.2260  0.0250 0.0080             0.859977 0.699202 1.55918           1       100                    | 
|    CLOCK_slh__c243/A CLKBUF_X1 Rise  0.2240 -0.0020 0.0080    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c243/Z CLKBUF_X1 Rise  0.2520  0.0280 0.0080             0.872665 0.699202 1.57187           1       100                    | 
|    CLOCK_slh__c244/A CLKBUF_X1 Rise  0.2520  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c244/Z CLKBUF_X1 Rise  0.2910  0.0390 0.0170             4.73946  1.06234  5.80181           1       100                    | 
|    A_reg[1]/D        DFF_X1    Rise  0.2890 -0.0020 0.0170    -0.0020           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    A_reg[1]/CK                 DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0230 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2890        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0520        | 
--------------------------------------------------------------


 Timing Path to A_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                  Rise  0.2000 0.0000 0.0000 0.860766 0.699202 1.55997           1       100      c             | 
|    CLOCK_slh__c119/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c119/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0060 0.136639 0.699202 0.835841          1       100                    | 
|    CLOCK_slh__c323/A CLKBUF_X1 Rise  0.2230 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c323/Z CLKBUF_X1 Rise  0.2500 0.0270 0.0070 0.639934 0.699202 1.33914           1       100                    | 
|    CLOCK_slh__c324/A CLKBUF_X1 Rise  0.2500 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c324/Z CLKBUF_X1 Rise  0.2780 0.0280 0.0080 0.467796 1.06234  1.53014           1       100                    | 
|    A_reg[12]/D       DFF_X1    Rise  0.2780 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[12]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2780        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to A_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                  Rise  0.2000  0.0000 0.0000             1.22862  0.699202 1.92783           1       100      c             | 
|    CLOCK_slh__c117/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c117/Z CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.716247 0.699202 1.41545           1       100                    | 
|    CLOCK_slh__c379/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c379/Z CLKBUF_X1 Rise  0.2500  0.0260 0.0070             0.284646 0.699202 0.983848          1       100                    | 
|    CLOCK_slh__c380/A CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c380/Z CLKBUF_X1 Rise  0.2820  0.0320 0.0110             2.02338  1.06234  3.08573           1       100                    | 
|    A_reg[11]/D       DFF_X1    Rise  0.2790 -0.0030 0.0110    -0.0030           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[11]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0210 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to A_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                  Rise  0.2000  0.0000 0.0000             1.27365  0.699202 1.97285           1       100      c             | 
|    CLOCK_slh__c121/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c121/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.294408 0.699202 0.99361           1       100                    | 
|    CLOCK_slh__c375/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c375/Z CLKBUF_X1 Rise  0.2490  0.0260 0.0070             0.331905 0.699202 1.03111           1       100                    | 
|    CLOCK_slh__c376/A CLKBUF_X1 Rise  0.2490  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c376/Z CLKBUF_X1 Rise  0.2800  0.0310 0.0100             1.62663  1.06234  2.68897           1       100                    | 
|    A_reg[14]/D       DFF_X1    Rise  0.2790 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[14]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0210 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to A_reg[29]/D 
  
 Path Start Point : inputA[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                  Rise  0.2000 0.0000 0.0000 0.392065 0.699202 1.09127           1       100      c             | 
|    CLOCK_slh__c141/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c141/Z CLKBUF_X1 Rise  0.2250 0.0250 0.0080 0.853096 0.699202 1.5523            1       100                    | 
|    CLOCK_slh__c339/A CLKBUF_X1 Rise  0.2250 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c339/Z CLKBUF_X1 Rise  0.2510 0.0260 0.0070 0.371549 0.699202 1.07075           1       100                    | 
|    CLOCK_slh__c340/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c340/Z CLKBUF_X1 Rise  0.2790 0.0280 0.0080 0.498839 1.06234  1.56118           1       100                    | 
|    A_reg[29]/D       DFF_X1    Rise  0.2790 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[29]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2790        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0540        | 
--------------------------------------------------------------


 Timing Path to A_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                  Rise  0.2000 0.0000 0.0000 0.316956 0.699202 1.01616           1       100      c             | 
|    CLOCK_slh__c115/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c115/Z CLKBUF_X1 Rise  0.2250 0.0250 0.0080 0.810764 0.699202 1.50997           1       100                    | 
|    CLOCK_slh__c335/A CLKBUF_X1 Rise  0.2250 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c335/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.498022 0.699202 1.19722           1       100                    | 
|    CLOCK_slh__c336/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c336/Z CLKBUF_X1 Rise  0.2800 0.0280 0.0080 0.524134 1.06234  1.58648           1       100                    | 
|    A_reg[31]/D       DFF_X1    Rise  0.2800 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[31]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2800        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to B_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                  Rise  0.2000  0.0000 0.0000             1.77466  0.699202 2.47386           1       100      c             | 
|    CLOCK_slh__c69/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c69/Z  CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.669908 0.699202 1.36911           1       100                    | 
|    CLOCK_slh__c275/A CLKBUF_X1 Rise  0.2240  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c275/Z CLKBUF_X1 Rise  0.2510  0.0270 0.0080             0.733171 0.699202 1.43237           1       100                    | 
|    CLOCK_slh__c276/A CLKBUF_X1 Rise  0.2500 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c276/Z CLKBUF_X1 Rise  0.2910  0.0410 0.0180             5.48298  1.06234  6.54532           1       100                    | 
|    B_reg[16]/D       DFF_X1    Rise  0.2910  0.0000 0.0180                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[16]/CK                DFF_X1    Rise  0.2130 0.0130 0.1200    0.0030            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0230 0.2360 | 
| data required time                        |  0.2360        | 
|                                           |                | 
| data arrival time                         |  0.2910        | 
| data required time                        | -0.2360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to A_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                   Rise  0.2000  0.0000 0.0000             6.08783  0.699202 6.78704           1       100      c             | 
|    CLOCK_slh__c65/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c65/Z  CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.46749  0.699202 2.1667            1       100                    | 
|    CLOCK_slh__c287/A CLKBUF_X1 Rise  0.2240 -0.0030 0.0090    -0.0030           0.77983                                                   | 
|    CLOCK_slh__c287/Z CLKBUF_X1 Rise  0.2510  0.0270 0.0070             0.49595  0.699202 1.19515           1       100                    | 
|    CLOCK_slh__c288/A CLKBUF_X1 Rise  0.2510  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c288/Z CLKBUF_X1 Rise  0.2930  0.0420 0.0190             6.07593  1.06234  7.13827           1       100                    | 
|    A_reg[3]/D        DFF_X1    Rise  0.2920 -0.0010 0.0190    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
|    A_reg[3]/CK                 DFF_X1    Rise  0.2130 0.0130 0.1200    0.0030            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0240 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.2920        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0550        | 
--------------------------------------------------------------


 Timing Path to A_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                  Rise  0.2000  0.0000 0.0000             3.28298  0.699202 3.98218           1       100      c             | 
|    CLOCK_slh__c125/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c125/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.270714 0.699202 0.969916          1       100                    | 
|    CLOCK_slh__c383/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c383/Z CLKBUF_X1 Rise  0.2500  0.0270 0.0070             0.505184 0.699202 1.20439           1       100                    | 
|    CLOCK_slh__c384/A CLKBUF_X1 Rise  0.2500  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c384/Z CLKBUF_X1 Rise  0.2830  0.0330 0.0110             2.20435  1.06234  3.26669           1       100                    | 
|    A_reg[17]/D       DFF_X1    Rise  0.2820 -0.0010 0.0110    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[17]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0210 0.2260 | 
| data required time                        |  0.2260        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to A_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                   Rise  0.2000  0.0000 0.0000             2.40088  0.699202 3.10008           1       100      c             | 
|    CLOCK_slh__c79/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c79/Z  CLKBUF_X1 Rise  0.2280  0.0280 0.0100             1.76902  0.699202 2.46822           1       100                    | 
|    CLOCK_slh__c291/A CLKBUF_X1 Rise  0.2270 -0.0010 0.0100    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c291/Z CLKBUF_X1 Rise  0.2590  0.0320 0.0100             1.73529  0.699202 2.43449           1       100                    | 
|    CLOCK_slh__c292/A CLKBUF_X1 Rise  0.2580 -0.0010 0.0100    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c292/Z CLKBUF_X1 Rise  0.2900  0.0320 0.0100             1.6196   1.06234  2.68195           1       100                    | 
|    A_reg[4]/D        DFF_X1    Rise  0.2900  0.0000 0.0100                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
|    A_reg[4]/CK                 DFF_X1    Rise  0.2130 0.0130 0.1200    0.0030            0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0210 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.2900        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to A_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                  Rise  0.2000 0.0000 0.0000 0.548644 0.699202 1.24785           1       100      c             | 
|    CLOCK_slh__c105/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c105/Z CLKBUF_X1 Rise  0.2250 0.0250 0.0080 0.885789 0.699202 1.58499           1       100                    | 
|    CLOCK_slh__c347/A CLKBUF_X1 Rise  0.2250 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c347/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0070 0.698632 0.699202 1.39783           1       100                    | 
|    CLOCK_slh__c348/A CLKBUF_X1 Rise  0.2530 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c348/Z CLKBUF_X1 Rise  0.2820 0.0290 0.0090 1.01555  1.06234  2.07789           1       100                    | 
|    A_reg[10]/D       DFF_X1    Rise  0.2820 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[10]/CK                DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to A_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                   Rise  0.2000 0.0000 0.0000             18.6754  0.699202 19.3746           1       100      c             | 
|    CLOCK_slh__c145/A CLKBUF_X1 Rise  0.2020 0.0020 0.0000    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c145/Z CLKBUF_X1 Rise  0.2270 0.0250 0.0080             0.813181 0.699202 1.51238           1       100                    | 
|    CLOCK_slh__c395/A CLKBUF_X1 Rise  0.2270 0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c395/Z CLKBUF_X1 Rise  0.2530 0.0260 0.0070             0.370492 0.699202 1.06969           1       100                    | 
|    CLOCK_slh__c396/A CLKBUF_X1 Rise  0.2530 0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c396/Z CLKBUF_X1 Rise  0.2880 0.0350 0.0130             3.17812  1.06234  4.24046           1       100                    | 
|    A_reg[9]/D        DFF_X1    Rise  0.2880 0.0000 0.0130                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[9]/CK                 DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0220 0.2270 | 
| data required time                        |  0.2270        | 
|                                           |                | 
| data arrival time                         |  0.2880        | 
| data required time                        | -0.2270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to B_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : B_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                  Rise  0.2000  0.0000 0.0000             6.97775  0.699202 7.67695           1       100      c             | 
|    CLOCK_slh__c95/A  CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c95/Z  CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.866508 0.699202 1.56571           1       100                    | 
|    CLOCK_slh__c283/A CLKBUF_X1 Rise  0.2250  0.0000 0.0080                      0.77983                                                   | 
|    CLOCK_slh__c283/Z CLKBUF_X1 Rise  0.2510  0.0260 0.0060             0.212514 0.699202 0.911716          1       100                    | 
|    CLOCK_slh__c284/A CLKBUF_X1 Rise  0.2510  0.0000 0.0060                      0.77983                                                   | 
|    CLOCK_slh__c284/Z CLKBUF_X1 Rise  0.3200  0.0690 0.0470             17.6356  1.06234  18.698            1       100                    | 
|    B_reg[31]/D       DFF_X1    Rise  0.3110 -0.0090 0.0470    -0.0120           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    B_reg[31]/CK                DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0330 0.2470 | 
| data required time                        |  0.2470        | 
|                                           |                | 
| data arrival time                         |  0.3110        | 
| data required time                        | -0.2470        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to mult/shiftingAmount_reg[5]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : mult/shiftingAmount_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                  Rise  0.2000  0.0000 0.0000             25.0761  3.0399  28.116            3       100      c             | 
|    mult/start                             Rise  0.2000  0.0000                                                                                      | 
|    mult/CLOCK_slh__c157/A       CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                  | 
|    mult/CLOCK_slh__c157/Z       CLKBUF_X1 Rise  0.2860  0.0860 0.0670             22.4708  4.45985 26.9306           3       100                    | 
|    mult/i_0_74/A                AOI221_X1 Rise  0.2730 -0.0130 0.0670    -0.0170           1.67753                                                  | 
|    mult/i_0_74/ZN               AOI221_X1 Fall  0.2940  0.0210 0.0090             1.23713  1.06234 2.29947           1       100                    | 
|    mult/shiftingAmount_reg[5]/D DFF_X1    Fall  0.2940  0.0000 0.0090                      1.06234                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/shiftingAmount_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130 0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120 21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2090 0.0720 0.0470 24.4143  30.3889  54.8032           32      100      F    K        | 
|    mult/shiftingAmount_reg[5]/CK     DFF_X1        Rise  0.2110 0.0020 0.0470          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0110 0.2220 | 
| data required time                        |  0.2220        | 
|                                           |                | 
| data arrival time                         |  0.2940        | 
| data required time                        | -0.2220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to A_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                   Rise  0.2000  0.0000 0.0000             17.0546  0.699202 17.7538           1       100      c             | 
|    CLOCK_slh__c19/A  CLKBUF_X1 Rise  0.2050  0.0050 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c19/Z  CLKBUF_X1 Rise  0.2280  0.0230 0.0070             0.35517  0.699202 1.05437           1       100                    | 
|    CLOCK_slh__c267/A CLKBUF_X1 Rise  0.2280  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c267/Z CLKBUF_X1 Rise  0.2540  0.0260 0.0070             0.367455 0.699202 1.06666           1       100                    | 
|    CLOCK_slh__c268/A CLKBUF_X1 Rise  0.2540  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c268/Z CLKBUF_X1 Rise  0.3260  0.0720 0.0500             18.8113  1.06234  19.8736           1       100                    | 
|    A_reg[5]/D        DFF_X1    Rise  0.3240 -0.0020 0.0500    -0.0060           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    A_reg[5]/CK                 DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2140 0.2140 | 
| library hold check                        |  0.0350 0.2490 | 
| data required time                        |  0.2490        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2490        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[63]/D 
  
 Path Start Point : mult/tempResult_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[63]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[63]/Q         DFF_X1        Rise  0.3100 0.1040 0.0130 0.776447 3.43051  4.20695           2       100      F             | 
|    mult/result_reg[63]/D             DFF_X1        Rise  0.3100 0.0000 0.0130          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[63]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[63]/CK       DFF_X1        Rise  0.2130 0.0160 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0220 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to A_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                   Rise  0.2000  0.0000 0.0000             20.6785  0.699202 21.3777           1       100      c             | 
|    CLOCK_slh__c143/A CLKBUF_X1 Rise  0.2030  0.0030 0.0000    -0.0020           0.77983                                                   | 
|    CLOCK_slh__c143/Z CLKBUF_X1 Rise  0.2260  0.0230 0.0070             0.364654 0.699202 1.06386           1       100                    | 
|    CLOCK_slh__c399/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c399/Z CLKBUF_X1 Rise  0.2530  0.0270 0.0070             0.60908  0.699202 1.30828           1       100                    | 
|    CLOCK_slh__c400/A CLKBUF_X1 Rise  0.2520 -0.0010 0.0070    -0.0010           0.77983                                                   | 
|    CLOCK_slh__c400/Z CLKBUF_X1 Rise  0.3110  0.0590 0.0350             12.9488  1.06234  14.0111           1       100                    | 
|    A_reg[8]/D        DFF_X1    Rise  0.3110  0.0000 0.0350    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[8]/CK                 DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0290 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.3110        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[20]/D 
  
 Path Start Point : mult/result_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[20]/CK       DFF_X1        Rise  0.1980 0.0070 0.0930          0.949653                                    F             | 
|    mult/result_reg[20]/Q        DFF_X1        Rise  0.3010 0.1030 0.0080 0.239147 1.06234  1.30149           1       100      F             | 
|    mult/result[20]                            Rise  0.3010 0.0000                                                                           | 
|    outResult_reg[20]/D          DFF_X1        Rise  0.3010 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[20]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3010        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[33]/D 
  
 Path Start Point : mult/result_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[33]/CK       DFF_X1        Rise  0.1980 0.0070 0.0930          0.949653                                    F             | 
|    mult/result_reg[33]/Q        DFF_X1        Rise  0.3010 0.1030 0.0080 0.154099 1.06234  1.21644           1       100      F             | 
|    mult/result[33]                            Rise  0.3010 0.0000                                                                           | 
|    outResult_reg[33]/D          DFF_X1        Rise  0.3010 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[33]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[33]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3010        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[31]/D 
  
 Path Start Point : mult/result_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[31]/CK       DFF_X1        Rise  0.1990 0.0080 0.0930          0.949653                                    F             | 
|    mult/result_reg[31]/Q        DFF_X1        Rise  0.3020 0.1030 0.0080 0.207269 1.06234  1.26961           1       100      F             | 
|    mult/result[31]                            Rise  0.3020 0.0000                                                                           | 
|    outResult_reg[31]/D          DFF_X1        Rise  0.3020 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[31]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3020        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[32]/D 
  
 Path Start Point : mult/result_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[32]/CK       DFF_X1        Rise  0.1990 0.0080 0.0930          0.949653                                    F             | 
|    mult/result_reg[32]/Q        DFF_X1        Rise  0.3020 0.1030 0.0080 0.172896 1.06234  1.23524           1       100      F             | 
|    mult/result[32]                            Rise  0.3020 0.0000                                                                           | 
|    outResult_reg[32]/D          DFF_X1        Rise  0.3020 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[32]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[32]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3020        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[3]/D 
  
 Path Start Point : mult/result_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[3]/CK        DFF_X1        Rise  0.2060 0.0150 0.0930          0.949653                                    F             | 
|    mult/result_reg[3]/Q         DFF_X1        Rise  0.3100 0.1040 0.0080 0.500171 1.06234  1.56251           1       100      F             | 
|    mult/result[3]                             Rise  0.3100 0.0000                                                                           | 
|    outResult_reg[3]/D           DFF_X1        Rise  0.3100 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[3]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[9]/D 
  
 Path Start Point : mult/result_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[9]/CK        DFF_X1        Rise  0.2060 0.0150 0.0930          0.949653                                    F             | 
|    mult/result_reg[9]/Q         DFF_X1        Rise  0.3100 0.1040 0.0090 0.689384 1.06234  1.75173           1       100      F             | 
|    mult/result[9]                             Rise  0.3100 0.0000                                                                           | 
|    outResult_reg[9]/D           DFF_X1        Rise  0.3100 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[9]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[11]/D 
  
 Path Start Point : mult/result_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[11]/CK       DFF_X1        Rise  0.2060 0.0150 0.0930          0.949653                                    F             | 
|    mult/result_reg[11]/Q        DFF_X1        Rise  0.3100 0.1040 0.0090 0.685821 1.06234  1.74816           1       100      F             | 
|    mult/result[11]                            Rise  0.3100 0.0000                                                                           | 
|    outResult_reg[11]/D          DFF_X1        Rise  0.3100 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[11]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[58]/D 
  
 Path Start Point : mult/tempResult_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[58]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[58]/Q         DFF_X1        Rise  0.3120 0.1060 0.0160 1.1848   4.12847  5.31327           3       100      F             | 
|    mult/result_reg[58]/D             DFF_X1        Rise  0.3120 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[58]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[58]/CK       DFF_X1        Rise  0.2130 0.0160 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0220 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[21]/D 
  
 Path Start Point : mult/result_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[21]/CK       DFF_X1        Rise  0.2000 0.0090 0.0930          0.949653                                    F             | 
|    mult/result_reg[21]/Q        DFF_X1        Rise  0.3030 0.1030 0.0080 0.24137  1.06234  1.30371           1       100      F             | 
|    mult/result[21]                            Rise  0.3030 0.0000                                                                           | 
|    outResult_reg[21]/D          DFF_X1        Rise  0.3030 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[21]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[1]/D 
  
 Path Start Point : mult/result_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[1]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[1]/Q         DFF_X1        Rise  0.3110 0.1040 0.0090 0.675224 1.06234  1.73757           1       100      F             | 
|    mult/result[1]                             Rise  0.3110 0.0000                                                                           | 
|    outResult_reg[1]/D           DFF_X1        Rise  0.3110 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[1]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3110        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[8]/D 
  
 Path Start Point : mult/result_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[8]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[8]/Q         DFF_X1        Rise  0.3110 0.1040 0.0090 0.633939 1.06234  1.69628           1       100      F             | 
|    mult/result[8]                             Rise  0.3110 0.0000                                                                           | 
|    outResult_reg[8]/D           DFF_X1        Rise  0.3110 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[8]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3110        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[12]/D 
  
 Path Start Point : mult/result_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[12]/CK       DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[12]/Q        DFF_X1        Rise  0.3110 0.1040 0.0090 0.663744 1.06234  1.72609           1       100      F             | 
|    mult/result[12]                            Rise  0.3110 0.0000                                                                           | 
|    outResult_reg[12]/D          DFF_X1        Rise  0.3110 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[12]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3110        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[61]/D 
  
 Path Start Point : mult/tempResult_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[61]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[61]/Q         DFF_X1        Rise  0.3130 0.1070 0.0160 1.73208  4.04509  5.77717           3       100      F             | 
|    mult/result_reg[61]/D             DFF_X1        Rise  0.3130 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[61]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[61]/CK       DFF_X1        Rise  0.2130 0.0160 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0220 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[26]/D 
  
 Path Start Point : mult/tempResult_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[26]/CK        DFF_X1        Rise  0.2040 0.0010 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[26]/Q         DFF_X1        Rise  0.3150 0.1110 0.0200 4.11352  3.52031  7.63382           3       100      F             | 
|    mult/result_reg[26]/D             DFF_X1        Rise  0.3150 0.0000 0.0200          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[26]/CK       DFF_X1        Rise  0.2130 0.0160 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0240 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[29]/D 
  
 Path Start Point : mult/result_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[29]/CK       DFF_X1        Rise  0.2010 0.0100 0.0930          0.949653                                    F             | 
|    mult/result_reg[29]/Q        DFF_X1        Rise  0.3040 0.1030 0.0080 0.206572 1.06234  1.26891           1       100      F             | 
|    mult/result[29]                            Rise  0.3040 0.0000                                                                           | 
|    outResult_reg[29]/D          DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[29]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[30]/D 
  
 Path Start Point : mult/result_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[30]/CK       DFF_X1        Rise  0.2000 0.0090 0.0930          0.949653                                    F             | 
|    mult/result_reg[30]/Q        DFF_X1        Rise  0.3040 0.1040 0.0080 0.384028 1.06234  1.44637           1       100      F             | 
|    mult/result[30]                            Rise  0.3040 0.0000                                                                           | 
|    outResult_reg[30]/D          DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[30]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[29]/D 
  
 Path Start Point : mult/tempResult_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[29]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[29]/Q         DFF_X1        Rise  0.3100 0.1050 0.0140 1.11116  3.52031  4.63147           3       100      F             | 
|    mult/result_reg[29]/D             DFF_X1        Rise  0.3100 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[29]/CK       DFF_X1        Rise  0.2090 0.0120 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0220 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.3100        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[7]/D 
  
 Path Start Point : mult/result_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[7]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[7]/Q         DFF_X1        Rise  0.3110 0.1040 0.0080 0.277108 1.06234  1.33945           1       100      F             | 
|    mult/result[7]                             Rise  0.3110 0.0000                                                                           | 
|    outResult_reg[7]/D           DFF_X1        Rise  0.3110 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[7]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0200 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.3110        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[2]/D 
  
 Path Start Point : mult/result_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[2]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[2]/Q         DFF_X1        Rise  0.3120 0.1050 0.0090 0.69463  1.06234  1.75697           1       100      F             | 
|    mult/result[2]                             Rise  0.3120 0.0000                                                                           | 
|    outResult_reg[2]/D           DFF_X1        Rise  0.3120 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[2]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[4]/D 
  
 Path Start Point : mult/result_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[4]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[4]/Q         DFF_X1        Rise  0.3120 0.1050 0.0090 0.713417 1.06234  1.77576           1       100      F             | 
|    mult/result[4]                             Rise  0.3120 0.0000                                                                           | 
|    outResult_reg[4]/D           DFF_X1        Rise  0.3120 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[4]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[5]/D 
  
 Path Start Point : mult/result_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[5]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[5]/Q         DFF_X1        Rise  0.3120 0.1050 0.0090 0.713329 1.06234  1.77567           1       100      F             | 
|    mult/result[5]                             Rise  0.3120 0.0000                                                                           | 
|    outResult_reg[5]/D           DFF_X1        Rise  0.3120 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[5]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[10]/D 
  
 Path Start Point : mult/result_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[10]/CK       DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[10]/Q        DFF_X1        Rise  0.3120 0.1050 0.0090 0.858328 1.06234  1.92067           1       100      F             | 
|    mult/result[10]                            Rise  0.3120 0.0000                                                                           | 
|    outResult_reg[10]/D          DFF_X1        Rise  0.3120 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[10]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[13]/D 
  
 Path Start Point : mult/result_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[13]/CK       DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[13]/Q        DFF_X1        Rise  0.3120 0.1050 0.0090 0.917827 1.06234  1.98017           1       100      F             | 
|    mult/result[13]                            Rise  0.3120 0.0000                                                                           | 
|    outResult_reg[13]/D          DFF_X1        Rise  0.3120 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[13]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[42]/D 
  
 Path Start Point : mult/result_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[42]/CK       DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[42]/Q        DFF_X1        Rise  0.3120 0.1050 0.0090 1.05896  1.06234  2.1213            1       100      F             | 
|    mult/result[42]                            Rise  0.3120 0.0000                                                                           | 
|    outResult_reg[42]/D          DFF_X1        Rise  0.3120 0.0000 0.0090          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[42]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[42]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[51]/D 
  
 Path Start Point : mult/tempResult_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[51]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[51]/Q         DFF_X1        Rise  0.3140 0.1080 0.0170 2.60529  3.52031  6.1256            3       100      F             | 
|    mult/result_reg[51]/D             DFF_X1        Rise  0.3140 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[51]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[51]/CK       DFF_X1        Rise  0.2120 0.0150 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0230 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[54]/D 
  
 Path Start Point : mult/tempResult_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[54]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[54]/Q         DFF_X1        Rise  0.3140 0.1080 0.0170 2.65841  3.52031  6.17872           3       100      F             | 
|    mult/result_reg[54]/D             DFF_X1        Rise  0.3140 0.0000 0.0170          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[54]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[54]/CK       DFF_X1        Rise  0.2120 0.0150 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0230 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[60]/D 
  
 Path Start Point : mult/tempResult_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[60]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[60]/Q         DFF_X1        Rise  0.3150 0.1100 0.0190 2.82126  4.03611  6.85737           3       100      F             | 
|    mult/result_reg[60]/D             DFF_X1        Rise  0.3150 0.0000 0.0190          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[60]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[60]/CK       DFF_X1        Rise  0.2130 0.0160 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2130 0.2130 | 
| library hold check                        |  0.0230 0.2360 | 
| data required time                        |  0.2360        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2360        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[28]/D 
  
 Path Start Point : mult/result_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[28]/CK       DFF_X1        Rise  0.2020 0.0110 0.0930          0.949653                                    F             | 
|    mult/result_reg[28]/Q        DFF_X1        Rise  0.3050 0.1030 0.0080 0.18834  1.06234  1.25068           1       100      F             | 
|    mult/result[28]                            Rise  0.3050 0.0000                                                                           | 
|    outResult_reg[28]/D          DFF_X1        Rise  0.3050 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[28]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[22]/D 
  
 Path Start Point : mult/tempResult_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[22]/CK        DFF_X1        Rise  0.2040 0.0010 0.0440          0.949653                                    F             | 
|    mult/tempResult_reg[22]/Q         DFF_X1        Rise  0.3110 0.1070 0.0160 2.03279  3.52031  5.55309           3       100      F             | 
|    mult/result_reg[22]/D             DFF_X1        Rise  0.3110 0.0000 0.0160          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[22]/CK       DFF_X1        Rise  0.2090 0.0120 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0220 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.3110        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[0]/D 
  
 Path Start Point : mult/result_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[0]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[0]/Q         DFF_X1        Rise  0.3130 0.1060 0.0100 1.19856  1.06234  2.2609            1       100      F             | 
|    mult/result[0]                             Rise  0.3130 0.0000                                                                           | 
|    outResult_reg[0]/D           DFF_X1        Rise  0.3130 0.0000 0.0100          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[0]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[6]/D 
  
 Path Start Point : mult/result_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[6]/CK        DFF_X1        Rise  0.2070 0.0160 0.0930          0.949653                                    F             | 
|    mult/result_reg[6]/Q         DFF_X1        Rise  0.3130 0.1060 0.0100 1.3744   1.06234  2.43674           1       100      F             | 
|    mult/result[6]                             Rise  0.3130 0.0000                                                                           | 
|    outResult_reg[6]/D           DFF_X1        Rise  0.3130 0.0000 0.0100          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
|    outResult_reg[6]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0210 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[49]/D 
  
 Path Start Point : mult/tempResult_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000  0.0000 0.0000             0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550  0.0550 0.0350             21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550  0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570  0.0020 0.0350                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980  0.0410 0.0130             0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980  0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310  0.0330 0.0120             21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330  0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030  0.0700 0.0440             24.4143  27.4061  51.8204           32      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    mult/tempResult_reg[49]/CK        DFF_X1        Rise  0.2050  0.0020 0.0440                      0.949653                                    F             | 
|    mult/tempResult_reg[49]/Q         DFF_X1        Rise  0.3170  0.1120 0.0210             2.39783  5.53839  7.93622           4       100      F             | 
|    mult/result_reg[49]/D             DFF_X1        Rise  0.3160 -0.0010 0.0210    -0.0010           1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[49]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[49]/CK       DFF_X1        Rise  0.2120 0.0150 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2120 0.2120 | 
| library hold check                        |  0.0240 0.2360 | 
| data required time                        |  0.2360        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2360        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to mult/result_reg[3]/D 
  
 Path Start Point : mult/tempResult_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/result_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
| Data Path:                                                                                                                                       | 
|    mult/tempResult_reg[3]/CK         DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
|    mult/tempResult_reg[3]/Q          DFF_X1        Rise  0.3170 0.1070 0.0140 2.19852  2.6117   4.81022           2       100      F             | 
|    mult/result_reg[3]/D              DFF_X1        Rise  0.3170 0.0000 0.0140          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/result_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0570 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0590 0.0020 0.0360          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0300 0.0060 3.69319  1.42116  5.11435           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0890 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1970 0.1080 0.0980 51.5355  60.7778  112.313           64      100      F    K        | 
|    mult/result_reg[3]/CK        DFF_X1        Rise  0.2150 0.0180 0.0970          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2150 0.2150 | 
| library hold check                        |  0.0220 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to A_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                   Rise  0.2000  0.0000 0.0000             1.86004  0.699202 2.55924           1       100      c             | 
|    CLOCK_slh__c109/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.421395 0.699202 1.1206            1       100                    | 
|    CLOCK_slh__c387/A CLKBUF_X1 Rise  0.2230  0.0000 0.0070                      0.77983                                                   | 
|    CLOCK_slh__c387/Z CLKBUF_X1 Rise  0.2520  0.0290 0.0090             1.29728  0.699202 1.99648           1       100                    | 
|    CLOCK_slh__c388/A CLKBUF_X1 Rise  0.2520  0.0000 0.0090                      0.77983                                                   | 
|    CLOCK_slh__c388/Z CLKBUF_X1 Rise  0.3220  0.0700 0.0470             17.5186  1.06234  18.581            1       100                    | 
|    A_reg[6]/D        DFF_X1    Rise  0.3200 -0.0020 0.0470    -0.0050           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    A_reg[6]/CK                 DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0330 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to outResult_reg[22]/D 
  
 Path Start Point : mult/result_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A  CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z  CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                        Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.0870 0.0300 0.0060 3.69319  1.24879  4.94198           1       100      FA   K        | 
|    mult/CTS_L3_c_tid0_111/A     CLKBUF_X3     Rise  0.0870 0.0000 0.0060          1.42116                                     F             | 
|    mult/CTS_L3_c_tid0_111/Z     CLKBUF_X3     Rise  0.1910 0.1040 0.0930 51.5354  54.8122  106.348           64      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    mult/result_reg[22]/CK       DFF_X1        Rise  0.2020 0.0110 0.0930          0.949653                                    F             | 
|    mult/result_reg[22]/Q        DFF_X1        Rise  0.3060 0.1040 0.0080 0.494509 1.06234  1.55685           1       100      F             | 
|    mult/result[22]                            Rise  0.3060 0.0000                                                                           | 
|    outResult_reg[22]/D          DFF_X1        Rise  0.3060 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outResult_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
|    outResult_reg[22]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0200 0.2250 | 
| data required time                        |  0.2250        | 
|                                           |                | 
| data arrival time                         |  0.3060        | 
| data required time                        | -0.2250        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1770M, PVMEM - 2633M)
