read_verilog ../top_mem.v
write_firrtl result.out
