Coverage Report by instance with details

=================================================================================
=== Instance: /FIFO_top/FIFO_if
=== Design Unit: work.FIFO_interface
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/FIFO_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /FIFO_top/dut
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                      15        15         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/dut/underflow_a
                     FIFO.sv(89)                        0          1
/FIFO_top/dut/overflow_a
                     FIFO.sv(92)                        0          1
/FIFO_top/dut/wrk_ack_a
                     FIFO.sv(95)                        0          1
/FIFO_top/dut/mem_count_up_a
                     FIFO.sv(98)                        0          1
/FIFO_top/dut/mem_count_down_a
                     FIFO.sv(101)                       0          1
/FIFO_top/dut/wr_ptr_zero_a
                     FIFO.sv(104)                       0          1
/FIFO_top/dut/rd_ptr_zero_a
                     FIFO.sv(107)                       0          1
/FIFO_top/dut/wr_ptr_over_zero_a
                     FIFO.sv(110)                       0          1
/FIFO_top/dut/rd_ptr_over_zero_a
                     FIFO.sv(113)                       0          1
/FIFO_top/dut/write_in_mem_a
                     FIFO.sv(117)                       0          1
/FIFO_top/dut/a_reset
                     FIFO.sv(122)                       0          1
/FIFO_top/dut/full_a FIFO.sv(126)                       0          1
/FIFO_top/dut/almostfull_a
                     FIFO.sv(130)                       0          1
/FIFO_top/dut/empty_a
                     FIFO.sv(134)                       0          1
/FIFO_top/dut/almostempty_a
                     FIFO.sv(138)                       0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        37         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    18                                     10496     Count coming in to IF
    18              1                        957     	if (!FIFO_if.rst_n) begin
    22              1                       4964     	else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
    27              1                       4575     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    29                                      4575     Count coming in to IF
    29              1                       1693     		if (FIFO_if.full && FIFO_if.wr_en)
    31              1                       2882     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                     10496     Count coming in to IF
    37              1                        957     	if (!FIFO_if.rst_n) begin
    41              1                       2627     	else if (FIFO_if.rd_en && count != 0) begin
    45              1                       6912     	else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    46                                      6912     Count coming in to IF
    46              1                        264     		if (FIFO_if.empty && FIFO_if.rd_en)
    48              1                       6648     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    54                                     10496     Count coming in to IF
    54              1                        957     	if (!FIFO_if.rst_n) begin
    57              1                       9539     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                      9539     Count coming in to IF
    59              1                       2045     		if (FIFO_if.wr_en && FIFO_if.rd_en) begin
    73              1                       3414     		else if	(FIFO_if.wr_en && !FIFO_if.full) begin
    77              1                        762     		else if (FIFO_if.rd_en && !FIFO_if.empty) begin
                                            3318     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                      2045     Count coming in to IF
    60              1                        180     			if	(FIFO_if.empty) begin
    64              1                        495     			else if (FIFO_if.full) begin
    68              1                       1370     			else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                      5298     Count coming in to IF
    84              1                        802     assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
    84              2                       4496     assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                      5298     Count coming in to IF
    85              1                        557     assign FIFO_if.empty = (count == 0)? 1 : 0;
    85              2                       4741     assign FIFO_if.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                      5298     Count coming in to IF
    86              1                       1047     assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; 
    86              2                       4251     assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                      5298     Count coming in to IF
    87              1                        620     assign FIFO_if.almostempty = (count == 1)? 1 : 0;
    87              2                       4678     assign FIFO_if.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                     7608     Count coming in to IF
    121             1                        922     	if(!FIFO_if.rst_n) begin
                                            6686     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                     7608     Count coming in to IF
    125             1                        913     	if (count == FIFO_if.FIFO_DEPTH) begin
                                            6695     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                     7608     Count coming in to IF
    129             1                       1521     	if (count == FIFO_if.FIFO_DEPTH - 1) begin
                                            6087     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    133                                     7608     Count coming in to IF
    133             1                       1049     	if (count == 0) begin
                                            6559     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                     7608     Count coming in to IF
    137             1                        884     	if (count == 1) begin
                                            6724     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      22        22         0   100.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_top/dut --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       22 Item    1  (FIFO_if.wr_en && (count < FIFO_if.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
                 FIFO_if.wr_en         Y
  (count < FIFO_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  FIFO_if.wr_en_0                 -                             
  Row   2:          1  FIFO_if.wr_en_1                 (count < FIFO_if.FIFO_DEPTH)  
  Row   3:          1  (count < FIFO_if.FIFO_DEPTH)_0  FIFO_if.wr_en                 
  Row   4:          1  (count < FIFO_if.FIFO_DEPTH)_1  FIFO_if.wr_en                 

----------------Focused Condition View-------------------
Line       29 Item    1  (FIFO_if.full && FIFO_if.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   FIFO_if.full         Y
  FIFO_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.full_0        -                             
  Row   2:          1  FIFO_if.full_1        FIFO_if.wr_en                 
  Row   3:          1  FIFO_if.wr_en_0       FIFO_if.full                  
  Row   4:          1  FIFO_if.wr_en_1       FIFO_if.full                  

----------------Focused Condition View-------------------
Line       41 Item    1  (FIFO_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
   (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       (count != 0)                  
  Row   3:          1  (count != 0)_0        FIFO_if.rd_en                 
  Row   4:          1  (count != 0)_1        FIFO_if.rd_en                 

----------------Focused Condition View-------------------
Line       46 Item    1  (FIFO_if.empty && FIFO_if.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.empty         Y
  FIFO_if.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.empty_0       -                             
  Row   2:          1  FIFO_if.empty_1       FIFO_if.rd_en                 
  Row   3:          1  FIFO_if.rd_en_0       FIFO_if.empty                 
  Row   4:          1  FIFO_if.rd_en_1       FIFO_if.empty                 

----------------Focused Condition View-------------------
Line       59 Item    1  (FIFO_if.wr_en && FIFO_if.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.wr_en         Y
  FIFO_if.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.wr_en_0       -                             
  Row   2:          1  FIFO_if.wr_en_1       FIFO_if.rd_en                 
  Row   3:          1  FIFO_if.rd_en_0       FIFO_if.wr_en                 
  Row   4:          1  FIFO_if.rd_en_1       FIFO_if.wr_en                 

----------------Focused Condition View-------------------
Line       73 Item    1  (FIFO_if.wr_en && ~FIFO_if.full)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.wr_en         Y
   FIFO_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.wr_en_0       -                             
  Row   2:          1  FIFO_if.wr_en_1       ~FIFO_if.full                 
  Row   3:          1  FIFO_if.full_0        FIFO_if.wr_en                 
  Row   4:          1  FIFO_if.full_1        FIFO_if.wr_en                 

----------------Focused Condition View-------------------
Line       77 Item    1  (FIFO_if.rd_en && ~FIFO_if.empty)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  FIFO_if.rd_en         Y
  FIFO_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_if.rd_en_0       -                             
  Row   2:          1  FIFO_if.rd_en_1       ~FIFO_if.empty                
  Row   3:          1  FIFO_if.empty_0       FIFO_if.rd_en                 
  Row   4:          1  FIFO_if.empty_1       FIFO_if.rd_en                 

----------------Focused Condition View-------------------
Line       84 Item    1  (count == FIFO_if.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (count == FIFO_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (count == FIFO_if.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count == FIFO_if.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       86 Item    1  (count == (FIFO_if.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (count == (FIFO_if.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (count == (FIFO_if.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count == (FIFO_if.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             

----------------Focused Condition View-------------------
Line       125 Item    1  (count == FIFO_if.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (count == FIFO_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (count == FIFO_if.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count == FIFO_if.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       129 Item    1  (count == (FIFO_if.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (count == (FIFO_if.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (count == (FIFO_if.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count == (FIFO_if.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       133 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       137 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             



Directive Coverage:
    Directives                      15        15         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/dut/underflow_c                FIFO   Verilog  SVA  FIFO.sv(90)      252 Covered   
/FIFO_top/dut/overflow_c                 FIFO   Verilog  SVA  FIFO.sv(93)     1620 Covered   
/FIFO_top/dut/wrk_ack_c                  FIFO   Verilog  SVA  FIFO.sv(96)     4717 Covered   
/FIFO_top/dut/mem_count_up_c             FIFO   Verilog  SVA  FIFO.sv(99)     3247 Covered   
/FIFO_top/dut/mem_count_down_c           FIFO   Verilog  SVA  FIFO.sv(102)     727 Covered   
/FIFO_top/dut/wr_ptr_zero_c              FIFO   Verilog  SVA  FIFO.sv(105)     279 Covered   
/FIFO_top/dut/rd_ptr_zero_c              FIFO   Verilog  SVA  FIFO.sv(108)      55 Covered   
/FIFO_top/dut/wr_pt_over_zero_c          FIFO   Verilog  SVA  FIFO.sv(111)    3044 Covered   
/FIFO_top/dut/rd_ptr_over_zero_c         FIFO   Verilog  SVA  FIFO.sv(114)     697 Covered   
/FIFO_top/dut/write_in_mem_c             FIFO   Verilog  SVA  FIFO.sv(118)    4717 Covered   
/FIFO_top/dut/c_reset                    FIFO   Verilog  SVA  FIFO.sv(123)     464 Covered   
/FIFO_top/dut/full_c                     FIFO   Verilog  SVA  FIFO.sv(127)     802 Covered   
/FIFO_top/dut/almostfull_c               FIFO   Verilog  SVA  FIFO.sv(131)    1431 Covered   
/FIFO_top/dut/empty_c                    FIFO   Verilog  SVA  FIFO.sv(135)    1038 Covered   
/FIFO_top/dut/almostempty_c              FIFO   Verilog  SVA  FIFO.sv(139)     840 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      33        33         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_interface.DUT FIFO_if);
    9                                                 
    10                                               localparam max_fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
    11                                               
    12                                               reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
    13                                               
    14                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    15                                               reg [max_fifo_addr:0] count;
    16                                               
    17              1                      10496     always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    18                                               	if (!FIFO_if.rst_n) begin
    19              1                        957     		wr_ptr <= 0;
    20              1                        957     		FIFO_if.overflow <= 0;
    21                                               	end
    22                                               	else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
    23              1                       4964     		mem[wr_ptr] <= FIFO_if.data_in;
    24              1                       4964     		FIFO_if.wr_ack <= 1;
    25              1                       4964     		wr_ptr <= wr_ptr + 1;
    26                                               	end
    27                                               	else begin 
    28              1                       4575     		FIFO_if.wr_ack <= 0; 
    29                                               		if (FIFO_if.full && FIFO_if.wr_en)
    30              1                       1693     			FIFO_if.overflow <= 1;
    31                                               		else
    32              1                       2882     			FIFO_if.overflow <= 0;
    33                                               	end
    34                                               end
    35                                               
    36              1                      10496     always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    37                                               	if (!FIFO_if.rst_n) begin
    38              1                        957     		rd_ptr <= 0;
    39              1                        957     		FIFO_if.underflow <= 0;
    40                                               	end
    41                                               	else if (FIFO_if.rd_en && count != 0) begin
    42              1                       2627     		FIFO_if.data_out <= mem[rd_ptr];
    43              1                       2627     		rd_ptr <= rd_ptr + 1;
    44                                               	end
    45                                               	else begin
    46                                               		if (FIFO_if.empty && FIFO_if.rd_en)
    47              1                        264     			FIFO_if.underflow <= 1;
    48                                               		else
    49              1                       6648     			FIFO_if.underflow <= 0;
    50                                               	end
    51                                               end
    52                                               
    53              1                      10496     always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    54                                               	if (!FIFO_if.rst_n) begin
    55              1                        957     		count <= 0;
    56                                               	end
    57                                               	else begin
    58                                               
    59                                               		if (FIFO_if.wr_en && FIFO_if.rd_en) begin
    60                                               			if	(FIFO_if.empty) begin
    61              1                        180     				count <= count + 1;
    62              1                        180     				mem[wr_ptr] <= FIFO_if.data_in;
    63                                               			end
    64                                               			else if (FIFO_if.full) begin
    65              1                        495     				count <= count - 1;
    66              1                        495     				FIFO_if.data_out <= mem[rd_ptr];
    67                                               			end
    68                                               			else begin
    69              1                       1370     				mem[wr_ptr] <= FIFO_if.data_in;
    70              1                       1370     				FIFO_if.data_out <= mem[rd_ptr];
    71                                               			end
    72                                               		end
    73                                               		else if	(FIFO_if.wr_en && !FIFO_if.full) begin
    74              1                       3414     			count <= count + 1;
    75              1                       3414     			mem[wr_ptr] <= FIFO_if.data_in;
    76                                               		end
    77                                               		else if (FIFO_if.rd_en && !FIFO_if.empty) begin
    78              1                        762     			count <= count - 1;
    79              1                        762     			FIFO_if.data_out <= mem[rd_ptr];
    80                                               		end
    81                                               	end
    82                                               end
    83                                               
    84              1                       5299     assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
    85              1                       5299     assign FIFO_if.empty = (count == 0)? 1 : 0;
    86              1                       5299     assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; 
    87              1                       5299     assign FIFO_if.almostempty = (count == 1)? 1 : 0;
    88                                               
    89                                               underflow_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.rd_en && FIFO_if.empty |=> FIFO_if.underflow));
    90                                               underflow_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.rd_en && FIFO_if.empty |=> FIFO_if.underflow));
    91                                               
    92                                               overflow_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && FIFO_if.full |=> FIFO_if.overflow));
    93                                               overflow_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && FIFO_if.full |=> FIFO_if.overflow));
    94                                               
    95                                               wrk_ack_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full |=> FIFO_if.wr_ack));
    96                                               wrk_ack_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full |=> FIFO_if.wr_ack));
    97                                               
    98                                               mem_count_up_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full && !FIFO_if.rd_en |=> count == $past(count) + 1));
    99                                               mem_count_up_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full && !FIFO_if.rd_en |=> count == $past(count) + 1));
    100                                              
    101                                              mem_count_down_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.rd_en && !FIFO_if.empty && !FIFO_if.wr_en |=> count == $past(count) - 1));
    102                                              mem_count_down_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.rd_en && !FIFO_if.empty && !FIFO_if.wr_en |=> count == $past(count) - 1));
    103                                              
    104                                              wr_ptr_zero_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.wr_en) (FIFO_if.wr_en && !FIFO_if.full && wr_ptr == 7 |=> wr_ptr == 0));
    105                                              wr_ptr_zero_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.wr_en) (FIFO_if.wr_en && !FIFO_if.full && wr_ptr == 7 |=> wr_ptr == 0));
    106                                              
    107                                              rd_ptr_zero_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.rd_en) (FIFO_if.rd_en && !FIFO_if.empty && rd_ptr == 7 |=> rd_ptr == 0));
    108                                              rd_ptr_zero_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.rd_en) (FIFO_if.rd_en && !FIFO_if.empty && rd_ptr == 7 |=> rd_ptr == 0));
    109                                              
    110                                              wr_ptr_over_zero_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.wr_en) (FIFO_if.wr_en && !FIFO_if.full && wr_ptr < 7 |=> wr_ptr == $past(wr_ptr) + 1));
    111                                              wr_pt_over_zero_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.wr_en) (FIFO_if.wr_en && !FIFO_if.full && wr_ptr < 7 |=> wr_ptr == $past(wr_ptr) + 1));
    112                                              
    113                                              rd_ptr_over_zero_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.rd_en) (FIFO_if.rd_en && !FIFO_if.empty && rd_ptr < 7 |=> rd_ptr == $past(rd_ptr) + 1));
    114                                              rd_ptr_over_zero_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n || !FIFO_if.rd_en) (FIFO_if.rd_en && !FIFO_if.empty && rd_ptr < 7 |=> rd_ptr == $past(rd_ptr) + 1));
    115                                              
    116                                              
    117                                              write_in_mem_a: assert property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full |=> mem[$past(wr_ptr)] == $past(FIFO_if.data_in)));
    118                                              write_in_mem_c: cover property (@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.wr_en && !FIFO_if.full |=> mem[$past(wr_ptr)] == $past(FIFO_if.data_in)));
    119                                              
    120             1                       7608     always_comb begin 

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /FIFO_top
=== Design Unit: work.FIFO_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_top.sv
    5                                                module FIFO_top ();
    6                                                	bit clk;
    7                                                
    8                                                	initial begin
    9               1                          1     		clk = 0;
    10              1                          1     		forever
    11              1                      20065     			#1 clk = ~clk;
    11              2                      20064     
    12                                               	end
    13                                               
    14                                               	FIFO_interface FIFO_if (clk);
    15                                               	FIFO dut (FIFO_if);
    16                                               
    17                                               	initial begin
    18              1                          1     		uvm_config_db#(virtual FIFO_interface)::set(null, "uvm_test_top", "FIFO_interface", FIFO_if);
    19              1                          1     		run_test("FIFO_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /FIFO_sequence_item
=== Design Unit: work.FIFO_sequence_item
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_sequence_item

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_item.sv
------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***     		`uvm_object_utils(FIFO_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                     10032     Count coming in to IF
    18              2                    ***0***     		`uvm_object_utils(FIFO_sequence_item)
                                           10032     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              3                    ***0***     		`uvm_object_utils(FIFO_sequence_item)
    18              4                    ***0***     		`uvm_object_utils(FIFO_sequence_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                     10032     Count coming in to IF
    18              5                    ***0***     		`uvm_object_utils(FIFO_sequence_item)
                                           10032     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              6                    ***0***     		`uvm_object_utils(FIFO_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_sequence_item --

  File FIFO_sequence_item.sv
----------------Focused Condition View-------------------
Line       18 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       18 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         5        10    33.33%

================================Statement Details================================

Statement Coverage for instance /FIFO_sequence_item --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequence_item.sv
    1                                                package FIFO_sequence_item;
    2                                                	import uvm_pkg::*;
    3                                                	import shared_pkg::*;
    4                                                	
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                	class FIFO_sequence_item extends  uvm_sequence_item;
    8                                                	
    9                                                	/*-------------------------------------------------------------------------------
    10                                               	-- Interface, port, fields
    11                                               	-------------------------------------------------------------------------------*/
    12                                               		
    13                                               	
    14                                               	/*-------------------------------------------------------------------------------
    15                                               	-- UVM Factory register
    16                                               	-------------------------------------------------------------------------------*/
    17                                               		// Provide implementations of virtual methods such as get_type_name and create
    18              1                    ***0***     		`uvm_object_utils(FIFO_sequence_item)
    18              2                    ***0***     
    18              3                    ***0***     
    18              4                    ***0***     
    18              5                    ***0***     
    18              6                      10032     
    18              7                    ***0***     
    18              8                    ***0***     
    18              9                      10032     
    18             10                    ***0***     
    19                                               
    20                                               		rand logic [FIFO_WIDTH-1:0] data_in;
    21                                               		rand logic rst_n, wr_en, rd_en;
    22                                               
    23                                               		logic [FIFO_WIDTH-1:0] data_out;
    24                                               		logic wr_ack, overflow;
    25                                               		logic full, empty, almostfull, almostempty, underflow;
    26                                               		
    27                                               		integer RD_EN_ON_DIST;
    28                                               		integer WR_EN_ON_DIST;
    29                                               	/*-------------------------------------------------------------------------------
    30                                               	-- Functions
    31                                               	-------------------------------------------------------------------------------*/
    32                                               		// Constructor
    33                                               		function new(string name = "FIFO_sequence_item", integer rd_en_on_dist = 30, wr_en_on_dist = 70);
    34              1                      30098     			super.new(name);
    35              1                      30098     			RD_EN_ON_DIST = rd_en_on_dist;
    36              1                      30098     			WR_EN_ON_DIST = wr_en_on_dist;
    37                                               		endfunction
    38                                               
    39                                               		function string convert2string();
    40              1                    ***0***     			return $sformatf("%s data_in = 0x%0h, rst_n = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_out = 0x%0h, wr_ack = 0b%0b, overflow = 0b%0b, full = 0b%0b, empty = 0b%0b, almostfull = 0b%0b, almostempty = 0b%0b, underflow = 0b%0b",
    41                                               				super.convert2string(), data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
    42                                               		endfunction
    43                                               
    44                                               		function string convert2string_stimulus();
    45              1                    ***0***     			return $sformatf("data_in = 0x%0h, rst_n = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_out = 0x%0h, wr_ack = 0b%0b, overflow = 0b%0b, full = 0b%0b, empty = 0b%0b, almostfull = 0b%0b, almostempty = 0b%0b, underflow = 0b%0b",


=================================================================================
=== Instance: /FIFO_scoreboard
=== Design Unit: work.FIFO_scoreboard
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        13         6    68.42%

================================Branch Details================================

Branch Coverage for instance /FIFO_scoreboard

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    59                                     10032     Count coming in to IF
    59              1                    ***0***     				if (sb_item.data_out != data_out_ref) begin
    64              1                      10032     				else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              1                    ***0***     					`uvm_error("run phase", $sformatf("Comparison failed Transaction Received by the DUT: %s, While the reference out: 0x%0h",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                     10032     Count coming in to IF
    65              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct FIFO out: %s", sb_item.convert2string()), UVM_HIGH)
                                           10032     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                     10032     Count coming in to IF
    72              1                        493     			if (!seq_item_chk.rst_n) begin
    77              1                       9539     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    78                                      9539     Count coming in to IF
    78              1                       2045     				if (seq_item_chk.wr_en && seq_item_chk.rd_en) begin
    96              1                       3414     				else if (seq_item_chk.wr_en && !(count == FIFO_DEPTH)) begin
    101             1                        762     				else if (seq_item_chk.rd_en && !(count == 0)) begin
                                            3318     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      2045     Count coming in to IF
    79              1                        180     					if (count == 0) begin
    84              1                        495     					else if (count == FIFO_DEPTH) begin
    89              1                       1370     					else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                        1     Count coming in to IF
    111             1                          1     			`uvm_info("report_phase", $sformatf("Total successful transactions: %0d", correct_count), UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    112                                        1     Count coming in to IF
    112             1                          1     			`uvm_info("report_phase", $sformatf("Total failed transactions: %0d", error_count), UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         8         1    88.88%

================================Condition Details================================

Condition Coverage for instance /FIFO_scoreboard --

  File FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       59 Item    1  (this.sb_item.data_out != data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.sb_item.data_out != data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          1  (this.sb_item.data_out != data_out_ref)_0  -                             
  Row   2:    ***0***  (this.sb_item.data_out != data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (seq_item_chk.wr_en && seq_item_chk.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
  seq_item_chk.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  seq_item_chk.rd_en            
  Row   3:          1  seq_item_chk.rd_en_0  seq_item_chk.wr_en            
  Row   4:          1  seq_item_chk.rd_en_1  seq_item_chk.wr_en            

----------------Focused Condition View-------------------
Line       79 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (seq_item_chk.wr_en && ~(count == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.wr_en         Y
        (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.wr_en_0  -                             
  Row   2:          1  seq_item_chk.wr_en_1  ~(count == 8)                 
  Row   3:          1  (count == 8)_0        seq_item_chk.wr_en            
  Row   4:          1  (count == 8)_1        seq_item_chk.wr_en            

----------------Focused Condition View-------------------
Line       101 Item    1  (seq_item_chk.rd_en && ~(count == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  seq_item_chk.rd_en         Y
        (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  seq_item_chk.rd_en_0  -                             
  Row   2:          1  seq_item_chk.rd_en_1  ~(count == 0)                 
  Row   3:          1  (count == 0)_0        seq_item_chk.rd_en            
  Row   4:          1  (count == 0)_1        seq_item_chk.rd_en            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        36         5    87.80%

================================Statement Details================================

Statement Coverage for instance /FIFO_scoreboard --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_scoreboard.sv
    1                                                package FIFO_scoreboard;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                	import shared_pkg::*;
    5                                                	
    6                                                	`include "uvm_macros.svh"
    7                                                
    8                                                	logic [FIFO_WIDTH-1:0] data_out_ref;
    9                                                
    10                                               	logic [FIFO_WIDTH - 1 : 0] mem_ref_queue [FIFO_DEPTH];
    11                                               
    12                                               	bit [2:0] wr_ptr = 0;
    13                                               	bit [2:0] rd_ptr = 0;
    14                                               	integer count = 0;
    15                                               
    16                                               	class FIFO_scoreboard extends  uvm_scoreboard;
    17                                               	
    18                                               	/*-------------------------------------------------------------------------------
    19                                               	-- Interface, port, fields
    20                                               	-------------------------------------------------------------------------------*/
    21                                               		
    22                                               	
    23                                               	/*-------------------------------------------------------------------------------
    24                                               	-- UVM Factory register
    25                                               	-------------------------------------------------------------------------------*/
    26                                               		// Provide implementations of virtual methods such as get_type_name and create
    27              1                    ***0***     		`uvm_component_utils(FIFO_scoreboard)
    27              2                    ***0***     
    27              3                          2     
    28                                               		uvm_analysis_export#(FIFO_sequence_item) sb_export;
    29                                               		uvm_tlm_analysis_fifo#(FIFO_sequence_item) sb_fifo;
    30                                               		FIFO_sequence_item sb_item;
    31                                               
    32              1                          1     		integer correct_count = 0;
    33              1                          1     		integer error_count = 0;
    34                                               
    35                                               	/*-------------------------------------------------------------------------------
    36                                               	-- Functions
    37                                               	-------------------------------------------------------------------------------*/
    38                                               		// Constructor
    39                                               		function new(string name = "FIFO_scoreboard", uvm_component parent=null);
    40              1                          1     			super.new(name, parent);
    41                                               		endfunction
    42                                               		
    43                                               		function void build_phase(uvm_phase phase);
    44              1                          1     			super.build_phase(phase);
    45              1                          1     			sb_export = new("sb_export", this);
    46              1                          1     			sb_fifo = new("sb_fifo", this);			
    47                                               		endfunction
    48                                               
    49                                               		function void connect_phase(uvm_phase phase);
    50              1                          1     			super.connect_phase(phase);
    51              1                          1     			sb_export.connect(sb_fifo.analysis_export);
    52                                               		endfunction
    53                                               
    54                                               		task run_phase(uvm_phase phase);
    55              1                          1     			super.run_phase(phase);
    56              1                          1     			forever begin
    57              1                      10033     				sb_fifo.get(sb_item);
    58              1                      10032     				ref_model(sb_item);
    59                                               				if (sb_item.data_out != data_out_ref) begin
    60              1                    ***0***     					`uvm_error("run phase", $sformatf("Comparison failed Transaction Received by the DUT: %s, While the reference out: 0x%0h",
    61                                               						sb_item.convert2string(), data_out_ref))
    62              1                    ***0***     					error_count ++;
    63                                               				end
    64                                               				else begin
    65              1                    ***0***     					`uvm_info("run_phase", $sformatf("Correct FIFO out: %s", sb_item.convert2string()), UVM_HIGH)
    66              1                      10032     					correct_count++;
    67                                               				end
    68                                               			end
    69                                               		endtask
    70                                               
    71                                               		task ref_model(FIFO_sequence_item seq_item_chk);
    72                                               			if (!seq_item_chk.rst_n) begin
    73              1                        493     				wr_ptr = 0;
    74              1                        493     				rd_ptr = 0;
    75              1                        493     				count = 0;
    76                                               			end
    77                                               			else begin
    78                                               				if (seq_item_chk.wr_en && seq_item_chk.rd_en) begin
    79                                               					if (count == 0) begin
    80              1                        180     						mem_ref_queue[wr_ptr] = seq_item_chk.data_in;
    81              1                        180     						wr_ptr++;
    82              1                        180     						count++;
    83                                               					end
    84                                               					else if (count == FIFO_DEPTH) begin
    85              1                        495     						data_out_ref = mem_ref_queue[rd_ptr];
    86              1                        495     						rd_ptr++;
    87              1                        495     						count--;
    88                                               					end
    89                                               					else begin
    90              1                       1370     						data_out_ref = mem_ref_queue[rd_ptr];
    91              1                       1370     						rd_ptr++;
    92              1                       1370     						mem_ref_queue[wr_ptr] = seq_item_chk.data_in;
    93              1                       1370     						wr_ptr++;
    94                                               					end
    95                                               				end
    96                                               				else if (seq_item_chk.wr_en && !(count == FIFO_DEPTH)) begin
    97              1                       3414     					mem_ref_queue[wr_ptr] = seq_item_chk.data_in;
    98              1                       3414     						wr_ptr++;
    99              1                       3414     						count++;
    100                                              				end
    101                                              				else if (seq_item_chk.rd_en && !(count == 0)) begin
    102             1                        762     						data_out_ref = mem_ref_queue[rd_ptr];
    103             1                        762     						rd_ptr++;
    104             1                        762     						count--;
    105                                              				end
    106                                              			end	
    107                                              		endtask
    108                                              
    109                                              		function void report_phase(uvm_phase phase);
    110             1                          1     			super.report_phase(phase);
    111             1                          1     			`uvm_info("report_phase", $sformatf("Total successful transactions: %0d", correct_count), UVM_MEDIUM)
    112             1                          1     			`uvm_info("report_phase", $sformatf("Total failed transactions: %0d", error_count), UVM_MEDIUM)


=================================================================================
=== Instance: /FIFO_coverage
=== Design Unit: work.FIFO_coverage
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na    98.14%
        Coverpoints/Crosses         27        na        na        na
            Covergroup Bins         92        88         4    95.65%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage/FIFO_coverage/FIFO_cvg            98.14%        100          -    Uncovered            
    covered/total bins:                                    88         92          -                      
    missing/total bins:                                     4         92          -                      
    % Hit:                                             95.65%        100          -                      
    Coverpoint #cov_item.wr_en__0#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__1#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.wr_ack__2#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4805          1          -    Covered              
        bin auto[1]                                      5226          1          -    Covered              
    Coverpoint #cov_item.wr_en__3#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__4#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.underflow__5#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9683          1          -    Covered              
        bin auto[1]                                       349          1          -    Covered              
    Coverpoint #cov_item.wr_en__6#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__7#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.overflow__8#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7907          1          -    Covered              
        bin auto[1]                                      2125          1          -    Covered              
    Coverpoint #cov_item.wr_en__9#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__10#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.almostempty__11#             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8976          1          -    Covered              
        bin auto[1]                                      1056          1          -    Covered              
    Coverpoint #cov_item.wr_en__12#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__13#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.empty__14#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9167          1          -    Covered              
        bin auto[1]                                       865          1          -    Covered              
    Coverpoint #cov_item.wr_en__15#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__16#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.almostfull__17#              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8283          1          -    Covered              
        bin auto[1]                                      1749          1          -    Covered              
    Coverpoint #cov_item.wr_en__18#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.full__19#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7487          1          -    Covered              
        bin auto[1]                                      2545          1          -    Covered              
    Cross wr_full                                     100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2000          1          -    Covered              
            bin <auto[0],auto[1]>                         545          1          -    Covered              
            bin <auto[1],auto[0]>                        4991          1          -    Covered              
            bin <auto[0],auto[0]>                        2495          1          -    Covered              
    Cross wr_rd_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 879          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 196          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 356          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 318          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1262          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 691          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4494          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1835          1          -    Covered              
    Cross wr_rd_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  96          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 235          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 238          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 295          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2045          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 652          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4612          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1858          1          -    Covered              
    Cross wr_rd_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 400          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  63          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 377          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 216          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1741          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 824          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4473          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1937          1          -    Covered              
    Cross wr_rd_overflow                               75.00%        100          -    Uncovered            
        covered/total bins:                                 6          8          -                      
        missing/total bins:                                 2          8          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 636          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1489          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1505          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 887          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3361          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2153          1          -    Covered              
            bin <auto[0],*,auto[1]>                         0          1          2    ZERO                 
    Cross wr_rd_underflow                              75.00%        100          -    Uncovered            
        covered/total bins:                                 6          8          -                      
        missing/total bins:                                 2          8          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 241          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 108          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1900          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 779          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4850          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2153          1          -    Covered              
            bin <*,auto[0],auto[1]>                         0          1          2    ZERO                 
    Cross wr_rd_wr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1599          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  21          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3543          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  62          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 541          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 866          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                1307          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2091          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /FIFO_coverage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_coverage.sv
    1                                                package FIFO_coverage;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                	
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                	class FIFO_coverage extends  uvm_component;
    8                                                	
    9                                                	/*-------------------------------------------------------------------------------
    10                                               	-- Interface, port, fields
    11                                               	-------------------------------------------------------------------------------*/
    12                                               		
    13                                               	
    14                                               	/*-------------------------------------------------------------------------------
    15                                               	-- UVM Factory register
    16                                               	-------------------------------------------------------------------------------*/
    17                                               		// Provide implementations of virtual methods such as get_type_name and create
    18              1                    ***0***     		`uvm_component_utils(FIFO_coverage)
    18              2                    ***0***     
    18              3                          2     
    19                                               		FIFO_sequence_item cov_item;
    20                                               		uvm_analysis_export#(FIFO_sequence_item) cov_export;
    21                                               		uvm_tlm_analysis_fifo#(FIFO_sequence_item) cov_fifo;
    22                                               	/*-------------------------------------------------------------------------------
    23                                               	-- Functions
    24                                               	-------------------------------------------------------------------------------*/
    25                                               		covergroup FIFO_cvg;
    26                                               		 	wr_full: cross cov_item.wr_en, cov_item.full;
    27                                               		 	wr_rd_almostfull: cross cov_item.wr_en, cov_item.rd_en, cov_item.almostfull;
    28                                               		 	wr_rd_empty: cross cov_item.wr_en, cov_item.rd_en, cov_item.empty;
    29                                               		 	wr_rd_almostempty: cross cov_item.wr_en, cov_item.rd_en, cov_item.almostempty;
    30                                               		 	wr_rd_overflow: cross cov_item.wr_en, cov_item.rd_en, cov_item.overflow;
    31                                               		 	wr_rd_underflow: cross cov_item.wr_en, cov_item.rd_en, cov_item.underflow;
    32                                               		 	wr_rd_wr_ack: cross cov_item.wr_en, cov_item.rd_en, cov_item.wr_ack;
    33                                               		endgroup
    34                                               
    35                                               		// Constructor
    36                                               		function new(string name = "FIFO_coverage", uvm_component parent=null);
    37              1                          1     			super.new(name, parent);
    38              1                          1     			FIFO_cvg = new();
    39                                               		endfunction
    40                                               	
    41                                               		function void build_phase(uvm_phase phase);
    42              1                          1     			super.build_phase(phase);
    43              1                          1     			cov_export = new("cov_export", this);
    44              1                          1     			cov_fifo = new("cov_fifo", this);			
    45                                               		endfunction
    46                                               
    47                                               		function void connect_phase(uvm_phase phase);
    48              1                          1     			super.connect_phase(phase);
    49              1                          1     			cov_export.connect(cov_fifo.analysis_export);
    50                                               		endfunction
    51                                               
    52                                               		task run_phase(uvm_phase phase);
    53              1                          1     			super.run_phase(phase);
    54              1                          1     			forever begin
    55              1                      10033     				cov_fifo.get(cov_item);
    56              1                      10032     				FIFO_cvg.sample();


=================================================================================
=== Instance: /FIFO_monitor
=== Design Unit: work.FIFO_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    53                                     10032     Count coming in to IF
    53              1                    ***0***     				`uvm_info("run phase", rsp_seq_item.convert2string(), UVM_HIGH)
                                           10032     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /FIFO_monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    1                                                package FIFO_monitor;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                			
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                	class FIFO_monitor extends  uvm_monitor;
    8                                                	
    9                                                	/*-------------------------------------------------------------------------------
    10                                               	-- Interface, port, fields
    11                                               	-------------------------------------------------------------------------------*/
    12                                               		
    13                                               	
    14                                               	/*-------------------------------------------------------------------------------
    15                                               	-- UVM Factory register
    16                                               	-------------------------------------------------------------------------------*/
    17                                               		// Provide implementations of virtual methods such as get_type_name and create
    18              1                    ***0***     		`uvm_component_utils(FIFO_monitor)
    18              2                    ***0***     
    18              3                          2     
    19                                               		virtual FIFO_interface FIFO_vif;
    20                                               		FIFO_sequence_item rsp_seq_item;
    21                                               		uvm_analysis_port#(FIFO_sequence_item) mon_ap;
    22                                               	/*-------------------------------------------------------------------------------
    23                                               	-- Functions
    24                                               	-------------------------------------------------------------------------------*/
    25                                               		// Constructor
    26                                               		function new(string name = "FIFO_monitor", uvm_component parent=null);
    27              1                          1     			super.new(name, parent);
    28                                               		endfunction
    29                                               		
    30                                               		function void build_phase(uvm_phase phase);
    31              1                          1     			super.build_phase(phase);
    32              1                          1     			mon_ap = new("mon_ap", this);
    33                                               		endfunction
    34                                               
    35                                               		task run_phase(uvm_phase phase);
    36              1                          1     			super.run_phase(phase);
    37              1                          1     			forever begin
    38              1                      10033     				rsp_seq_item = FIFO_sequence_item::type_id::create("rsp_seq_item");
    39              1                      10033     				@(negedge FIFO_vif.clk);
    40              1                      10032     				rsp_seq_item.data_in = FIFO_vif.data_in;
    41              1                      10032     				rsp_seq_item.rst_n = FIFO_vif.rst_n;
    42              1                      10032     				rsp_seq_item.wr_en = FIFO_vif.wr_en;
    43              1                      10032     				rsp_seq_item.rd_en = FIFO_vif.rd_en;
    44              1                      10032     				rsp_seq_item.data_out = FIFO_vif.data_out;
    45              1                      10032     				rsp_seq_item.wr_ack = FIFO_vif.wr_ack;
    46              1                      10032     				rsp_seq_item.overflow = FIFO_vif.overflow;
    47              1                      10032     				rsp_seq_item.full = FIFO_vif.full;
    48              1                      10032     				rsp_seq_item.empty = FIFO_vif.empty;
    49              1                      10032     				rsp_seq_item.almostfull = FIFO_vif.almostfull;
    50              1                      10032     				rsp_seq_item.almostempty = FIFO_vif.almostempty;
    51              1                      10032     				rsp_seq_item.underflow = FIFO_vif.underflow;
    52              1                      10032     				mon_ap.write(rsp_seq_item);
    53              1                    ***0***     				`uvm_info("run phase", rsp_seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /FIFO_driver
=== Design Unit: work.FIFO_driver
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_driver

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
------------------------------------IF Branch------------------------------------
    40                                     10032     Count coming in to IF
    40              1                    ***0***     				`uvm_info("run phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
                                           10032     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_driver --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
    1                                                package FIFO_driver;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                			
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                	class FIFO_driver extends  uvm_driver#(FIFO_sequence_item);
    8                                                	
    9                                                	/*-------------------------------------------------------------------------------
    10                                               	-- Interface, port, fields
    11                                               	-------------------------------------------------------------------------------*/
    12                                               		
    13                                               	
    14                                               	/*-------------------------------------------------------------------------------
    15                                               	-- UVM Factory register
    16                                               	-------------------------------------------------------------------------------*/
    17                                               		// Provide implementations of virtual methods such as get_type_name and create
    18              1                    ***0***     		`uvm_component_utils(FIFO_driver)
    18              2                    ***0***     
    18              3                          2     
    19                                               		FIFO_sequence_item stim_seq_item;
    20                                               		virtual FIFO_interface FIFO_vif;
    21                                               	/*-------------------------------------------------------------------------------
    22                                               	-- Functions
    23                                               	-------------------------------------------------------------------------------*/
    24                                               		// Constructor
    25                                               		function new(string name = "FIFO_driver", uvm_component parent=null);
    26              1                          1     			super.new(name, parent);
    27                                               		endfunction
    28                                               		
    29                                               		task run_phase(uvm_phase phase);
    30              1                          1     			super.run_phase(phase);
    31              1                          1     			forever begin
    32              1                      10033     				stim_seq_item = FIFO_sequence_item::type_id::create("stim_seq_item");
    33              1                      10033     				seq_item_port.get_next_item(stim_seq_item);
    34              1                      10032     				FIFO_vif.data_in = stim_seq_item.data_in;
    35              1                      10032     				FIFO_vif.rst_n = stim_seq_item.rst_n;
    36              1                      10032     				FIFO_vif.wr_en = stim_seq_item.wr_en;
    37              1                      10032     				FIFO_vif.rd_en = stim_seq_item.rd_en;
    38              1                      10032     				@(negedge FIFO_vif.clk);
    39              1                      10032     				seq_item_port.item_done();
    40              1                    ***0***     				`uvm_info("run phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /FIFO_config
=== Design Unit: work.FIFO_config
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_config

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config.sv
------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              1                    ***0***     		`uvm_object_utils(FIFO_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              2                    ***0***     		`uvm_object_utils(FIFO_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              3                    ***0***     		`uvm_object_utils(FIFO_config)
    16              4                    ***0***     		`uvm_object_utils(FIFO_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              5                    ***0***     		`uvm_object_utils(FIFO_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                   ***0***     Count coming in to IF
    16              6                    ***0***     		`uvm_object_utils(FIFO_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_config --

  File FIFO_config.sv
----------------Focused Condition View-------------------
Line       16 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       16 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /FIFO_config --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config.sv
    1                                                package FIFO_config;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                
    5                                                	class FIFO_config extends  uvm_object;
    6                                                	
    7                                                	/*-------------------------------------------------------------------------------
    8                                                	-- Interface, port, fields
    9                                                	-------------------------------------------------------------------------------*/
    10                                               		
    11                                               	
    12                                               	/*-------------------------------------------------------------------------------
    13                                               	-- UVM Factory register
    14                                               	-------------------------------------------------------------------------------*/
    15                                               		// Provide implementations of virtual methods such as get_type_name and create
    16              1                    ***0***     		`uvm_object_utils(FIFO_config)
    16              2                    ***0***     
    16              3                    ***0***     
    16              4                    ***0***     
    16              5                    ***0***     
    16              6                    ***0***     
    16              7                    ***0***     
    16              8                    ***0***     
    16              9                    ***0***     
    16             10                    ***0***     
    17                                               		virtual FIFO_interface FIFO_vif;
    18                                               	/*-------------------------------------------------------------------------------
    19                                               	-- Functions
    20                                               	-------------------------------------------------------------------------------*/
    21                                               		// Constructor
    22                                               		function new(string name = "FIFO_config");
    23              1                          1     			super.new(name);


=================================================================================
=== Instance: /FIFO_sequencer
=== Design Unit: work.FIFO_sequencer
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_sequencer --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sequencer.sv
    1                                                package FIFO_sequencer;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                			
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                class FIFO_sequencer extends  uvm_sequencer#(FIFO_sequence_item);
    8                                                
    9                                                /*-------------------------------------------------------------------------------
    10                                               -- Interface, port, fields
    11                                               -------------------------------------------------------------------------------*/
    12                                               	
    13                                               
    14                                               /*-------------------------------------------------------------------------------
    15                                               -- UVM Factory register
    16                                               -------------------------------------------------------------------------------*/
    17                                               	// Provide implementations of virtual methods such as get_type_name and create
    18              1                    ***0***     	`uvm_component_utils(FIFO_sequencer)
    18              2                    ***0***     
    18              3                          2     
    19                                               
    20                                               /*-------------------------------------------------------------------------------
    21                                               -- Functions
    22                                               -------------------------------------------------------------------------------*/
    23                                               	// Constructor
    24                                               	function new(string name = "FIFO_sequencer", uvm_component parent=null);
    25              1                          1     		super.new(name, parent);


=================================================================================
=== Instance: /FIFO_agent
=== Design Unit: work.FIFO_agent
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_agent

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***     			if (!(uvm_config_db#(FIFO_config)::get(this, "", "CFG", FIFO_cfg)))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     				`uvm_fatal("build phase", "Agent - unable to get configuration object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_agent --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agent.sv
    1                                                package FIFO_agent;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                	import FIFO_sequencer::*;
    5                                                	import FIFO_config::*;
    6                                                	import FIFO_driver::*;
    7                                                	import FIFO_monitor::*;
    8                                                	
    9                                                	`include "uvm_macros.svh"
    10                                               
    11                                               	class FIFO_agent extends  uvm_agent;
    12                                               	
    13                                               	/*-------------------------------------------------------------------------------
    14                                               	-- Interface, port, fields
    15                                               	-------------------------------------------------------------------------------*/
    16                                               		
    17                                               	
    18                                               	/*-------------------------------------------------------------------------------
    19                                               	-- UVM Factory register
    20                                               	-------------------------------------------------------------------------------*/
    21                                               		// Provide implementations of virtual methods such as get_type_name and create
    22              1                    ***0***     		`uvm_component_utils(FIFO_agent)
    22              2                    ***0***     
    22              3                          2     
    23                                               		uvm_analysis_port#(FIFO_sequence_item) agt_ap;
    24                                               		FIFO_config FIFO_cfg;
    25                                               		FIFO_monitor mon;
    26                                               		FIFO_driver drv;
    27                                               		FIFO_sequencer sqr;
    28                                               	/*-------------------------------------------------------------------------------
    29                                               	-- Functions
    30                                               	-------------------------------------------------------------------------------*/
    31                                               		// Constructor
    32                                               		function new(string name = "FIFO_agent", uvm_component parent=null);
    33              1                          1     			super.new(name, parent);
    34                                               		endfunction
    35                                               		
    36                                               		function void build_phase(uvm_phase phase);
    37              1                          1     			super.build_phase(phase);
    38                                               
    39                                               			if (!(uvm_config_db#(FIFO_config)::get(this, "", "CFG", FIFO_cfg)))
    40              1                    ***0***     				`uvm_fatal("build phase", "Agent - unable to get configuration object")
    41                                               
    42              1                          1     			sqr = FIFO_sequencer::type_id::create("sqr", this);
    43              1                          1     			drv = FIFO_driver::type_id::create("drv", this);
    44              1                          1     			mon = FIFO_monitor::type_id::create("mon", this);			
    45              1                          1     			agt_ap = new("agt_ap", this);
    46                                               		endfunction
    47                                               
    48                                               		function void connect_phase(uvm_phase phase);
    49              1                          1     			super.connect_phase(phase);
    50              1                          1     			drv.FIFO_vif = FIFO_cfg.FIFO_vif;
    51              1                          1     			mon.FIFO_vif = FIFO_cfg.FIFO_vif;
    52              1                          1     			drv.seq_item_port.connect(sqr.seq_item_export);
    53              1                          1     			mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /FIFO_env
=== Design Unit: work.FIFO_env
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /FIFO_env --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_env.sv
    1                                                package FIFO_env;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_agent::*;
    4                                                	import FIFO_coverage::*;
    5                                                	import FIFO_scoreboard::*;
    6                                                	
    7                                                	`include "uvm_macros.svh"
    8                                                
    9                                                	class FIFO_env extends  uvm_env;
    10                                               	
    11                                               	/*-------------------------------------------------------------------------------
    12                                               	-- Interface, port, fields
    13                                               	-------------------------------------------------------------------------------*/
    14                                               		
    15                                               	
    16                                               	/*-------------------------------------------------------------------------------
    17                                               	-- UVM Factory register
    18                                               	-------------------------------------------------------------------------------*/
    19                                               		// Provide implementations of virtual methods such as get_type_name and create
    20              1                    ***0***     		`uvm_component_utils(FIFO_env)
    20              2                    ***0***     
    20              3                          2     
    21                                               		FIFO_agent agt;
    22                                               		FIFO_coverage cov;
    23                                               		FIFO_scoreboard sb;
    24                                               	/*-------------------------------------------------------------------------------
    25                                               	-- Functions
    26                                               	-------------------------------------------------------------------------------*/
    27                                               		// Constructor
    28                                               		function new(string name = "FIFO_env", uvm_component parent=null);
    29              1                          1     			super.new(name, parent);
    30                                               		endfunction
    31                                               		
    32                                               		function void build_phase(uvm_phase phase);
    33              1                          1     			super.build_phase(phase);
    34              1                          1     				agt = FIFO_agent::type_id::create("agt", this);
    35              1                          1     				cov = FIFO_coverage::type_id::create("cov", this);
    36              1                          1     				sb = FIFO_scoreboard::type_id::create("sb", this);
    37                                               		endfunction
    38                                               
    39                                               		function void connect_phase(uvm_phase phase);
    40              1                          1     			super.connect_phase(phase);
    41              1                          1     			agt.agt_ap.connect(cov.cov_export);
    42              1                          1     			agt.agt_ap.connect(sb.sb_export);			


=================================================================================
=== Instance: /FIFO_reset_sequence
=== Design Unit: work.FIFO_reset_sequence
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_reset_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_reset_sequence.sv
------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***     		`uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                         1     Count coming in to IF
    18              2                    ***0***     		`uvm_object_utils(FIFO_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              3                    ***0***     		`uvm_object_utils(FIFO_reset_sequence)
    18              4                    ***0***     		`uvm_object_utils(FIFO_reset_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                         1     Count coming in to IF
    18              5                    ***0***     		`uvm_object_utils(FIFO_reset_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              6                    ***0***     		`uvm_object_utils(FIFO_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_reset_sequence --

  File FIFO_reset_sequence.sv
----------------Focused Condition View-------------------
Line       18 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       18 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /FIFO_reset_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_reset_sequence.sv
    1                                                package FIFO_reset_sequence;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                			
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                	class FIFO_reset_sequence extends  uvm_sequence#(FIFO_sequence_item);
    8                                                	
    9                                                	/*-------------------------------------------------------------------------------
    10                                               	-- Interface, port, fields
    11                                               	-------------------------------------------------------------------------------*/
    12                                               		
    13                                               	
    14                                               	/*-------------------------------------------------------------------------------
    15                                               	-- UVM Factory register
    16                                               	-------------------------------------------------------------------------------*/
    17                                               		// Provide implementations of virtual methods such as get_type_name and create
    18              1                    ***0***     		`uvm_object_utils(FIFO_reset_sequence)
    18              2                    ***0***     
    18              3                    ***0***     
    18              4                    ***0***     
    18              5                    ***0***     
    18              6                          1     
    18              7                    ***0***     
    18              8                    ***0***     
    18              9                          1     
    18             10                    ***0***     
    19                                               		FIFO_sequence_item seq_item;
    20                                               	/*-------------------------------------------------------------------------------
    21                                               	-- Functions
    22                                               	-------------------------------------------------------------------------------*/
    23                                               		// Constructor
    24                                               		function new(string name = "FIFO_reset_sequence");
    25              1                          1     			super.new(name);
    26                                               		endfunction
    27                                               		
    28                                               		task body();
    29              1                          1     			seq_item = FIFO_sequence_item::type_id::create("seq_item");
    30              1                          1     			start_item(seq_item);
    31              1                          1     			seq_item.data_in = 16'hFFFF;
    32              1                          1     			seq_item.rst_n = 0;
    33              1                          1     			seq_item.wr_en = 1;
    34              1                          1     			seq_item.rd_en = 1;
    35              1                          1     			finish_item(seq_item);


=================================================================================
=== Instance: /FIFO_main_sequence
=== Design Unit: work.FIFO_main_sequence
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_main_sequence/FIFO_main_sequence/body/#ublk#190330725#68/immed__71
                     FIFO_main_sequence.sv(71)          0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_main_sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_main_sequence.sv
------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***     		`uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                         1     Count coming in to IF
    18              2                    ***0***     		`uvm_object_utils(FIFO_main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              3                    ***0***     		`uvm_object_utils(FIFO_main_sequence)
    18              4                    ***0***     		`uvm_object_utils(FIFO_main_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                         1     Count coming in to IF
    18              5                    ***0***     		`uvm_object_utils(FIFO_main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              6                    ***0***     		`uvm_object_utils(FIFO_main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_main_sequence --

  File FIFO_main_sequence.sv
----------------Focused Condition View-------------------
Line       18 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       18 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      43        35         8    81.39%

================================Statement Details================================

Statement Coverage for instance /FIFO_main_sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_main_sequence.sv
    1                                                package FIFO_main_sequence;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_sequence_item::*;
    4                                                			
    5                                                	`include "uvm_macros.svh"
    6                                                
    7                                                	class FIFO_main_sequence extends  uvm_sequence#(FIFO_sequence_item);
    8                                                	
    9                                                	/*-------------------------------------------------------------------------------
    10                                               	-- Interface, port, fields
    11                                               	-------------------------------------------------------------------------------*/
    12                                               		
    13                                               	
    14                                               	/*-------------------------------------------------------------------------------
    15                                               	-- UVM Factory register
    16                                               	-------------------------------------------------------------------------------*/
    17                                               		// Provide implementations of virtual methods such as get_type_name and create
    18              1                    ***0***     		`uvm_object_utils(FIFO_main_sequence)
    18              2                    ***0***     
    18              3                    ***0***     
    18              4                    ***0***     
    18              5                    ***0***     
    18              6                          1     
    18              7                    ***0***     
    18              8                    ***0***     
    18              9                          1     
    18             10                    ***0***     
    19                                               		FIFO_sequence_item seq_item;
    20                                               	/*-------------------------------------------------------------------------------
    21                                               	-- Functions
    22                                               	-------------------------------------------------------------------------------*/
    23                                               		// Constructor
    24                                               		function new(string name = "FIFO_main_sequence");
    25              1                          1     			super.new(name);
    26                                               		endfunction
    27                                               		
    28                                               		task body();
    29                                               			//write
    30              1                         10     			repeat (10) begin
    31              1                         10     				seq_item=FIFO_sequence_item::type_id::create("seq_item");
    32              1                         10     				start_item(seq_item);
    33              1                         10     				seq_item.rst_n=1;
    34              1                         10     				seq_item.wr_en=1;
    35              1                         10     				seq_item.rd_en=0;
    36              1                         10     				seq_item.data_in=$random();
    37              1                         10     				finish_item(seq_item);
    38                                               			end
    39                                               
    40                                               			//read
    41              1                         10     			repeat (10) begin
    42              1                         10     				seq_item=FIFO_sequence_item::type_id::create("seq_item");
    43              1                         10     				start_item(seq_item);
    44              1                         10     				seq_item.rst_n=1;
    45              1                         10     				seq_item.wr_en=0;
    46              1                         10     				seq_item.rd_en=1;
    47              1                         10     				seq_item.data_in=$random();
    48              1                         10     				finish_item(seq_item);
    49                                               			end
    50                                               
    51                                               			//write_read
    52              1                         10     			repeat (10) begin
    53              1                         10     				seq_item=FIFO_sequence_item::type_id::create("seq_item");
    54              1                         10     				start_item(seq_item);
    55              1                         10     				seq_item.rst_n=1;
    56              1                         10     				seq_item.wr_en=1;
    57              1                         10     				seq_item.rd_en=1;
    58              1                         10     				seq_item.data_in=$random();
    59              1                         10     				finish_item(seq_item);
    60                                               			end
    61                                               
    62              1                          1     			seq_item=FIFO_sequence_item::type_id::create("seq_item");
    63              1                          1     			start_item(seq_item);
    64              1                          1     			seq_item.rst_n=0;
    65              1                          1     			finish_item(seq_item);
    66                                               
    67                                               			//random
    68              1                      10000     			repeat (10000) begin
    69              1                      10000     				seq_item=FIFO_sequence_item::type_id::create("seq_item");
    70              1                      10000     				start_item(seq_item);
    71                                               				assert(seq_item.randomize());
    72              1                      10000     				finish_item(seq_item);


=================================================================================
=== Instance: /FIFO_test
=== Design Unit: work.FIFO_test
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         5         7    41.66%

================================Branch Details================================

Branch Coverage for instance /FIFO_test

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
------------------------------------IF Branch------------------------------------
    42                                         1     Count coming in to IF
    42              1                    ***0***     			if (!(uvm_config_db#(virtual FIFO_interface)::get(this, "", "FIFO_interface", FIFO_cfg.FIFO_vif)))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***     				`uvm_fatal("build_phase", "unable to get vitual interface from top module");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1     			`uvm_info("run phase", "Reset Asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1     			`uvm_info("run phase", "Reset Asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1     			`uvm_info("run phase", "Stimulus Generation Started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     			`uvm_info("run phase", "Stimulus Generation Ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        17         3    85.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_test --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
    1                                                package FIFO_test;
    2                                                	import uvm_pkg::*;
    3                                                	import FIFO_config::*;
    4                                                	import FIFO_main_sequence::*;
    5                                                	import FIFO_reset_sequence::*;
    6                                                	import FIFO_env::*;
    7                                                	
    8                                                	`include "uvm_macros.svh"
    9                                                
    10                                               	class FIFO_test extends  uvm_test;
    11                                               
    12                                               	/*-------------------------------------------------------------------------------
    13                                               	-- Interface, port, fields
    14                                               	-------------------------------------------------------------------------------*/
    15                                               		
    16                                               
    17                                               	/*-------------------------------------------------------------------------------
    18                                               	-- UVM Factory register
    19                                               	-------------------------------------------------------------------------------*/
    20                                               		// Provide implementations of virtual methods such as get_type_name and create
    21              1                    ***0***     		`uvm_component_utils(FIFO_test)
    21              2                    ***0***     
    21              3                          4     
    22                                               		FIFO_config FIFO_cfg;
    23                                               		FIFO_env env;
    24                                               		FIFO_main_sequence main_seq;
    25                                               		FIFO_reset_sequence reset_seq;
    26                                               	/*-------------------------------------------------------------------------------
    27                                               	-- Functions
    28                                               	-------------------------------------------------------------------------------*/
    29                                               		// Constructor
    30                                               		function new(string name = "FIFO_test", uvm_component parent=null);
    31              1                          1     			super.new(name, parent);
    32                                               		endfunction
    33                                               
    34                                               		function void build_phase(uvm_phase phase);
    35              1                          1     			super.build_phase(phase);
    36                                               
    37              1                          1     			FIFO_cfg = FIFO_config::type_id::create("FIFO_cfg");
    38              1                          1     			main_seq = FIFO_main_sequence::type_id::create("main_seq");
    39              1                          1     			reset_seq = FIFO_reset_sequence::type_id::create("reset_seq");
    40              1                          1     			env = FIFO_env::type_id::create("env", this);
    41                                               			
    42                                               			if (!(uvm_config_db#(virtual FIFO_interface)::get(this, "", "FIFO_interface", FIFO_cfg.FIFO_vif)))
    43              1                    ***0***     				`uvm_fatal("build_phase", "unable to get vitual interface from top module");
    44                                               
    45              1                          1     			uvm_config_db#(FIFO_config)::set(this, "*", "CFG", FIFO_cfg);
    46                                               		endfunction
    47                                               
    48                                               		task run_phase(uvm_phase phase);
    49              1                          1     			super.run_phase(phase);
    50              1                          1     			phase.raise_objection(this);
    51                                               
    52              1                          1     			`uvm_info("run phase", "Reset Asserted", UVM_LOW);
    53              1                          1     			reset_seq.start(env.agt.sqr);
    54              1                          1     			`uvm_info("run phase", "Reset Asserted", UVM_LOW);
    55                                               
    56              1                          1     			`uvm_info("run phase", "Stimulus Generation Started", UVM_LOW);
    57              1                          1     			main_seq.start(env.agt.sqr);
    58              1                          1     			`uvm_info("run phase", "Stimulus Generation Ended", UVM_LOW);
    59                                               
    60              1                          1     			phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_coverage/FIFO_coverage/FIFO_cvg            98.14%        100          -    Uncovered            
    covered/total bins:                                    88         92          -                      
    missing/total bins:                                     4         92          -                      
    % Hit:                                             95.65%        100          -                      
    Coverpoint #cov_item.wr_en__0#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__1#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.wr_ack__2#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4805          1          -    Covered              
        bin auto[1]                                      5226          1          -    Covered              
    Coverpoint #cov_item.wr_en__3#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__4#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.underflow__5#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9683          1          -    Covered              
        bin auto[1]                                       349          1          -    Covered              
    Coverpoint #cov_item.wr_en__6#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__7#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.overflow__8#                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7907          1          -    Covered              
        bin auto[1]                                      2125          1          -    Covered              
    Coverpoint #cov_item.wr_en__9#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__10#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.almostempty__11#             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8976          1          -    Covered              
        bin auto[1]                                      1056          1          -    Covered              
    Coverpoint #cov_item.wr_en__12#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__13#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.empty__14#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9167          1          -    Covered              
        bin auto[1]                                       865          1          -    Covered              
    Coverpoint #cov_item.wr_en__15#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.rd_en__16#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7003          1          -    Covered              
        bin auto[1]                                      3028          1          -    Covered              
    Coverpoint #cov_item.almostfull__17#              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      8283          1          -    Covered              
        bin auto[1]                                      1749          1          -    Covered              
    Coverpoint #cov_item.wr_en__18#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3040          1          -    Covered              
        bin auto[1]                                      6991          1          -    Covered              
    Coverpoint #cov_item.full__19#                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7487          1          -    Covered              
        bin auto[1]                                      2545          1          -    Covered              
    Cross wr_full                                     100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1]>                        2000          1          -    Covered              
            bin <auto[0],auto[1]>                         545          1          -    Covered              
            bin <auto[1],auto[0]>                        4991          1          -    Covered              
            bin <auto[0],auto[0]>                        2495          1          -    Covered              
    Cross wr_rd_almostfull                            100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 879          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 196          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 356          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 318          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1262          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 691          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4494          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1835          1          -    Covered              
    Cross wr_rd_empty                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  96          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 235          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 238          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 295          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2045          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 652          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4612          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1858          1          -    Covered              
    Cross wr_rd_almostempty                           100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 400          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  63          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 377          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 216          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1741          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 824          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4473          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1937          1          -    Covered              
    Cross wr_rd_overflow                               75.00%        100          -    Uncovered            
        covered/total bins:                                 6          8          -                      
        missing/total bins:                                 2          8          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 636          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1489          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1505          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 887          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3361          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2153          1          -    Covered              
            bin <auto[0],*,auto[1]>                         0          1          2    ZERO                 
    Cross wr_rd_underflow                              75.00%        100          -    Uncovered            
        covered/total bins:                                 6          8          -                      
        missing/total bins:                                 2          8          -                      
        % Hit:                                         75.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 241          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 108          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1900          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 779          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4850          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2153          1          -    Covered              
            bin <*,auto[0],auto[1]>                         0          1          2    ZERO                 
    Cross wr_rd_wr_ack                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1599          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  21          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                3543          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  62          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 541          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 866          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                1307          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2091          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 98.14%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/FIFO_top/dut/underflow_c                FIFO   Verilog  SVA  FIFO.sv(90)      252 Covered   
/FIFO_top/dut/overflow_c                 FIFO   Verilog  SVA  FIFO.sv(93)     1620 Covered   
/FIFO_top/dut/wrk_ack_c                  FIFO   Verilog  SVA  FIFO.sv(96)     4717 Covered   
/FIFO_top/dut/mem_count_up_c             FIFO   Verilog  SVA  FIFO.sv(99)     3247 Covered   
/FIFO_top/dut/mem_count_down_c           FIFO   Verilog  SVA  FIFO.sv(102)     727 Covered   
/FIFO_top/dut/wr_ptr_zero_c              FIFO   Verilog  SVA  FIFO.sv(105)     279 Covered   
/FIFO_top/dut/rd_ptr_zero_c              FIFO   Verilog  SVA  FIFO.sv(108)      55 Covered   
/FIFO_top/dut/wr_pt_over_zero_c          FIFO   Verilog  SVA  FIFO.sv(111)    3044 Covered   
/FIFO_top/dut/rd_ptr_over_zero_c         FIFO   Verilog  SVA  FIFO.sv(114)     697 Covered   
/FIFO_top/dut/write_in_mem_c             FIFO   Verilog  SVA  FIFO.sv(118)    4717 Covered   
/FIFO_top/dut/c_reset                    FIFO   Verilog  SVA  FIFO.sv(123)     464 Covered   
/FIFO_top/dut/full_c                     FIFO   Verilog  SVA  FIFO.sv(127)     802 Covered   
/FIFO_top/dut/almostfull_c               FIFO   Verilog  SVA  FIFO.sv(131)    1431 Covered   
/FIFO_top/dut/empty_c                    FIFO   Verilog  SVA  FIFO.sv(135)    1038 Covered   
/FIFO_top/dut/almostempty_c              FIFO   Verilog  SVA  FIFO.sv(139)     840 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 15

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/dut/underflow_a
                     FIFO.sv(89)                        0          1
/FIFO_top/dut/overflow_a
                     FIFO.sv(92)                        0          1
/FIFO_top/dut/wrk_ack_a
                     FIFO.sv(95)                        0          1
/FIFO_top/dut/mem_count_up_a
                     FIFO.sv(98)                        0          1
/FIFO_top/dut/mem_count_down_a
                     FIFO.sv(101)                       0          1
/FIFO_top/dut/wr_ptr_zero_a
                     FIFO.sv(104)                       0          1
/FIFO_top/dut/rd_ptr_zero_a
                     FIFO.sv(107)                       0          1
/FIFO_top/dut/wr_ptr_over_zero_a
                     FIFO.sv(110)                       0          1
/FIFO_top/dut/rd_ptr_over_zero_a
                     FIFO.sv(113)                       0          1
/FIFO_top/dut/write_in_mem_a
                     FIFO.sv(117)                       0          1
/FIFO_top/dut/a_reset
                     FIFO.sv(122)                       0          1
/FIFO_top/dut/full_a FIFO.sv(126)                       0          1
/FIFO_top/dut/almostfull_a
                     FIFO.sv(130)                       0          1
/FIFO_top/dut/empty_a
                     FIFO.sv(134)                       0          1
/FIFO_top/dut/almostempty_a
                     FIFO.sv(138)                       0          1
/FIFO_main_sequence/FIFO_main_sequence/body/#ublk#190330725#68/immed__71
                     FIFO_main_sequence.sv(71)          0          1

Total Coverage By Instance (filtered view): 86.91%

