#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul  1 11:14:22 2024
# Process ID: 6457
# Current directory: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado
# Command line: vivado
# Log file: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/vivado.log
# Journal file: /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/vivado.jou
# Running On        :ax
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency     :4002.294 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8185 MB
# Swap memory       :16383 MB
# Total Virtual     :24569 MB
# Available Virtual :22436 MB
#-----------------------------------------------------------
start_gui
create_project lab3 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3 -part xc7a35tcpg236-1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/seg7.v
update_compile_order -fileset sources_1
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/lab3.srcs/constrs_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
synth_design -top seg7 -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/top_tb.v
update_compile_order -fileset sim_1
launch_simulation
source seg7.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
open_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/seg7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_sim
add_files -norecurse /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FourBitAdder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/top.v
update_compile_order -fileset sources_1
add_files -norecurse /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/FullAdder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
close_sim
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/top_constr.xdc
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/constr/seg7_constr.xdc
refresh_design
refresh_design
launch_simulation
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
refresh_design
close_sim
launch_simulation
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
refresh_design
close_sim
launch_simulation
source top_tb.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
source top_tb.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
refresh_design
close_sim
launch_simulation
source top_tb.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
refresh_design
reset_run synth_1
close_sim
launch_simulation
source top_tb.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
refresh_design
close_sim
launch_simulation
source top_tb.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
source top_tb.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
source top_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v] -no_script -reset -force -quiet
remove_files  /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2-4.v
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/vsrc/Decoder2_4.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder2_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/Decoder2_4_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/sim/Decoder2_4_tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder2_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder2_4_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
synth_design -top Decoder2_4 -part xc7a35tcpg236-1 -lint 
current_design rtl_1
close_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source Decoder2_4_tb.tcl
close_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab3/vivado/lab3/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
close_sim
