--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml uart.twx uart.ncd -o uart.twr uart.pcf

Design file:              uart.ncd
Physical constraint file: uart.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
txd_data<0> |    1.065(R)|      SLOW  |   -0.127(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_data<1> |    1.296(R)|      SLOW  |   -0.344(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_data<2> |    0.887(R)|      SLOW  |    0.043(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_data<3> |    1.437(R)|      SLOW  |   -0.488(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_data<4> |    1.470(R)|      SLOW  |   -0.519(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_data<5> |    1.524(R)|      SLOW  |   -0.569(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_data<6> |    1.301(R)|      SLOW  |   -0.355(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_data<7> |    1.720(R)|      SLOW  |   -0.750(R)|      SLOW  |clk_BUFGP         |   0.000|
txd_start   |    1.339(R)|      SLOW  |   -0.003(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
busy        |         7.140(R)|      SLOW  |         3.730(R)|      FAST  |clk_BUFGP         |   0.000|
txd         |         7.459(R)|      SLOW  |         3.936(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.826|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 06 09:24:03 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



