#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5580663e3880 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
RS_0x7fbb84b823a8 .resolv tri, L_0x55806644c230, L_0x55806644d060;
v0x558066438350_0 .net8 "Datos", 15 0, RS_0x7fbb84b823a8;  2 drivers
v0x558066438430_0 .net "Direcciones", 17 0, L_0x55806644d2b0;  1 drivers
v0x5580664384f0_0 .var "buttons", 3 0;
v0x5580664385e0_0 .var "clk", 0 0;
v0x558066438680_0 .net "g_led", 7 0, L_0x55806644d3c0;  1 drivers
v0x5580664387e0_0 .net "r_led", 9 0, L_0x55806644d350;  1 drivers
v0x5580664388f0_0 .var/i "regid", 31 0;
v0x5580664389d0 .array/s "registros", 0 15, 15 0;
v0x558066438a90_0 .var "reset", 0 0;
v0x558066438bc0_0 .net "sram_control", 4 0, v0x5580664258f0_0;  1 drivers
v0x558066438c80_0 .var "switches", 9 0;
S_0x5580663eccd0 .scope module, "micpu" "dataloger" 2 27, 3 3 0, S_0x5580663e3880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "buttons";
    .port_info 3 /INPUT 10 "switches";
    .port_info 4 /OUTPUT 5 "sram_control";
    .port_info 5 /OUTPUT 8 "g_led";
    .port_info 6 /OUTPUT 10 "r_led";
    .port_info 7 /OUTPUT 18 "direcciones";
    .port_info 8 /INOUT 16 "datos";
v0x558066437870_0 .net "buttons", 3 0, v0x5580664384f0_0;  1 drivers
v0x558066437950_0 .net "clk", 0 0, v0x5580664385e0_0;  1 drivers
v0x558066437c00_0 .net8 "datos", 15 0, RS_0x7fbb84b823a8;  alias, 2 drivers
v0x558066437ca0_0 .net "direcciones", 17 0, L_0x55806644d2b0;  alias, 1 drivers
v0x558066437d40_0 .net "direcciones_cpu", 15 0, L_0x55806644c750;  1 drivers
v0x558066437de0_0 .net "g_led", 7 0, L_0x55806644d3c0;  alias, 1 drivers
v0x558066437ea0_0 .net "oe", 0 0, L_0x55806644cff0;  1 drivers
v0x558066437f40_0 .net "r_led", 9 0, L_0x55806644d350;  alias, 1 drivers
v0x558066437fe0_0 .net "reset", 0 0, v0x558066438a90_0;  1 drivers
v0x558066438110_0 .net "sram_control", 4 0, v0x5580664258f0_0;  alias, 1 drivers
v0x5580664381b0_0 .net "switches", 9 0, v0x558066438c80_0;  1 drivers
S_0x5580663e3650 .scope module, "entrada_salida" "io_manager" 3 17, 4 3 0, S_0x5580663eccd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "dir_in";
    .port_info 1 /INPUT 4 "buttons";
    .port_info 2 /INPUT 10 "switches";
    .port_info 3 /INPUT 1 "oe";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 5 "sram_control";
    .port_info 7 /OUTPUT 10 "LED_R";
    .port_info 8 /OUTPUT 8 "LED_G";
    .port_info 9 /OUTPUT 18 "dir_out";
    .port_info 10 /INOUT 16 "Datos";
L_0x55806644d350 .functor BUFZ 10, v0x558066424040_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x55806644d3c0 .functor BUFZ 8, v0x55806640c900_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558066424c60_0 .net8 "Datos", 15 0, RS_0x7fbb84b823a8;  alias, 2 drivers
v0x558066424d40_0 .net "LED_G", 7 0, L_0x55806644d3c0;  alias, 1 drivers
v0x558066424e00_0 .net "LED_R", 9 0, L_0x55806644d350;  alias, 1 drivers
L_0x7fbb84b397b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558066424ec0_0 .net/2u *"_ivl_4", 1 0, L_0x7fbb84b397b0;  1 drivers
v0x558066424fa0_0 .net "buttons", 3 0, v0x5580664384f0_0;  alias, 1 drivers
v0x5580664250d0_0 .var "ce_g", 0 0;
v0x558066425170_0 .var "ce_r", 0 0;
v0x558066425210_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x5580664252b0_0 .net "data_in", 15 0, L_0x55806644d100;  1 drivers
v0x558066425380_0 .var "data_out", 15 0;
v0x558066425450_0 .net "dir_in", 15 0, L_0x55806644c750;  alias, 1 drivers
v0x5580664254f0_0 .net "dir_out", 17 0, L_0x55806644d2b0;  alias, 1 drivers
v0x5580664255d0_0 .net "gled_out", 7 0, v0x55806640c900_0;  1 drivers
v0x5580664256c0_0 .net "oe", 0 0, L_0x55806644cff0;  alias, 1 drivers
v0x558066425760_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
v0x558066425800_0 .net "rled_out", 9 0, v0x558066424040_0;  1 drivers
v0x5580664258f0_0 .var "sram_control", 4 0;
v0x5580664259b0_0 .net "switches", 9 0, v0x558066438c80_0;  alias, 1 drivers
v0x558066425a90_0 .var "t_oe", 0 0;
E_0x55806634b550 .event edge, v0x558066425450_0;
L_0x55806644d170 .part L_0x55806644d100, 0, 10;
L_0x55806644d210 .part L_0x55806644d100, 0, 8;
L_0x55806644d2b0 .concat [ 16 2 0 0], L_0x55806644c750, L_0x7fbb84b397b0;
S_0x5580663f13e0 .scope module, "g_reg" "registro_ce" 4 22, 5 51 0, S_0x5580663e3650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x5580663bcb20 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x5580663f08e0_0 .net "ce", 0 0, v0x5580664250d0_0;  1 drivers
v0x5580663f0980_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x55806640c830_0 .net "d", 7 0, L_0x55806644d210;  1 drivers
v0x55806640c900_0 .var "q", 7 0;
v0x55806640b950_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
E_0x55806634b7c0 .event posedge, v0x55806640b950_0, v0x5580663f0980_0;
S_0x558066423c90 .scope module, "r_reg" "registro_ce" 4 21, 5 51 0, S_0x5580663e3650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x558066423e90 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001010>;
v0x5580663f0dc0_0 .net "ce", 0 0, v0x558066425170_0;  1 drivers
v0x558066315180_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066423f70_0 .net "d", 9 0, L_0x55806644d170;  1 drivers
v0x558066424040_0 .var "q", 9 0;
v0x558066424100_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
S_0x5580664242a0 .scope module, "transc_io" "transceiver" 4 19, 5 96 0, S_0x5580663e3650;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INOUT 16 "bidir";
L_0x55806644d100 .functor BUFZ 16, RS_0x7fbb84b823a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7fbb84b82378 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558066424520_0 name=_ivl_0
v0x558066424600_0 .net8 "bidir", 15 0, RS_0x7fbb84b823a8;  alias, 2 drivers
v0x5580664246e0_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066424800_0 .net "in", 15 0, v0x558066425380_0;  1 drivers
v0x5580664248c0_0 .net "oe", 0 0, v0x558066425a90_0;  1 drivers
v0x5580664249d0_0 .net "out", 15 0, L_0x55806644d100;  alias, 1 drivers
v0x558066424ab0_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
L_0x55806644d060 .functor MUXZ 16, o0x7fbb84b82378, v0x558066425380_0, v0x558066425a90_0, C4<>;
S_0x558066425d00 .scope module, "procesador" "cpu" 3 16, 6 3 0, S_0x5580663eccd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "oe";
    .port_info 3 /OUTPUT 16 "Direcciones";
    .port_info 4 /INOUT 16 "Datos";
L_0x55806644cff0 .functor BUFZ 1, v0x558066435e20_0, C4<0>, C4<0>, C4<0>;
v0x558066436510_0 .net8 "Datos", 15 0, RS_0x7fbb84b823a8;  alias, 2 drivers
v0x5580664365f0_0 .net "Direcciones", 15 0, L_0x55806644c750;  alias, 1 drivers
v0x5580664366b0_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066436750_0 .net "intr", 7 0, L_0x55806644a190;  1 drivers
v0x5580664367f0_0 .net "intr_out", 7 0, L_0x5580664396e0;  1 drivers
v0x558066436900_0 .net "min_bit_a", 7 0, L_0x558066439550;  1 drivers
v0x5580664369c0_0 .net "min_bit_s", 7 0, L_0x5580664390f0;  1 drivers
v0x558066436a80_0 .net "oe", 0 0, L_0x55806644cff0;  alias, 1 drivers
v0x558066436b20_0 .net "op_alu", 2 0, v0x5580664353d0_0;  1 drivers
v0x558066436c50_0 .net "opcode", 5 0, L_0x55806644ce00;  1 drivers
v0x558066436d10_0 .net "pop", 0 0, v0x558066435580_0;  1 drivers
v0x558066436db0_0 .net "push", 0 0, v0x5580664356c0_0;  1 drivers
v0x558066436e50_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
v0x558066436ef0_0 .net "s_call_intr", 7 0, v0x5580664357b0_0;  1 drivers
v0x558066436fb0_0 .net "s_inc", 1 0, v0x5580664358a0_0;  1 drivers
v0x558066437070_0 .net "s_inm", 0 0, v0x5580664359b0_0;  1 drivers
v0x5580664371a0_0 .net "s_intr", 0 0, v0x558066435ae0_0;  1 drivers
v0x558066437350_0 .net "s_mux_datos", 0 0, v0x558066435b80_0;  1 drivers
v0x5580664373f0_0 .net "s_return_intr", 7 0, v0x558066435c70_0;  1 drivers
v0x5580664374b0_0 .net "s_stack_mux", 0 0, v0x558066435d30_0;  1 drivers
v0x558066437550_0 .net "transceiver_oe", 0 0, v0x558066435e20_0;  1 drivers
v0x5580664375f0_0 .net "we3", 0 0, v0x558066435f10_0;  1 drivers
v0x558066437690_0 .net "wez", 0 0, v0x558066436000_0;  1 drivers
v0x558066437730_0 .net "z", 0 0, v0x558066428cd0_0;  1 drivers
S_0x558066425ee0 .scope module, "cam_dat" "cd" 6 16, 7 3 0, S_0x558066425d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "transceiver_oe";
    .port_info 5 /INPUT 1 "s_stack_mux";
    .port_info 6 /INPUT 1 "s_mux_alu";
    .port_info 7 /INPUT 1 "s_mux_datos";
    .port_info 8 /INPUT 1 "we3";
    .port_info 9 /INPUT 1 "wez";
    .port_info 10 /INPUT 1 "s_intr";
    .port_info 11 /INPUT 2 "s_inc";
    .port_info 12 /INPUT 8 "intr";
    .port_info 13 /INPUT 3 "op_alu";
    .port_info 14 /OUTPUT 16 "Direcciones";
    .port_info 15 /OUTPUT 1 "z";
    .port_info 16 /OUTPUT 6 "opcode";
    .port_info 17 /INOUT 16 "Datos";
L_0x55806644c750 .functor BUFZ 16, v0x558066426990_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55806642e930_0 .net8 "Datos", 15 0, RS_0x7fbb84b823a8;  alias, 2 drivers
v0x55806642ea10_0 .net "Direcciones", 15 0, L_0x55806644c750;  alias, 1 drivers
v0x55806642ead0_0 .net "alu_mux", 15 0, v0x558066426990_0;  1 drivers
v0x55806642ebf0_0 .net "aluffz", 0 0, L_0x55806644bec0;  1 drivers
v0x55806642ece0_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x55806642edd0_0 .net "dir_intr", 9 0, v0x5580664290e0_0;  1 drivers
v0x55806642eec0_0 .net "instruccion", 31 0, L_0x558066449ab0;  1 drivers
v0x55806642ef80_0 .net "intr", 7 0, L_0x5580664396e0;  alias, 1 drivers
v0x55806642f020_0 .net "mux2mux", 9 0, L_0x55806644ac40;  1 drivers
v0x55806642f0c0_0 .net "mux_alu", 15 0, L_0x55806644c060;  1 drivers
v0x55806642f1d0_0 .net "mux_pc", 9 0, L_0x55806644cb20;  1 drivers
v0x55806642f2e0_0 .net "op_alu", 2 0, v0x5580664353d0_0;  alias, 1 drivers
v0x55806642f3a0_0 .net "opcode", 5 0, L_0x55806644ce00;  alias, 1 drivers
v0x55806642f460_0 .net "pop", 0 0, v0x558066435580_0;  alias, 1 drivers
v0x55806642f500_0 .net "push", 0 0, v0x5580664356c0_0;  alias, 1 drivers
v0x55806642f5a0_0 .net "rd1", 15 0, L_0x55806644b350;  1 drivers
v0x55806642f690_0 .net "rd2", 15 0, L_0x55806644b9d0;  1 drivers
v0x55806642f840_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
v0x55806642f9f0_0 .net "s_inc", 1 0, v0x5580664358a0_0;  alias, 1 drivers
v0x55806642fab0_0 .net "s_intr", 0 0, v0x558066435ae0_0;  alias, 1 drivers
v0x55806642fb50_0 .net "s_mux_alu", 0 0, v0x5580664359b0_0;  alias, 1 drivers
v0x55806642fc40_0 .net "s_mux_datos", 0 0, v0x558066435b80_0;  alias, 1 drivers
v0x55806642fce0_0 .net "s_stack_mux", 0 0, v0x558066435d30_0;  alias, 1 drivers
v0x55806642fd80_0 .net "salida_pc", 9 0, v0x55806642c560_0;  1 drivers
v0x55806642fe20_0 .net "stack_mux", 9 0, L_0x55806644c9f0;  1 drivers
v0x55806642fec0_0 .net "sum_mux", 9 0, L_0x55806644a550;  1 drivers
v0x55806642ffb0_0 .net "trans_mux", 15 0, L_0x55806644c360;  1 drivers
v0x5580664300a0_0 .net "transceiver_oe", 0 0, v0x558066435e20_0;  alias, 1 drivers
v0x558066430140_0 .net "wd3", 15 0, L_0x55806644bf30;  1 drivers
v0x558066430230_0 .net "we3", 0 0, v0x558066435f10_0;  alias, 1 drivers
v0x5580664302d0_0 .net "wez", 0 0, v0x558066436000_0;  alias, 1 drivers
v0x558066430370_0 .net "z", 0 0, v0x558066428cd0_0;  alias, 1 drivers
L_0x55806644ae50 .part L_0x558066449ab0, 0, 10;
L_0x55806644bb20 .part L_0x558066449ab0, 22, 4;
L_0x55806644bc50 .part L_0x558066449ab0, 18, 4;
L_0x55806644bcf0 .part L_0x558066449ab0, 14, 4;
L_0x55806644c190 .part L_0x558066449ab0, 0, 16;
L_0x55806644ce00 .part L_0x558066449ab0, 26, 6;
S_0x558066426320 .scope module, "alu_cpu" "alu" 7 25, 8 3 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /OUTPUT 16 "y";
    .port_info 5 /OUTPUT 1 "zero";
L_0x55806644bec0 .functor NOT 1, L_0x55806644bd90, C4<0>, C4<0>, C4<0>;
v0x558066426600_0 .net *"_ivl_3", 0 0, L_0x55806644bd90;  1 drivers
v0x5580664266e0_0 .net "a", 15 0, L_0x55806644c060;  alias, 1 drivers
v0x5580664267c0_0 .net "b", 15 0, L_0x55806644b9d0;  alias, 1 drivers
v0x5580664268b0_0 .net "op_alu", 2 0, v0x5580664353d0_0;  alias, 1 drivers
v0x558066426990_0 .var "s", 15 0;
v0x558066426ac0_0 .net "s_inm", 0 0, v0x5580664359b0_0;  alias, 1 drivers
v0x558066426b80_0 .net "y", 15 0, v0x558066426990_0;  alias, 1 drivers
v0x558066426c60_0 .net "zero", 0 0, L_0x55806644bec0;  alias, 1 drivers
E_0x558066414290 .event edge, v0x5580664268b0_0, v0x5580664267c0_0, v0x5580664266e0_0;
L_0x55806644bd90 .reduce/or v0x558066426990_0;
S_0x558066426de0 .scope module, "banco_registros" "regfile" 7 24, 5 5 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x558066427120_0 .net *"_ivl_0", 31 0, L_0x55806644aef0;  1 drivers
v0x558066427220_0 .net *"_ivl_10", 5 0, L_0x55806644b1c0;  1 drivers
L_0x7fbb84b39528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558066427300_0 .net *"_ivl_13", 1 0, L_0x7fbb84b39528;  1 drivers
L_0x7fbb84b39570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580664273c0_0 .net/2u *"_ivl_14", 15 0, L_0x7fbb84b39570;  1 drivers
v0x5580664274a0_0 .net *"_ivl_18", 31 0, L_0x55806644b4e0;  1 drivers
L_0x7fbb84b395b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580664275d0_0 .net *"_ivl_21", 27 0, L_0x7fbb84b395b8;  1 drivers
L_0x7fbb84b39600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580664276b0_0 .net/2u *"_ivl_22", 31 0, L_0x7fbb84b39600;  1 drivers
v0x558066427790_0 .net *"_ivl_24", 0 0, L_0x55806644b610;  1 drivers
v0x558066427850_0 .net *"_ivl_26", 15 0, L_0x55806644b750;  1 drivers
v0x558066427930_0 .net *"_ivl_28", 5 0, L_0x55806644b840;  1 drivers
L_0x7fbb84b39498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558066427a10_0 .net *"_ivl_3", 27 0, L_0x7fbb84b39498;  1 drivers
L_0x7fbb84b39648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558066427af0_0 .net *"_ivl_31", 1 0, L_0x7fbb84b39648;  1 drivers
L_0x7fbb84b39690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558066427bd0_0 .net/2u *"_ivl_32", 15 0, L_0x7fbb84b39690;  1 drivers
L_0x7fbb84b394e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558066427cb0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbb84b394e0;  1 drivers
v0x558066427d90_0 .net *"_ivl_6", 0 0, L_0x55806644afe0;  1 drivers
v0x558066427e50_0 .net *"_ivl_8", 15 0, L_0x55806644b120;  1 drivers
v0x558066427f30_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x5580664280e0_0 .net "ra1", 3 0, L_0x55806644bcf0;  1 drivers
v0x5580664281c0_0 .net "ra2", 3 0, L_0x55806644bc50;  1 drivers
v0x5580664282a0_0 .net "rd1", 15 0, L_0x55806644b350;  alias, 1 drivers
v0x558066428380_0 .net "rd2", 15 0, L_0x55806644b9d0;  alias, 1 drivers
v0x558066428440 .array "regb", 15 0, 15 0;
v0x5580664284e0_0 .net "wa3", 3 0, L_0x55806644bb20;  1 drivers
v0x5580664285c0_0 .net "wd3", 15 0, L_0x55806644bf30;  alias, 1 drivers
v0x5580664286a0_0 .net "we3", 0 0, v0x558066435f10_0;  alias, 1 drivers
E_0x55806634b800 .event posedge, v0x5580663f0980_0;
L_0x55806644aef0 .concat [ 4 28 0 0], L_0x55806644bcf0, L_0x7fbb84b39498;
L_0x55806644afe0 .cmp/ne 32, L_0x55806644aef0, L_0x7fbb84b394e0;
L_0x55806644b120 .array/port v0x558066428440, L_0x55806644b1c0;
L_0x55806644b1c0 .concat [ 4 2 0 0], L_0x55806644bcf0, L_0x7fbb84b39528;
L_0x55806644b350 .functor MUXZ 16, L_0x7fbb84b39570, L_0x55806644b120, L_0x55806644afe0, C4<>;
L_0x55806644b4e0 .concat [ 4 28 0 0], L_0x55806644bc50, L_0x7fbb84b395b8;
L_0x55806644b610 .cmp/ne 32, L_0x55806644b4e0, L_0x7fbb84b39600;
L_0x55806644b750 .array/port v0x558066428440, L_0x55806644b840;
L_0x55806644b840 .concat [ 4 2 0 0], L_0x55806644bc50, L_0x7fbb84b39648;
L_0x55806644b9d0 .functor MUXZ 16, L_0x7fbb84b39690, L_0x55806644b750, L_0x55806644b610, C4<>;
S_0x558066428860 .scope module, "ffz" "ffd" 7 28, 5 84 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x558066428a50_0 .net "carga", 0 0, v0x558066436000_0;  alias, 1 drivers
v0x558066428b10_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066428bd0_0 .net "d", 0 0, L_0x55806644bec0;  alias, 1 drivers
v0x558066428cd0_0 .var "q", 0 0;
v0x558066428d70_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
S_0x558066428e70 .scope module, "intr_deco" "reg_intr" 7 19, 9 3 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_selec";
    .port_info 1 /OUTPUT 10 "intr_dir_out";
v0x5580664290e0_0 .var "intr_dir_out", 9 0;
v0x5580664291e0_0 .net "intr_selec", 7 0, L_0x5580664396e0;  alias, 1 drivers
E_0x558066429060 .event edge, v0x5580664291e0_0;
S_0x558066429320 .scope module, "memoria_prog" "memprog" 7 20, 10 5 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x558066449ab0 .functor BUFZ 32, L_0x55806644a2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5580664295a0_0 .net *"_ivl_0", 31 0, L_0x55806644a2d0;  1 drivers
v0x5580664296a0_0 .net *"_ivl_2", 11 0, L_0x55806644a370;  1 drivers
L_0x7fbb84b392e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558066429780_0 .net *"_ivl_5", 1 0, L_0x7fbb84b392e8;  1 drivers
v0x558066429840_0 .net "a", 9 0, v0x55806642c560_0;  alias, 1 drivers
v0x558066429920_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066429a10 .array "mem", 1023 0, 31 0;
v0x558066429ad0_0 .net "rd", 31 0, L_0x558066449ab0;  alias, 1 drivers
L_0x55806644a2d0 .array/port v0x558066429a10, L_0x55806644a370;
L_0x55806644a370 .concat [ 10 2 0 0], v0x55806642c560_0, L_0x7fbb84b392e8;
S_0x558066429c30 .scope module, "mux_a" "mux4" 7 23, 5 73 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 10 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 10 "y";
P_0x558066429e10 .param/l "WIDTH" 0 5 73, +C4<00000000000000000000000000001010>;
L_0x7fbb84b39378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x558066429f40_0 .net/2u *"_ivl_0", 1 0, L_0x7fbb84b39378;  1 drivers
v0x55806642a020_0 .net *"_ivl_10", 0 0, L_0x55806644a8d0;  1 drivers
L_0x7fbb84b39450 .functor BUFT 1, C4<00000000xx>, C4<0>, C4<0>, C4<0>;
v0x55806642a0e0_0 .net *"_ivl_12", 9 0, L_0x7fbb84b39450;  1 drivers
v0x55806642a1d0_0 .net *"_ivl_14", 9 0, L_0x55806644a9c0;  1 drivers
v0x55806642a2b0_0 .net *"_ivl_16", 9 0, L_0x55806644ab00;  1 drivers
v0x55806642a3e0_0 .net *"_ivl_2", 0 0, L_0x55806644a6b0;  1 drivers
L_0x7fbb84b393c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55806642a4a0_0 .net/2u *"_ivl_4", 1 0, L_0x7fbb84b393c0;  1 drivers
v0x55806642a580_0 .net *"_ivl_6", 0 0, L_0x55806644a7e0;  1 drivers
L_0x7fbb84b39408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55806642a640_0 .net/2u *"_ivl_8", 1 0, L_0x7fbb84b39408;  1 drivers
v0x55806642a720_0 .net "d0", 9 0, L_0x55806644ae50;  1 drivers
v0x55806642a800_0 .net "d1", 9 0, L_0x55806644a550;  alias, 1 drivers
v0x55806642a8e0_0 .net "d2", 9 0, v0x5580664290e0_0;  alias, 1 drivers
v0x55806642a9a0_0 .net "s", 1 0, v0x5580664358a0_0;  alias, 1 drivers
v0x55806642aa60_0 .net "y", 9 0, L_0x55806644ac40;  alias, 1 drivers
L_0x55806644a6b0 .cmp/eq 2, v0x5580664358a0_0, L_0x7fbb84b39378;
L_0x55806644a7e0 .cmp/eq 2, v0x5580664358a0_0, L_0x7fbb84b393c0;
L_0x55806644a8d0 .cmp/eq 2, v0x5580664358a0_0, L_0x7fbb84b39408;
L_0x55806644a9c0 .functor MUXZ 10, L_0x7fbb84b39450, v0x5580664290e0_0, L_0x55806644a8d0, C4<>;
L_0x55806644ab00 .functor MUXZ 10, L_0x55806644a9c0, L_0x55806644ae50, L_0x55806644a7e0, C4<>;
L_0x55806644ac40 .functor MUXZ 10, L_0x55806644ab00, L_0x55806644a550, L_0x55806644a6b0, C4<>;
S_0x55806642ac10 .scope module, "mux_b" "mux2" 7 26, 5 63 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x55806642ada0 .param/l "WIDTH" 0 5 63, +C4<00000000000000000000000000010000>;
v0x55806642af00_0 .net "d0", 15 0, v0x558066426990_0;  alias, 1 drivers
v0x55806642b010_0 .net "d1", 15 0, L_0x55806644c360;  alias, 1 drivers
v0x55806642b0d0_0 .net "s", 0 0, v0x558066435b80_0;  alias, 1 drivers
v0x55806642b1a0_0 .net "y", 15 0, L_0x55806644bf30;  alias, 1 drivers
L_0x55806644bf30 .functor MUXZ 16, v0x558066426990_0, L_0x55806644c360, v0x558066435b80_0, C4<>;
S_0x55806642b320 .scope module, "mux_inm" "mux2" 7 27, 5 63 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x55806642b500 .param/l "WIDTH" 0 5 63, +C4<00000000000000000000000000010000>;
v0x55806642b5d0_0 .net "d0", 15 0, L_0x55806644b350;  alias, 1 drivers
v0x55806642b6e0_0 .net "d1", 15 0, L_0x55806644c190;  1 drivers
v0x55806642b7a0_0 .net "s", 0 0, v0x5580664359b0_0;  alias, 1 drivers
v0x55806642b8a0_0 .net "y", 15 0, L_0x55806644c060;  alias, 1 drivers
L_0x55806644c060 .functor MUXZ 16, L_0x55806644b350, L_0x55806644c190, v0x5580664359b0_0, C4<>;
S_0x55806642b9e0 .scope module, "mux_pila" "mux2" 7 31, 5 63 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x558066429500 .param/l "WIDTH" 0 5 63, +C4<00000000000000000000000000001010>;
v0x55806642bcd0_0 .net "d0", 9 0, L_0x55806644ac40;  alias, 1 drivers
v0x55806642bde0_0 .net "d1", 9 0, L_0x55806644c9f0;  alias, 1 drivers
v0x55806642bea0_0 .net "s", 0 0, v0x558066435d30_0;  alias, 1 drivers
v0x55806642bf70_0 .net "y", 9 0, L_0x55806644cb20;  alias, 1 drivers
L_0x55806644cb20 .functor MUXZ 10, L_0x55806644ac40, L_0x55806644c9f0, v0x558066435d30_0, C4<>;
S_0x55806642c100 .scope module, "pc" "registro" 7 21, 5 39 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x55806642c2e0 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001010>;
v0x55806642c3b0_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x55806642c470_0 .net "d", 9 0, L_0x55806644cb20;  alias, 1 drivers
v0x55806642c560_0 .var "q", 9 0;
v0x55806642c660_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
S_0x55806642c770 .scope module, "stack" "pila" 7 30, 11 3 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "s_intr";
    .port_info 5 /INPUT 10 "dato";
    .port_info 6 /OUTPUT 10 "data_out";
v0x55806642c990_0 .net *"_ivl_0", 9 0, L_0x55806644c570;  1 drivers
v0x55806642ca90_0 .net *"_ivl_10", 9 0, L_0x55806644c7c0;  1 drivers
v0x55806642cb70_0 .net *"_ivl_12", 5 0, L_0x55806644c860;  1 drivers
L_0x7fbb84b39768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55806642cc30_0 .net *"_ivl_15", 1 0, L_0x7fbb84b39768;  1 drivers
v0x55806642cd10_0 .net *"_ivl_2", 5 0, L_0x55806644c610;  1 drivers
L_0x7fbb84b396d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55806642ce40_0 .net *"_ivl_5", 1 0, L_0x7fbb84b396d8;  1 drivers
L_0x7fbb84b39720 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55806642cf20_0 .net/2u *"_ivl_6", 9 0, L_0x7fbb84b39720;  1 drivers
v0x55806642d000_0 .net *"_ivl_8", 9 0, L_0x55806644c6b0;  1 drivers
v0x55806642d0e0_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x55806642d290_0 .net "data_out", 9 0, L_0x55806644c9f0;  alias, 1 drivers
v0x55806642d350_0 .net "dato", 9 0, v0x55806642c560_0;  alias, 1 drivers
v0x55806642d3f0_0 .net "pop", 0 0, v0x558066435580_0;  alias, 1 drivers
v0x55806642d4b0_0 .net "push", 0 0, v0x5580664356c0_0;  alias, 1 drivers
v0x55806642d570_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
v0x55806642d610_0 .net "s_intr", 0 0, v0x558066435ae0_0;  alias, 1 drivers
v0x55806642d6d0_0 .var "sp", 3 0;
v0x55806642d7b0 .array "stackmem", 15 0, 9 0;
L_0x55806644c570 .array/port v0x55806642d7b0, L_0x55806644c610;
L_0x55806644c610 .concat [ 4 2 0 0], v0x55806642d6d0_0, L_0x7fbb84b396d8;
L_0x55806644c6b0 .arith/sub 10, L_0x55806644c570, L_0x7fbb84b39720;
L_0x55806644c7c0 .array/port v0x55806642d7b0, L_0x55806644c860;
L_0x55806644c860 .concat [ 4 2 0 0], v0x55806642d6d0_0, L_0x7fbb84b39768;
L_0x55806644c9f0 .functor MUXZ 10, L_0x55806644c7c0, L_0x55806644c6b0, v0x558066435ae0_0, C4<>;
S_0x55806642daa0 .scope module, "sumador" "sum" 7 22, 5 31 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x55806642dcf0_0 .net "a", 9 0, v0x55806642c560_0;  alias, 1 drivers
L_0x7fbb84b39330 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55806642ddd0_0 .net "b", 9 0, L_0x7fbb84b39330;  1 drivers
v0x55806642deb0_0 .net "y", 9 0, L_0x55806644a550;  alias, 1 drivers
L_0x55806644a550 .arith/sum 10, v0x55806642c560_0, L_0x7fbb84b39330;
S_0x55806642dfe0 .scope module, "transc1" "transceiver" 7 29, 5 96 0, S_0x558066425ee0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INOUT 16 "bidir";
L_0x55806644c360 .functor BUFZ 16, RS_0x7fbb84b823a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7fbb84b840e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55806642e260_0 name=_ivl_0
v0x55806642e340_0 .net8 "bidir", 15 0, RS_0x7fbb84b823a8;  alias, 2 drivers
v0x55806642e450_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x55806642e4f0_0 .net "in", 15 0, L_0x55806644b9d0;  alias, 1 drivers
v0x55806642e5e0_0 .net "oe", 0 0, v0x558066435e20_0;  alias, 1 drivers
v0x55806642e6f0_0 .net "out", 15 0, L_0x55806644c360;  alias, 1 drivers
v0x55806642e7b0_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
L_0x55806644c230 .functor MUXZ 16, o0x7fbb84b840e8, L_0x55806644b9d0, v0x558066435e20_0, C4<>;
S_0x558066430690 .scope module, "gestor_intr" "intr_manager" 6 14, 12 21 0, S_0x558066425d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "interrupt_in";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "min_bit_a";
    .port_info 6 /OUTPUT 8 "min_bit_s";
    .port_info 7 /OUTPUT 8 "interrupt_out";
L_0x5580664396e0 .functor BUFZ 8, L_0x558066439360, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558066432bd0_0 .net "call_intr", 7 0, v0x5580664357b0_0;  alias, 1 drivers
v0x558066432cb0_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066432d50_0 .net "data_a", 7 0, L_0x558066439360;  1 drivers
v0x558066432e70_0 .net "data_s", 7 0, L_0x558066438f00;  1 drivers
v0x558066432f60_0 .net "interrupt_in", 7 0, L_0x55806644a190;  alias, 1 drivers
v0x558066433070_0 .net "interrupt_out", 7 0, L_0x5580664396e0;  alias, 1 drivers
v0x558066433160_0 .net "intr_a", 7 0, v0x558066430d90_0;  1 drivers
v0x558066433270_0 .net "intr_s", 7 0, v0x5580664329c0_0;  1 drivers
v0x558066433380_0 .net "min_bit_a", 7 0, L_0x558066439550;  alias, 1 drivers
v0x558066433440_0 .net "min_bit_s", 7 0, L_0x5580664390f0;  alias, 1 drivers
v0x5580664334e0_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
v0x558066433580_0 .net "s_return_intr", 7 0, v0x558066435c70_0;  alias, 1 drivers
S_0x5580664309b0 .scope module, "atencion" "registro" 12 30, 5 39 0, S_0x558066430690;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x558066430b90 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
v0x5580664260c0_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066430cb0_0 .net "d", 7 0, L_0x558066439360;  alias, 1 drivers
v0x558066430d90_0 .var "q", 7 0;
v0x558066430e80_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
S_0x558066430fd0 .scope module, "gestor_a" "manager_a" 12 28, 12 13 0, S_0x558066430690;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_a";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /OUTPUT 8 "min_bit_a";
    .port_info 4 /OUTPUT 8 "data_a";
L_0x558066439280 .functor NOT 8, v0x558066435c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5580664392f0 .functor AND 8, L_0x558066439280, v0x558066430d90_0, C4<11111111>, C4<11111111>;
L_0x558066439360 .functor OR 8, L_0x5580664392f0, v0x5580664357b0_0, C4<00000000>, C4<00000000>;
L_0x558066439550 .functor AND 8, L_0x5580664394b0, v0x558066430d90_0, C4<11111111>, C4<11111111>;
v0x5580664311d0_0 .net *"_ivl_0", 7 0, L_0x558066439280;  1 drivers
v0x5580664312b0_0 .net *"_ivl_2", 7 0, L_0x5580664392f0;  1 drivers
L_0x7fbb84b39060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558066431390_0 .net *"_ivl_6", 7 0, L_0x7fbb84b39060;  1 drivers
v0x558066431480_0 .net *"_ivl_9", 7 0, L_0x5580664394b0;  1 drivers
v0x558066431560_0 .net "call_intr", 7 0, v0x5580664357b0_0;  alias, 1 drivers
v0x558066431690_0 .net "data_a", 7 0, L_0x558066439360;  alias, 1 drivers
v0x558066431750_0 .net "intr_a", 7 0, v0x558066430d90_0;  alias, 1 drivers
v0x558066431820_0 .net "min_bit_a", 7 0, L_0x558066439550;  alias, 1 drivers
v0x5580664318e0_0 .net "s_return_intr", 7 0, v0x558066435c70_0;  alias, 1 drivers
L_0x5580664394b0 .arith/sub 8, L_0x7fbb84b39060, v0x558066430d90_0;
S_0x558066431a90 .scope module, "gestor_s" "manager_s" 12 27, 12 4 0, S_0x558066430690;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_in";
    .port_info 1 /INPUT 8 "intr_s";
    .port_info 2 /INPUT 8 "s_return_intr";
    .port_info 3 /OUTPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "data_s";
L_0x558066438d90 .functor NOT 8, v0x558066435c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558066438e20 .functor AND 8, L_0x558066438d90, v0x5580664329c0_0, C4<11111111>, C4<11111111>;
L_0x558066438f00 .functor OR 8, L_0x558066438e20, L_0x55806644a190, C4<00000000>, C4<00000000>;
L_0x5580664390f0 .functor AND 8, L_0x558066439050, L_0x558066438f00, C4<11111111>, C4<11111111>;
v0x558066431c50_0 .net *"_ivl_0", 7 0, L_0x558066438d90;  1 drivers
v0x558066431d30_0 .net *"_ivl_2", 7 0, L_0x558066438e20;  1 drivers
L_0x7fbb84b39018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558066431e10_0 .net *"_ivl_6", 7 0, L_0x7fbb84b39018;  1 drivers
v0x558066431f00_0 .net *"_ivl_9", 7 0, L_0x558066439050;  1 drivers
v0x558066431fe0_0 .net "data_s", 7 0, L_0x558066438f00;  alias, 1 drivers
v0x558066432110_0 .net "intr_in", 7 0, L_0x55806644a190;  alias, 1 drivers
v0x5580664321f0_0 .net "intr_s", 7 0, v0x5580664329c0_0;  alias, 1 drivers
v0x5580664322d0_0 .net "min_bit_s", 7 0, L_0x5580664390f0;  alias, 1 drivers
v0x5580664323b0_0 .net "s_return_intr", 7 0, v0x558066435c70_0;  alias, 1 drivers
L_0x558066439050 .arith/sub 8, L_0x7fbb84b39018, L_0x558066438f00;
S_0x558066432520 .scope module, "request" "registro" 12 29, 5 39 0, S_0x558066430690;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5580664326b0 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
v0x558066432810_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x5580664328d0_0 .net "d", 7 0, L_0x558066438f00;  alias, 1 drivers
v0x5580664329c0_0 .var "q", 7 0;
v0x558066432ac0_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
S_0x558066433770 .scope module, "intr_gen" "timer" 6 15, 5 102 0, S_0x558066425d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pulse";
P_0x558066433900 .param/l "M" 0 5 102, +C4<00000000000000000000000011001000>;
P_0x558066433940 .param/l "N" 0 5 105, +C4<00000000000000000000000000001000>;
P_0x558066433980 .param/l "WIDTH" 0 5 102, +C4<00000000000000000000000000001000>;
v0x558066433be0_0 .net *"_ivl_0", 31 0, L_0x558066439870;  1 drivers
L_0x7fbb84b39180 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558066433ce0_0 .net/2u *"_ivl_10", 7 0, L_0x7fbb84b39180;  1 drivers
v0x558066433dc0_0 .net *"_ivl_12", 7 0, L_0x558066449a10;  1 drivers
v0x558066433eb0_0 .net *"_ivl_16", 31 0, L_0x558066449d50;  1 drivers
L_0x7fbb84b391c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558066433f90_0 .net *"_ivl_19", 23 0, L_0x7fbb84b391c8;  1 drivers
L_0x7fbb84b39210 .functor BUFT 1, C4<00000000000000000000000011000111>, C4<0>, C4<0>, C4<0>;
v0x5580664340c0_0 .net/2u *"_ivl_20", 31 0, L_0x7fbb84b39210;  1 drivers
v0x5580664341a0_0 .net *"_ivl_22", 0 0, L_0x558066449e40;  1 drivers
L_0x7fbb84b39258 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x558066434260_0 .net/2s *"_ivl_24", 31 0, L_0x7fbb84b39258;  1 drivers
L_0x7fbb84b392a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558066434340_0 .net/2s *"_ivl_26", 31 0, L_0x7fbb84b392a0;  1 drivers
v0x558066434420_0 .net *"_ivl_28", 31 0, L_0x55806644a050;  1 drivers
L_0x7fbb84b390a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558066434500_0 .net *"_ivl_3", 23 0, L_0x7fbb84b390a8;  1 drivers
L_0x7fbb84b390f0 .functor BUFT 1, C4<00000000000000000000000011000111>, C4<0>, C4<0>, C4<0>;
v0x5580664345e0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbb84b390f0;  1 drivers
v0x5580664346c0_0 .net *"_ivl_6", 0 0, L_0x558066449920;  1 drivers
L_0x7fbb84b39138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558066434780_0 .net/2u *"_ivl_8", 7 0, L_0x7fbb84b39138;  1 drivers
v0x558066434860_0 .net "clk", 0 0, v0x5580664385e0_0;  alias, 1 drivers
v0x558066434900_0 .var "count", 7 0;
v0x5580664349e0_0 .net "count_next", 7 0, L_0x558066449bc0;  1 drivers
v0x558066434bd0_0 .net "pulse", 7 0, L_0x55806644a190;  alias, 1 drivers
v0x558066434c90_0 .net "reset", 0 0, v0x558066438a90_0;  alias, 1 drivers
E_0x55806642c950/0 .event edge, v0x55806640b950_0;
E_0x55806642c950/1 .event posedge, v0x5580663f0980_0;
E_0x55806642c950 .event/or E_0x55806642c950/0, E_0x55806642c950/1;
L_0x558066439870 .concat [ 8 24 0 0], v0x558066434900_0, L_0x7fbb84b390a8;
L_0x558066449920 .cmp/eq 32, L_0x558066439870, L_0x7fbb84b390f0;
L_0x558066449a10 .arith/sum 8, v0x558066434900_0, L_0x7fbb84b39180;
L_0x558066449bc0 .functor MUXZ 8, L_0x558066449a10, L_0x7fbb84b39138, L_0x558066449920, C4<>;
L_0x558066449d50 .concat [ 8 24 0 0], v0x558066434900_0, L_0x7fbb84b391c8;
L_0x558066449e40 .cmp/eq 32, L_0x558066449d50, L_0x7fbb84b39210;
L_0x55806644a050 .functor MUXZ 32, L_0x7fbb84b392a0, L_0x7fbb84b39258, L_0x558066449e40, C4<>;
L_0x55806644a190 .part L_0x55806644a050, 0, 8;
S_0x558066434db0 .scope module, "uni_control" "uc" 6 17, 13 3 0, S_0x558066425d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /INPUT 8 "min_bit_a";
    .port_info 3 /INPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "s_return_intr";
    .port_info 5 /OUTPUT 8 "s_call_intr";
    .port_info 6 /OUTPUT 1 "s_mux_datos";
    .port_info 7 /OUTPUT 1 "s_inm";
    .port_info 8 /OUTPUT 1 "we3";
    .port_info 9 /OUTPUT 1 "wez";
    .port_info 10 /OUTPUT 1 "s_stack_mux";
    .port_info 11 /OUTPUT 1 "transceiver_oe";
    .port_info 12 /OUTPUT 1 "push";
    .port_info 13 /OUTPUT 1 "pop";
    .port_info 14 /OUTPUT 1 "s_intr";
    .port_info 15 /OUTPUT 2 "s_inc";
    .port_info 16 /OUTPUT 3 "op_alu";
v0x558066435190_0 .net "min_bit_a", 7 0, L_0x558066439550;  alias, 1 drivers
v0x5580664352c0_0 .net "min_bit_s", 7 0, L_0x5580664390f0;  alias, 1 drivers
v0x5580664353d0_0 .var "op_alu", 2 0;
v0x5580664354c0_0 .net "opcode", 5 0, L_0x55806644ce00;  alias, 1 drivers
v0x558066435580_0 .var "pop", 0 0;
v0x5580664356c0_0 .var "push", 0 0;
v0x5580664357b0_0 .var "s_call_intr", 7 0;
v0x5580664358a0_0 .var "s_inc", 1 0;
v0x5580664359b0_0 .var "s_inm", 0 0;
v0x558066435ae0_0 .var "s_intr", 0 0;
v0x558066435b80_0 .var "s_mux_datos", 0 0;
v0x558066435c70_0 .var "s_return_intr", 7 0;
v0x558066435d30_0 .var "s_stack_mux", 0 0;
v0x558066435e20_0 .var "transceiver_oe", 0 0;
v0x558066435f10_0 .var "we3", 0 0;
v0x558066436000_0 .var "wez", 0 0;
v0x5580664360f0_0 .net "z", 0 0, v0x558066428cd0_0;  alias, 1 drivers
E_0x558066435130 .event edge, v0x558066431820_0, v0x55806642f3a0_0;
    .scope S_0x558066432520;
T_0 ;
    %wait E_0x55806634b7c0;
    %load/vec4 v0x558066432ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5580664329c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5580664328d0_0;
    %assign/vec4 v0x5580664329c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5580664309b0;
T_1 ;
    %wait E_0x55806634b7c0;
    %load/vec4 v0x558066430e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558066430d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558066430cb0_0;
    %assign/vec4 v0x558066430d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558066433770;
T_2 ;
    %wait E_0x55806642c950;
    %load/vec4 v0x558066434c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558066434900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5580664349e0_0;
    %assign/vec4 v0x558066434900_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558066428e70;
T_3 ;
    %wait E_0x558066429060;
    %load/vec4 v0x5580664291e0_0;
    %dup/vec4;
    %pushi/vec4 255, 254, 8;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 254, 252, 8;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 252, 248, 8;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 248, 240, 8;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 240, 224, 8;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 224, 192, 8;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 192, 128, 8;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 860, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 880, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 900, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 920, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 940, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 960, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 980, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 980, 0, 10;
    %store/vec4 v0x5580664290e0_0, 0, 10;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558066429320;
T_4 ;
    %vpi_call 10 13 "$readmemb", "progfile.mem", v0x558066429a10 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55806642c100;
T_5 ;
    %wait E_0x55806634b7c0;
    %load/vec4 v0x55806642c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55806642c560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55806642c470_0;
    %assign/vec4 v0x55806642c560_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558066426de0;
T_6 ;
    %vpi_call 5 15 "$readmemb", "regfile.dat", v0x558066428440 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x558066426de0;
T_7 ;
    %wait E_0x55806634b800;
    %load/vec4 v0x5580664286a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5580664285c0_0;
    %load/vec4 v0x5580664284e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558066428440, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558066426320;
T_8 ;
    %wait E_0x558066414290;
    %load/vec4 v0x5580664268b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x5580664266e0_0;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x5580664266e0_0;
    %inv;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x5580664266e0_0;
    %load/vec4 v0x5580664267c0_0;
    %add;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x558066426ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x5580664267c0_0;
    %load/vec4 v0x5580664266e0_0;
    %sub;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x5580664266e0_0;
    %load/vec4 v0x5580664267c0_0;
    %sub;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x5580664266e0_0;
    %load/vec4 v0x5580664267c0_0;
    %and;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x5580664266e0_0;
    %load/vec4 v0x5580664267c0_0;
    %or;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x5580664266e0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x5580664267c0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x558066426990_0, 0, 16;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x558066428860;
T_9 ;
    %wait E_0x55806634b7c0;
    %load/vec4 v0x558066428d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558066428cd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x558066428a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x558066428bd0_0;
    %assign/vec4 v0x558066428cd0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55806642c770;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55806642d6d0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x55806642c770;
T_11 ;
    %wait E_0x55806634b7c0;
    %load/vec4 v0x55806642d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55806642d6d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55806642d4b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x55806642d6d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55806642d6d0_0, 0;
    %load/vec4 v0x55806642d350_0;
    %addi 1, 0, 10;
    %load/vec4 v0x55806642d6d0_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55806642d7b0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55806642d3f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x55806642d6d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55806642d6d0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x558066434db0;
T_12 ;
    %wait E_0x558066435130;
    %load/vec4 v0x5580664352c0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x558066435190_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5580664352c0_0;
    %load/vec4 v0x558066435190_0;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_12.0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %load/vec4 v0x5580664352c0_0;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5580664354c0_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_12.2, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_12.3, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_12.6, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_12.7, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_12.8, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_12.9, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_12.10, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_12.11, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_12.12, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_12.13, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_12.14, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_12.15, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_12.16, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_12.17, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_12.18, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/x;
    %jmp/1 T_12.19, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/x;
    %jmp/1 T_12.20, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/x;
    %jmp/1 T_12.21, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/x;
    %jmp/1 T_12.22, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/x;
    %jmp/1 T_12.23, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.17 ;
    %load/vec4 v0x5580664360f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.26, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.27, 8;
T_12.26 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_12.27, 8;
 ; End of false expr.
    %blend;
T_12.27;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.18 ;
    %load/vec4 v0x5580664360f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.28, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_12.29, 8;
T_12.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.29, 8;
 ; End of false expr.
    %blend;
T_12.29;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.21 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %load/vec4 v0x558066435190_0;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.22 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.23 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5580664358a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664359b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066436000_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5580664353d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664356c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066435e20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558066435c70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5580664357b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066435ae0_0, 0, 1;
    %jmp T_12.25;
T_12.25 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x558066423c90;
T_13 ;
    %wait E_0x55806634b7c0;
    %load/vec4 v0x558066424100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x558066424040_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5580663f0dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x558066423f70_0;
    %assign/vec4 v0x558066424040_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5580663f13e0;
T_14 ;
    %wait E_0x55806634b7c0;
    %load/vec4 v0x55806640b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55806640c900_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5580663f08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55806640c830_0;
    %assign/vec4 v0x55806640c900_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5580663e3650;
T_15 ;
    %wait E_0x55806634b550;
    %load/vec4 v0x558066425450_0;
    %dup/vec4;
    %pushi/vec4 65535, 0, 16;
    %cmp/x;
    %jmp/1 T_15.0, 4;
    %dup/vec4;
    %pushi/vec4 65534, 0, 16;
    %cmp/x;
    %jmp/1 T_15.1, 4;
    %dup/vec4;
    %pushi/vec4 65533, 0, 16;
    %cmp/x;
    %jmp/1 T_15.2, 4;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/x;
    %jmp/1 T_15.3, 4;
    %load/vec4 v0x5580664256c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 4, 0, 5;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %store/vec4 v0x5580664258f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066425170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066425a90_0, 0, 1;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x5580664256c0_0;
    %inv;
    %store/vec4 v0x558066425a90_0, 0, 1;
    %load/vec4 v0x5580664256c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5580664258f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066425170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664250d0_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5580664258f0_0, 0, 5;
    %load/vec4 v0x558066425800_0;
    %pad/u 16;
    %store/vec4 v0x558066425380_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066425170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664250d0_0, 0, 1;
T_15.9 ;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x5580664256c0_0;
    %inv;
    %store/vec4 v0x558066425a90_0, 0, 1;
    %load/vec4 v0x5580664256c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5580664258f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066425170_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5580664258f0_0, 0, 5;
    %load/vec4 v0x5580664255d0_0;
    %pad/u 16;
    %store/vec4 v0x558066425380_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066425170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664250d0_0, 0, 1;
T_15.11 ;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5580664256c0_0;
    %inv;
    %store/vec4 v0x558066425a90_0, 0, 1;
    %load/vec4 v0x5580664256c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5580664258f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066425170_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x558066424fa0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558066425380_0, 0, 16;
T_15.12 ;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5580664256c0_0;
    %inv;
    %store/vec4 v0x558066425a90_0, 0, 1;
    %load/vec4 v0x5580664256c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5580664258f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664250d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066425170_0, 0, 1;
    %load/vec4 v0x5580664259b0_0;
    %pad/u 16;
    %store/vec4 v0x558066425380_0, 0, 16;
T_15.14 ;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5580663e3880;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580664385e0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580664385e0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5580663e3880;
T_17 ;
    %vpi_call 2 33 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5580664388f0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5580664388f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.1, 5;
    %vpi_call 2 37 "$dumpvars", 16'b0000000000000000, &A<v0x558066428440, v0x5580664388f0_0 > {0 0 0};
    %vpi_call 2 38 "$dumpvars", 10'b0000000000, &A<v0x55806642d7b0, v0x5580664388f0_0 > {0 0 0};
    %load/vec4 v0x5580664388f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5580664388f0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558066438a90_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5580664384f0_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558066438c80_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558066438a90_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5580664384f0_0, 0, 4;
    %delay 60000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5580664384f0_0, 0, 4;
    %delay 2395000, 0;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v0x558066438c80_0, 0, 10;
    %delay 150000, 0;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558066438c80_0, 0, 10;
    %delay 20000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5580664384f0_0, 0, 4;
    %delay 60000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5580664384f0_0, 0, 4;
    %end;
    .thread T_17;
    .scope S_0x5580663e3880;
T_18 ;
    %delay 5400000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5580664388f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x5580664388f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 4, v0x5580664388f0_0;
    %load/vec4a v0x558066428440, 4;
    %ix/getv/s 4, v0x5580664388f0_0;
    %store/vec4a v0x5580664389d0, 4, 0;
    %load/vec4 v0x5580664388f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5580664388f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5580664388f0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x5580664388f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call 2 75 "$write", "R%d = %d\012", v0x5580664388f0_0, &A<v0x5580664389d0, v0x5580664388f0_0 > {0 0 0};
    %load/vec4 v0x5580664388f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5580664388f0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "dataloger.v";
    "io_manager.v";
    "componentes.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "regfile_intr.v";
    "memprog.v";
    "pila.v";
    "intr_management.v";
    "uc.v";
