#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fddb6500470 .scope module, "Decoder" "Decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /OUTPUT 1 "register_write"
    .port_info 4 /OUTPUT 5 "addr_r1"
    .port_info 5 /OUTPUT 5 "addr_r2"
    .port_info 6 /OUTPUT 5 "addr_rd"
    .port_info 7 /OUTPUT 32 "immediate"
P_0x7fddb65005d0 .param/l "ADDRESS_SIZE" 0 2 1, +C4<00000000000000000000000000100000>;
P_0x7fddb6500610 .param/l "REG_ADDRESS_SIZE" 0 2 1, +C4<00000000000000000000000000000101>;
L_0x7fddb6512b10 .functor BUFZ 32, v0x7fddb6510d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x10e770008 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fddb6500aa0_0 .net "addr_r1", 0 4, L_0x10e770008;  1 drivers
L_0x10e770050 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fddb6510b40_0 .net "addr_r2", 0 4, L_0x10e770050;  1 drivers
L_0x10e770098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fddb6510be0_0 .net "addr_rd", 0 4, L_0x10e770098;  1 drivers
o0x10e73e098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fddb6510c90_0 .net "clk", 0 0, o0x10e73e098;  0 drivers
v0x7fddb6510d30_0 .var "current_instruction", 0 31;
v0x7fddb6510e20_0 .net "immediate", 0 31, L_0x7fddb6512b10;  1 drivers
o0x10e73e128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fddb6510ed0_0 .net "instruction", 0 31, o0x10e73e128;  0 drivers
L_0x10e7700e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fddb6510f80_0 .net "register_write", 0 0, L_0x10e7700e0;  1 drivers
o0x10e73e188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fddb6511020_0 .net "reset", 0 0, o0x10e73e188;  0 drivers
E_0x7fddb65009b0 .event edge, v0x7fddb6511020_0;
E_0x7fddb65009e0 .event edge, v0x7fddb6510c90_0;
S_0x7fddb6500810 .scope module, "test" "test" 3 1;
 .timescale 0 0;
P_0x7fddb6500650 .param/l "REG_ADDRESS_SIZE" 0 3 3, +C4<00000000000000000000000000000101>;
P_0x7fddb6500690 .param/l "REG_SIZE" 0 3 4, +C4<00000000000000000000000000001000>;
v0x7fddb65123f0_0 .var "addr_in", 0 4;
v0x7fddb6512480_0 .var "addr_out1", 0 4;
v0x7fddb6512510_0 .var "addr_out2", 0 4;
v0x7fddb65125a0_0 .var "clk", 0 0;
v0x7fddb6512630_0 .var "data_in", 0 7;
v0x7fddb6512700_0 .net "data_out1", 0 7, L_0x7fddb6512e80;  1 drivers
v0x7fddb65127b0_0 .net "data_out2", 0 7, L_0x7fddb6513170;  1 drivers
v0x7fddb6512860_0 .var/i "i", 31 0;
v0x7fddb65128f0_0 .var "reset", 0 0;
v0x7fddb6512a20_0 .var "write", 0 0;
S_0x7fddb65111a0 .scope module, "rbank" "register_bank" 3 42, 4 1 0, S_0x7fddb6500810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 8 "data_out1"
    .port_info 4 /OUTPUT 8 "data_out2"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 5 "addr_out1"
    .port_info 7 /INPUT 5 "addr_out2"
    .port_info 8 /INPUT 5 "addr_in"
P_0x7fddb6511360 .param/l "ADDRESS_SIZE" 0 4 1, +C4<00000000000000000000000000000101>;
P_0x7fddb65113a0 .param/l "REGISTER_SIZE" 0 4 1, +C4<00000000000000000000000000001000>;
L_0x7fddb6512e80 .functor BUFZ 8, L_0x7fddb6512be0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fddb6513170 .functor BUFZ 8, L_0x7fddb6512f70, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fddb65116a0_0 .net *"_s0", 7 0, L_0x7fddb6512be0;  1 drivers
v0x7fddb6511760_0 .net *"_s10", 6 0, L_0x7fddb6513010;  1 drivers
L_0x10e770170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddb6511800_0 .net *"_s13", 1 0, L_0x10e770170;  1 drivers
v0x7fddb6511890_0 .net *"_s2", 6 0, L_0x7fddb6512cc0;  1 drivers
L_0x10e770128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fddb6511920_0 .net *"_s5", 1 0, L_0x10e770128;  1 drivers
v0x7fddb65119f0_0 .net *"_s8", 7 0, L_0x7fddb6512f70;  1 drivers
v0x7fddb6511aa0_0 .net "addr_in", 0 4, v0x7fddb65123f0_0;  1 drivers
v0x7fddb6511b50_0 .net "addr_out1", 0 4, v0x7fddb6512480_0;  1 drivers
v0x7fddb6511c00_0 .net "addr_out2", 0 4, v0x7fddb6512510_0;  1 drivers
v0x7fddb6511d10 .array "bank", 31 0, 0 7;
v0x7fddb6511db0_0 .net "clk", 0 0, v0x7fddb65125a0_0;  1 drivers
v0x7fddb6511e50_0 .net "data_in", 0 7, v0x7fddb6512630_0;  1 drivers
v0x7fddb6511f00_0 .net "data_out1", 0 7, L_0x7fddb6512e80;  alias, 1 drivers
v0x7fddb6511fb0_0 .net "data_out2", 0 7, L_0x7fddb6513170;  alias, 1 drivers
v0x7fddb6512060_0 .var/i "i", 31 0;
v0x7fddb6512110_0 .net "reset", 0 0, v0x7fddb65128f0_0;  1 drivers
v0x7fddb65121b0_0 .net "write", 0 0, v0x7fddb6512a20_0;  1 drivers
E_0x7fddb6511610 .event edge, v0x7fddb6512110_0;
E_0x7fddb6511660 .event edge, v0x7fddb6511db0_0;
L_0x7fddb6512be0 .array/port v0x7fddb6511d10, L_0x7fddb6512cc0;
L_0x7fddb6512cc0 .concat [ 5 2 0 0], v0x7fddb6512480_0, L_0x10e770128;
L_0x7fddb6512f70 .array/port v0x7fddb6511d10, L_0x7fddb6513010;
L_0x7fddb6513010 .concat [ 5 2 0 0], v0x7fddb6512510_0, L_0x10e770170;
    .scope S_0x7fddb6500470;
T_0 ;
    %wait E_0x7fddb65009e0;
    %load/vec4 v0x7fddb6510c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 18 "$display", "Assigning %b to %b", v0x7fddb6510ed0_0, v0x7fddb6510d30_0 {0 0 0};
    %load/vec4 v0x7fddb6510ed0_0;
    %assign/vec4 v0x7fddb6510d30_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fddb6500470;
T_1 ;
    %wait E_0x7fddb65009b0;
    %load/vec4 v0x7fddb6511020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddb6510d30_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fddb65111a0;
T_2 ;
    %wait E_0x7fddb6511660;
    %load/vec4 v0x7fddb6511db0_0;
    %load/vec4 v0x7fddb65121b0_0;
    %and;
    %load/vec4 v0x7fddb6511aa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fddb6511e50_0;
    %load/vec4 v0x7fddb6511aa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fddb6511d10, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fddb65111a0;
T_3 ;
    %wait E_0x7fddb6511610;
    %load/vec4 v0x7fddb6512110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddb6512060_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fddb6512060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fddb6512060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fddb6511d10, 0, 4;
    %load/vec4 v0x7fddb6512060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fddb6512060_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fddb6500810;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fddb65123f0_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0x7fddb6500810;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fddb6512480_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x7fddb6500810;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fddb6512510_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x7fddb6500810;
T_7 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fddb6512630_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x7fddb6500810;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fddb6512a20_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fddb6500810;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fddb65128f0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7fddb6500810;
T_10 ;
    %vpi_call 3 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fddb6500810 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fddb65123f0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fddb6512480_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fddb6512510_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fddb6512860_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7fddb6512860_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_10.1, 5;
    %delay 20, 0;
    %load/vec4 v0x7fddb65123f0_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x7fddb65123f0_0, 0, 5;
    %load/vec4 v0x7fddb6512860_0;
    %pad/s 8;
    %store/vec4 v0x7fddb6512630_0, 0, 8;
    %load/vec4 v0x7fddb6512480_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x7fddb6512480_0, 0, 5;
    %load/vec4 v0x7fddb6512510_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x7fddb6512510_0, 0, 5;
    %load/vec4 v0x7fddb6512860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fddb6512860_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %delay 10, 0;
    %vpi_call 3 32 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fddb6500810;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fddb65125a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7fddb6500810;
T_12 ;
    %delay 10, 0;
    %load/vec4 v0x7fddb65125a0_0;
    %nor/r;
    %store/vec4 v0x7fddb65125a0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/decoder.v";
    "tests/test_register_bank.v";
    "src/register_bank.v";
