INFO-FLOW: Workspace /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1 opened at Mon May 20 14:15:37 PKT 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.68 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.78 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.85 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.02 seconds; current allocated memory: 227.133 MB.
INFO: [HLS 200-10] Analyzing design file 'kalman_hls/kalman.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kalman_hls/kalman.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang kalman_hls/kalman.cpp -foptimization-record-file=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.cpp.clang.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top kalman_filter_top -name=kalman_filter_top 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/clang.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.71 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.72 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.93 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.01 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.56 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.clang.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.71 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.48 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.06 seconds; current allocated memory: 227.332 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman.g.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.14 sec.
Execute       run_link_or_opt -opt -out /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kalman_filter_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kalman_filter_top -reflow-float-conversion -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.81 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.81 sec.
Execute       run_link_or_opt -out /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kalman_filter_top 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kalman_filter_top -mllvm -hls-db-dir -mllvm /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 214-131] Inlining function 'kalman_filter(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' into 'kalman_filter_top(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (kalman_hls/kalman.cpp:148:5)
INFO: [HLS 214-241] Aggregating maxi variable 'P' with compact=none mode in 32-bits (kalman_hls/kalman.cpp:113:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.93 seconds; current allocated memory: 228.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.293 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kalman_filter_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.0.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 241.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.1.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 256.973 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.g.1.bc to /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.o.1.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (kalman_hls/kalman.cpp:20) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_4' (kalman_hls/kalman.cpp:28) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_7' (kalman_hls/kalman.cpp:37) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_8' (kalman_hls/kalman.cpp:44) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_11' (kalman_hls/kalman.cpp:53) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_14' (kalman_hls/kalman.cpp:72) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_17' (kalman_hls/kalman.cpp:83) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_20' (kalman_hls/kalman.cpp:90) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_23' (kalman_hls/kalman.cpp:99) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_1' (kalman_hls/kalman.cpp:151) in function 'kalman_filter_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_1' (kalman_hls/kalman.cpp:20) in function 'kalman_filter_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_28_4' (kalman_hls/kalman.cpp:28) in function 'kalman_filter_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_8' (kalman_hls/kalman.cpp:44) in function 'kalman_filter_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_11' (kalman_hls/kalman.cpp:53) in function 'kalman_filter_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_72_14' (kalman_hls/kalman.cpp:72) in function 'kalman_filter_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_82_17' (kalman_hls/kalman.cpp:83) in function 'kalman_filter_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_90_20' (kalman_hls/kalman.cpp:90) in function 'kalman_filter_top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_151_1' (kalman_hls/kalman.cpp:151) in function 'kalman_filter_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_2' (kalman_hls/kalman.cpp:22) in function 'kalman_filter_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_5' (kalman_hls/kalman.cpp:30) in function 'kalman_filter_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_9' (kalman_hls/kalman.cpp:46) in function 'kalman_filter_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_12' (kalman_hls/kalman.cpp:55) in function 'kalman_filter_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_74_15' (kalman_hls/kalman.cpp:75) in function 'kalman_filter_top' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_75_16' (kalman_hls/kalman.cpp:75) in function 'kalman_filter_top' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_83_18' (kalman_hls/kalman.cpp:83) in function 'kalman_filter_top' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_21' (kalman_hls/kalman.cpp:92) in function 'kalman_filter_top' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_154_2' (kalman_hls/kalman.cpp:154) in function 'kalman_filter_top' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'S_inv.V' (kalman_hls/kalman.cpp:64) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'A' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'x_init.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'R' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'A.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x_prior.V' (kalman_hls/kalman.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.V' (kalman_hls/kalman.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S.V' (kalman_hls/kalman.cpp:51) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S_inv.V.0' (kalman_hls/kalman.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S_inv.V.1' (kalman_hls/kalman.cpp:64) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x_init.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_prior.V' (kalman_hls/kalman.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.V' (kalman_hls/kalman.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S.V' (kalman_hls/kalman.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S_inv.V.0' (kalman_hls/kalman.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S_inv.V.1' (kalman_hls/kalman.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'S.V' (kalman_hls/kalman.cpp:51) in dimension 2 completely.
Command         transform done; 0.2 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kalman_hls/kalman.cpp:53:33) to (kalman_hls/kalman.cpp:53:24) in function 'kalman_filter_top'... converting 7 basic blocks.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 294.492 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.o.2.bc -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (kalman_hls/kalman.cpp:28:32) in function 'kalman_filter_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_6' (kalman_hls/kalman.cpp:37:32) in function 'kalman_filter_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_10' (kalman_hls/kalman.cpp:53:33) in function 'kalman_filter_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_13' (kalman_hls/kalman.cpp:72:33) in function 'kalman_filter_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_19' (kalman_hls/kalman.cpp:90:33) in function 'kalman_filter_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_22' (kalman_hls/kalman.cpp:99:33) in function 'kalman_filter_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'P_prior.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'P_prior.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'P_init.V' (kalman_hls/kalman.cpp:100:18)
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 387.832 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.74 sec.
Command     elaborate done; 9.73 sec.
Execute     ap_eval exec zip -j /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter_top' ...
Execute       ap_set_top_model kalman_filter_top 
Execute       get_model_list kalman_filter_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kalman_filter_top 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       preproc_iomode -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       get_model_list kalman_filter_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: kalman_filter_top_Pipeline_VITIS_LOOP_20_1 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 kalman_filter_top_Pipeline_VITIS_LOOP_151_1 kalman_filter_top
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_44_8 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_82_17 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
INFO-FLOW: Configuring Module : kalman_filter_top_Pipeline_VITIS_LOOP_151_1 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       apply_spec_resource_limit kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
INFO-FLOW: Configuring Module : kalman_filter_top ...
Execute       set_default_model kalman_filter_top 
Execute       apply_spec_resource_limit kalman_filter_top 
INFO-FLOW: Model list for preprocess: kalman_filter_top_Pipeline_VITIS_LOOP_20_1 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 kalman_filter_top_Pipeline_VITIS_LOOP_151_1 kalman_filter_top
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_44_8 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_82_17 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
INFO-FLOW: Preprocessing Module: kalman_filter_top_Pipeline_VITIS_LOOP_151_1 ...
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       cdfg_preprocess -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
INFO-FLOW: Preprocessing Module: kalman_filter_top ...
Execute       set_default_model kalman_filter_top 
Execute       cdfg_preprocess -model kalman_filter_top 
Execute       rtl_gen_preprocess kalman_filter_top 
INFO-FLOW: Model list for synthesis: kalman_filter_top_Pipeline_VITIS_LOOP_20_1 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 kalman_filter_top_Pipeline_VITIS_LOOP_151_1 kalman_filter_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 389.398 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 389.398 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P_prior_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' (loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'): Unable to schedule 'load' operation ('P_init_V_load_1') on array 'P_init_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'P_init_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 390.141 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 390.141 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P_prior_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_36_6_VITIS_LOOP_37_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 390.656 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 390.656 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_44_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_44_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 391.152 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_44_8.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 391.152 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_44_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P_prior_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_10_VITIS_LOOP_53_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_52_10_VITIS_LOOP_53_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 392.281 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 392.281 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P_prior_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_13_VITIS_LOOP_72_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_71_13_VITIS_LOOP_72_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 392.812 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 392.812 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_82_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_82_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 393.551 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_82_17.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 393.551 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_82_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_89_19_VITIS_LOOP_90_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 394.199 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 394.199 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'P_prior_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_22_VITIS_LOOP_99_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.664 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.664 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       schedule -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_1_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_2_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_3_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_4_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'VITIS_LOOP_151_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 395.199 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top_Pipeline_VITIS_LOOP_151_1.
Execute       set_default_model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       bind -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 395.199 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top_Pipeline_VITIS_LOOP_151_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kalman_filter_top 
Execute       schedule -model kalman_filter_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 395.488 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.sched.adb -f 
INFO-FLOW: Finish scheduling kalman_filter_top.
Execute       set_default_model kalman_filter_top 
Execute       bind -model kalman_filter_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 396.012 MB.
Execute       syn_report -verbosereport -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.42 sec.
Execute       db_write -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.bind.adb -f 
INFO-FLOW: Finish binding kalman_filter_top.
Execute       get_model_list kalman_filter_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       rtl_gen_preprocess kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       rtl_gen_preprocess kalman_filter_top 
INFO-FLOW: Model list for RTL generation: kalman_filter_top_Pipeline_VITIS_LOOP_20_1 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 kalman_filter_top_Pipeline_VITIS_LOOP_151_1 kalman_filter_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_48_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 396.883 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_20_1 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline 'VITIS_LOOP_27_3_VITIS_LOOP_28_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_48_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 399.023 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7' pipeline 'VITIS_LOOP_36_6_VITIS_LOOP_37_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7'.
INFO: [RTMG 210-279] Implementing memory 'kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 400.938 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_44_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_44_8' pipeline 'VITIS_LOOP_44_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_48_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_44_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 402.457 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_44_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_44_8_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_44_8 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11' pipeline 'VITIS_LOOP_52_10_VITIS_LOOP_53_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_48_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 404.840 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14' pipeline 'VITIS_LOOP_71_13_VITIS_LOOP_72_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_48s_32s_64_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 407.613 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_82_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_82_17' pipeline 'VITIS_LOOP_82_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_82_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 409.633 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_82_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_82_17_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_82_17 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline 'VITIS_LOOP_89_19_VITIS_LOOP_90_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17ns_32s_48_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 411.727 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline 'VITIS_LOOP_98_22_VITIS_LOOP_99_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 413.367 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -top_prefix kalman_filter_top_ -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' pipeline 'VITIS_LOOP_151_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 415.023 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       gen_rtl kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
Execute       syn_report -csynth -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_151_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_Pipeline_VITIS_LOOP_151_1_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.adb 
Execute       db_write -model kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top_Pipeline_VITIS_LOOP_151_1 -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kalman_filter_top -top_prefix  -sub_prefix kalman_filter_top_ -mg_file /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kalman_filter_top/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kalman_filter_top/z' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kalman_filter_top/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kalman_filter_top/P' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kalman_filter_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_init_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_init_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_init_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_init_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'z', 'x', 'P' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_48_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_48ns_32s_32_52_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_49ns_32s_32_53_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_top'.
INFO: [RTMG 210-278] Implementing memory 'kalman_filter_top_P_init_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'kalman_filter_top_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kalman_filter_top_K_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kalman_filter_top_temp_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 419.840 MB.
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl kalman_filter_top -istop -style xilinx -f -lang vhdl -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/vhdl/kalman_filter_top 
Execute       gen_rtl kalman_filter_top -istop -style xilinx -f -lang vlog -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/verilog/kalman_filter_top 
Execute       syn_report -csynth -model kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/kalman_filter_top_csynth.xml 
Execute       syn_report -verbosereport -model kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.46 sec.
Execute       db_write -model kalman_filter_top -f -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.adb 
Execute       db_write -model kalman_filter_top -bindview -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kalman_filter_top -p /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top 
Execute       export_constraint_db -f -tool general -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.constraint.tcl 
Execute       syn_report -designview -model kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.design.xml 
Command       syn_report done; 0.29 sec.
Execute       syn_report -csynthDesign -model kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kalman_filter_top -o /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.protoinst 
Execute       sc_get_clocks kalman_filter_top 
Execute       sc_get_portdomain kalman_filter_top 
INFO-FLOW: Model list for RTL component generation: kalman_filter_top_Pipeline_VITIS_LOOP_20_1 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 kalman_filter_top_Pipeline_VITIS_LOOP_151_1 kalman_filter_top
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_mux_42_32_1_1.
INFO-FLOW: Append model kalman_filter_top_mux_42_32_1_1
INFO-FLOW: Found component kalman_filter_top_mul_32s_32ns_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_32s_32ns_48_2_1
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.
INFO-FLOW: Append model kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_44_8] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_mul_48s_32s_64_5_1.
INFO-FLOW: Append model kalman_filter_top_mul_48s_32s_64_5_1
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_82_17] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_mul_17ns_32s_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_17ns_32s_48_2_1
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top_Pipeline_VITIS_LOOP_151_1] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kalman_filter_top] ... 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.tcl 
INFO-FLOW: Found component kalman_filter_top_mul_32s_32s_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_32s_32s_48_2_1
INFO-FLOW: Found component kalman_filter_top_mul_32s_32s_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_32s_32s_48_2_1
INFO-FLOW: Found component kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.
INFO-FLOW: Append model kalman_filter_top_sdiv_48ns_32s_32_52_seq_1
INFO-FLOW: Found component kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.
INFO-FLOW: Append model kalman_filter_top_sdiv_49ns_32s_32_53_seq_1
INFO-FLOW: Found component kalman_filter_top_mul_32s_17ns_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: Found component kalman_filter_top_mul_32s_17ns_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: Found component kalman_filter_top_mul_32s_17ns_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: Found component kalman_filter_top_mul_32s_17ns_48_2_1.
INFO-FLOW: Append model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: Found component kalman_filter_top_P_init_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model kalman_filter_top_P_init_V_RAM_AUTO_1R1W
INFO-FLOW: Found component kalman_filter_top_H_ROM_AUTO_1R.
INFO-FLOW: Append model kalman_filter_top_H_ROM_AUTO_1R
INFO-FLOW: Found component kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component kalman_filter_top_K_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model kalman_filter_top_K_V_RAM_AUTO_1R1W
INFO-FLOW: Found component kalman_filter_top_temp_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model kalman_filter_top_temp_V_RAM_AUTO_1R1W
INFO-FLOW: Found component kalman_filter_top_hostmem_m_axi.
INFO-FLOW: Append model kalman_filter_top_hostmem_m_axi
INFO-FLOW: Found component kalman_filter_top_CONTROL_BUS_s_axi.
INFO-FLOW: Append model kalman_filter_top_CONTROL_BUS_s_axi
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_44_8
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_82_17
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23
INFO-FLOW: Append model kalman_filter_top_Pipeline_VITIS_LOOP_151_1
INFO-FLOW: Append model kalman_filter_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kalman_filter_top_mux_42_32_1_1 kalman_filter_top_mul_32s_32ns_48_2_1 kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_mul_48s_32s_64_5_1 kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_mul_17ns_32s_48_2_1 kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_flow_control_loop_pipe_sequential_init kalman_filter_top_mul_32s_32s_48_2_1 kalman_filter_top_mul_32s_32s_48_2_1 kalman_filter_top_sdiv_48ns_32s_32_52_seq_1 kalman_filter_top_sdiv_49ns_32s_32_53_seq_1 kalman_filter_top_mul_32s_17ns_48_2_1 kalman_filter_top_mul_32s_17ns_48_2_1 kalman_filter_top_mul_32s_17ns_48_2_1 kalman_filter_top_mul_32s_17ns_48_2_1 kalman_filter_top_P_init_V_RAM_AUTO_1R1W kalman_filter_top_H_ROM_AUTO_1R kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W kalman_filter_top_K_V_RAM_AUTO_1R1W kalman_filter_top_temp_V_RAM_AUTO_1R1W kalman_filter_top_hostmem_m_axi kalman_filter_top_CONTROL_BUS_s_axi kalman_filter_top_Pipeline_VITIS_LOOP_20_1 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 kalman_filter_top_Pipeline_VITIS_LOOP_151_1 kalman_filter_top
INFO-FLOW: Generating /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kalman_filter_top_mux_42_32_1_1
INFO-FLOW: To file: write model kalman_filter_top_mul_32s_32ns_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_mul_48s_32s_64_5_1
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_mul_17ns_32s_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kalman_filter_top_mul_32s_32s_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_mul_32s_32s_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_sdiv_48ns_32s_32_52_seq_1
INFO-FLOW: To file: write model kalman_filter_top_sdiv_49ns_32s_32_53_seq_1
INFO-FLOW: To file: write model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_mul_32s_17ns_48_2_1
INFO-FLOW: To file: write model kalman_filter_top_P_init_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kalman_filter_top_H_ROM_AUTO_1R
INFO-FLOW: To file: write model kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model kalman_filter_top_K_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kalman_filter_top_temp_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kalman_filter_top_hostmem_m_axi
INFO-FLOW: To file: write model kalman_filter_top_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_44_8
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_82_17
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23
INFO-FLOW: To file: write model kalman_filter_top_Pipeline_VITIS_LOOP_151_1
INFO-FLOW: To file: write model kalman_filter_top
INFO-FLOW: Generating /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/vhdl' dstVlogDir='/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/vlog' tclDir='/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db' modelList='kalman_filter_top_mux_42_32_1_1
kalman_filter_top_mul_32s_32ns_48_2_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_48s_32s_64_5_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_17ns_32s_48_2_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_32s_32s_48_2_1
kalman_filter_top_mul_32s_32s_48_2_1
kalman_filter_top_sdiv_48ns_32s_32_52_seq_1
kalman_filter_top_sdiv_49ns_32s_32_53_seq_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_P_init_V_RAM_AUTO_1R1W
kalman_filter_top_H_ROM_AUTO_1R
kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W
kalman_filter_top_K_V_RAM_AUTO_1R1W
kalman_filter_top_temp_V_RAM_AUTO_1R1W
kalman_filter_top_hostmem_m_axi
kalman_filter_top_CONTROL_BUS_s_axi
kalman_filter_top_Pipeline_VITIS_LOOP_20_1
kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4
kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7
kalman_filter_top_Pipeline_VITIS_LOOP_44_8
kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11
kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14
kalman_filter_top_Pipeline_VITIS_LOOP_82_17
kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20
kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23
kalman_filter_top_Pipeline_VITIS_LOOP_151_1
kalman_filter_top
' expOnly='0'
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.compgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.tcl 
Execute         source ./CONTROL_BUS.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 424.422 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kalman_filter_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kalman_filter_top_mux_42_32_1_1
kalman_filter_top_mul_32s_32ns_48_2_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_48s_32s_64_5_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_17ns_32s_48_2_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_32s_32s_48_2_1
kalman_filter_top_mul_32s_32s_48_2_1
kalman_filter_top_sdiv_48ns_32s_32_52_seq_1
kalman_filter_top_sdiv_49ns_32s_32_53_seq_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_P_init_V_RAM_AUTO_1R1W
kalman_filter_top_H_ROM_AUTO_1R
kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W
kalman_filter_top_K_V_RAM_AUTO_1R1W
kalman_filter_top_temp_V_RAM_AUTO_1R1W
kalman_filter_top_hostmem_m_axi
kalman_filter_top_CONTROL_BUS_s_axi
kalman_filter_top_Pipeline_VITIS_LOOP_20_1
kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4
kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7
kalman_filter_top_Pipeline_VITIS_LOOP_44_8
kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11
kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14
kalman_filter_top_Pipeline_VITIS_LOOP_82_17
kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20
kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23
kalman_filter_top_Pipeline_VITIS_LOOP_151_1
kalman_filter_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.constraint.tcl 
Execute       sc_get_clocks kalman_filter_top 
Execute       source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CONTROL_BUS_s_axi_U SOURCE {} VARIABLE {} MODULE kalman_filter_top LOOP {} BUNDLEDNAME CONTROL_BUS DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME hostmem_m_axi_U SOURCE {} VARIABLE {} MODULE kalman_filter_top LOOP {} BUNDLEDNAME hostmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST kalman_filter_top MODULE2INSTS {kalman_filter_top kalman_filter_top kalman_filter_top_Pipeline_VITIS_LOOP_20_1 grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 grp_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_204 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 grp_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_212 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 grp_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_fu_285 kalman_filter_top_Pipeline_VITIS_LOOP_151_1 grp_kalman_filter_top_Pipeline_VITIS_LOOP_151_1_fu_293} INST2MODULE {kalman_filter_top kalman_filter_top grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192 kalman_filter_top_Pipeline_VITIS_LOOP_20_1 grp_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_204 kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 grp_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_212 kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219 kalman_filter_top_Pipeline_VITIS_LOOP_44_8 grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233 kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244 kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254 kalman_filter_top_Pipeline_VITIS_LOOP_82_17 grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277 kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 grp_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_fu_285 kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 grp_kalman_filter_top_Pipeline_VITIS_LOOP_151_1_fu_293 kalman_filter_top_Pipeline_VITIS_LOOP_151_1} INSTDATA {kalman_filter_top {DEPTH 1 CHILDREN {grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192 grp_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_204 grp_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_212 grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219 grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233 grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244 grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254 grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277 grp_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_fu_285 grp_kalman_filter_top_Pipeline_VITIS_LOOP_151_1_fu_293}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_204 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_212 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_fu_285 {DEPTH 2 CHILDREN {}} grp_kalman_filter_top_Pipeline_VITIS_LOOP_151_1_fu_293 {DEPTH 2 CHILDREN {}}} MODULEDATA {kalman_filter_top_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_166_p2 SOURCE kalman_hls/kalman.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_fu_285_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_2_1_U6 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273_2 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_308_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_2_1_U8 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273_3 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_330_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_160_p2 SOURCE kalman_hls/kalman.cpp:27 VARIABLE add_ln27_1 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_211_p2 SOURCE kalman_hls/kalman.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_fu_192_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_304_p2 SOURCE kalman_hls/kalman.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_2_1_U21 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_2_1_U22 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273_3 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_404_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_2_1_U25 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273_4 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_fu_426_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_48_2_1_U26 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273_5 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_4_fu_449_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347_4 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_282_p2 SOURCE kalman_hls/kalman.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_27_3_VITIS_LOOP_28_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_108_p2 SOURCE kalman_hls/kalman.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_36_6_VITIS_LOOP_37_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_120_p2 SOURCE kalman_hls/kalman.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_6_VITIS_LOOP_37_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_164_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP VITIS_LOOP_36_6_VITIS_LOOP_37_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME P_prior_V_d0 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP VITIS_LOOP_36_6_VITIS_LOOP_37_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_176_p2 SOURCE kalman_hls/kalman.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_36_6_VITIS_LOOP_37_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Q_U SOURCE {} VARIABLE Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_44_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_224_p2 SOURCE kalman_hls/kalman.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1348_fu_322_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE sub_ln1348 LOOP VITIS_LOOP_44_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1348_1_fu_345_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE sub_ln1348_1 LOOP VITIS_LOOP_44_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1348_2_fu_373_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE sub_ln1348_2 LOOP VITIS_LOOP_44_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1348_3_fu_396_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE sub_ln1348_3 LOOP VITIS_LOOP_44_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_265_p2 SOURCE kalman_hls/kalman.cpp:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_52_10_VITIS_LOOP_53_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_274_p2 SOURCE kalman_hls/kalman.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_10_VITIS_LOOP_53_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_fu_517_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347 LOOP VITIS_LOOP_52_10_VITIS_LOOP_53_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_540_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP VITIS_LOOP_52_10_VITIS_LOOP_53_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_574_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP VITIS_LOOP_52_10_VITIS_LOOP_53_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME S_V_1_0_fu_618_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE S_V_1_0 LOOP VITIS_LOOP_52_10_VITIS_LOOP_53_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_421_p2 SOURCE kalman_hls/kalman.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_52_10_VITIS_LOOP_53_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_179_p2 SOURCE kalman_hls/kalman.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_71_13_VITIS_LOOP_72_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_188_p2 SOURCE kalman_hls/kalman.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_13_VITIS_LOOP_72_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_355_p2 SOURCE kalman_hls/kalman.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_71_13_VITIS_LOOP_72_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_48s_32s_64_5_1_U53 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273 LOOP VITIS_LOOP_71_13_VITIS_LOOP_72_14 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_48s_32s_64_5_1_U54 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE mul_ln1273_2 LOOP VITIS_LOOP_71_13_VITIS_LOOP_72_14 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_fu_373_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347 LOOP VITIS_LOOP_71_13_VITIS_LOOP_72_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_264_p2 SOURCE kalman_hls/kalman.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_71_13_VITIS_LOOP_72_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_82_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_285_p2 SOURCE kalman_hls/kalman.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_82_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_fu_370_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347 LOOP VITIS_LOOP_82_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_392_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP VITIS_LOOP_82_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_162_p2 SOURCE kalman_hls/kalman.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_89_19_VITIS_LOOP_90_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_171_p2 SOURCE kalman_hls/kalman.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_19_VITIS_LOOP_90_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_322_p2 SOURCE kalman_hls/kalman.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_89_19_VITIS_LOOP_90_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_17ns_32s_48_2_1_U80 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818 VARIABLE mul_ln818 LOOP VITIS_LOOP_89_19_VITIS_LOOP_90_20 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_17ns_32s_48_2_1_U81 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_89_19_VITIS_LOOP_90_20 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_fu_340_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE add_ln1347 LOOP VITIS_LOOP_89_19_VITIS_LOOP_90_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_257_p2 SOURCE kalman_hls/kalman.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_89_19_VITIS_LOOP_90_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_119_p2 SOURCE kalman_hls/kalman.cpp:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_98_22_VITIS_LOOP_99_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_131_p2 SOURCE kalman_hls/kalman.cpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_98_22_VITIS_LOOP_99_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_175_p2 SOURCE kalman_hls/kalman.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_98_22_VITIS_LOOP_99_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME P_init_V_d0 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813 LOOP VITIS_LOOP_98_22_VITIS_LOOP_99_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_187_p2 SOURCE kalman_hls/kalman.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_98_22_VITIS_LOOP_99_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kalman_filter_top_Pipeline_VITIS_LOOP_151_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_275_p2 SOURCE kalman_hls/kalman.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_323_p2 SOURCE kalman_hls/kalman.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_367_p2 SOURCE kalman_hls/kalman.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_382_p2 SOURCE kalman_hls/kalman.cpp:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_2_fu_397_p2 SOURCE kalman_hls/kalman.cpp:156 VARIABLE add_ln156_2 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_3_fu_412_p2 SOURCE kalman_hls/kalman.cpp:156 VARIABLE add_ln156_3 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kalman_filter_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME P_prior_V_U SOURCE kalman_hls/kalman.cpp:19 VARIABLE P_prior_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME K_V_U SOURCE kalman_hls/kalman.cpp:70 VARIABLE K_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME temp_V_U SOURCE kalman_hls/kalman.cpp:88 VARIABLE temp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_2_1_U106 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_48_2_1_U99 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_383_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_2_fu_416_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1408 VARIABLE r_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul_32s_17ns_48_2_1_U104 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1408 VARIABLE r_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME P_init_V_U SOURCE {} VARIABLE P_init_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME H_U SOURCE {} VARIABLE H LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 44 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 435.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kalman_filter_top.
INFO: [VLOG 209-307] Generating Verilog RTL for kalman_filter_top.
Execute       syn_report -model kalman_filter_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 5.97 sec.
Command   csynth_design done; 15.73 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.21 seconds. CPU system time: 1.27 seconds. Elapsed time: 15.73 seconds; current allocated memory: 209.383 MB.
Command ap_source done; 26.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1 opened at Mon May 20 14:17:44 PKT 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.69 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.86 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
Execute     config_export -flow=syn -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kalman_filter_top xml_exists=0
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kalman_filter_top
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=41 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kalman_filter_top_mux_42_32_1_1
kalman_filter_top_mul_32s_32ns_48_2_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_48s_32s_64_5_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_17ns_32s_48_2_1
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_flow_control_loop_pipe_sequential_init
kalman_filter_top_mul_32s_32s_48_2_1
kalman_filter_top_mul_32s_32s_48_2_1
kalman_filter_top_sdiv_48ns_32s_32_52_seq_1
kalman_filter_top_sdiv_49ns_32s_32_53_seq_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_mul_32s_17ns_48_2_1
kalman_filter_top_P_init_V_RAM_AUTO_1R1W
kalman_filter_top_H_ROM_AUTO_1R
kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W
kalman_filter_top_K_V_RAM_AUTO_1R1W
kalman_filter_top_temp_V_RAM_AUTO_1R1W
kalman_filter_top_hostmem_m_axi
kalman_filter_top_CONTROL_BUS_s_axi
kalman_filter_top_Pipeline_VITIS_LOOP_20_1
kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4
kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7
kalman_filter_top_Pipeline_VITIS_LOOP_44_8
kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11
kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14
kalman_filter_top_Pipeline_VITIS_LOOP_82_17
kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20
kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23
kalman_filter_top_Pipeline_VITIS_LOOP_151_1
kalman_filter_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_44_8.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_82_17.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top_Pipeline_VITIS_LOOP_151_1.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.constraint.tcl 
Execute     sc_get_clocks kalman_filter_top 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kalman_filter_top
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.compgen.dataonly.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=kalman_filter_top
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.rtl_wrap.cfg.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.constraint.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.constraint.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/kalman_filter_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix kalman_filter_top_ TopModuleNoPrefix kalman_filter_top TopModuleWithPrefix kalman_filter_top' export_design_flow='syn' impl_dir='/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7d79c5455788' export_design_flow='syn' export_rpt='/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s kalman_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file kalman_hls/solution1/impl/export.zip
Command   export_design done; 196.44 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 160.59 seconds. CPU system time: 14.45 seconds. Elapsed time: 196.44 seconds; current allocated memory: 8.824 MB.
Command ap_source done; 207.45 sec.
Execute cleanup_all 
