/*
 * PowerMac3,6 (Mirrored Drive Doors) machine-specific constants and device
 * wiring
 *
 * Comparable to mac_newworld_pm34.c: mac_newworld.c stays the generic New
 * World Mac platform file and calls into this interface wherever behavior
 * needs to match real PowerMac3,6 "Mirrored Drive Doors" hardware
 * specifically (a real dual-CPU G4 tower).
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include "qemu/osdep.h"
#include "qemu/units.h"
#include "qemu/error-report.h"
#include "hw/ppc/mac_newworld_pm34.h"
#include "hw/ppc/mac_newworld_pm36.h"
#include "hw/misc/macio/mac99_pm36_i2c.h"
#include "hw/nvram/eeprom_at24c.h"
#include "hw/nvram/mac_spd.h"
#include "target/ppc/cpu.h"

/*
 * The frequencies a real PowerMac3,6 (Mirrored Drive Doors, dual 867MHz)
 * publishes in its own device tree, taken verbatim from an lsprop dump of
 * /cpus/PowerPC,G4@0 (~/Downloads/device-tree-powermac3,6-smp.txt):
 *
 *   timebase-frequency  0x01fc36a7    33,306,279 Hz
 *   clock-frequency     0x33a848a8   866,666,664 Hz
 *   bus-frequency       0x07f0da9f   133,225,119 Hz
 *
 * As with PowerMac3,4, these are what the real firmware measured on real
 * silicon, not round numbers -- the timebase = bus/4 relationship still
 * holds. bus-frequency/timebase-frequency confirms it (133225119/4 =
 * 33306279.75, matching within rounding).
 */
#define PM36_TBFREQ    33306279UL
#define PM36_CLOCKFREQ 866666664UL
#define PM36_BUSFREQ   133225119UL

uint32_t pm36_tbfreq(void)
{
    return PM36_TBFREQ;
}

uint32_t pm36_clockfreq(void)
{
    return PM36_CLOCKFREQ;
}

uint32_t pm36_busfreq(void)
{
    return PM36_BUSFREQ;
}

void pm36_cpu_defaults(PowerPCCPU *cpu)
{
    /*
     * Same mechanism as PowerMac3,4 (see pm34_cpu_defaults()), but the 7455
     * ("7450 family") PLL_CFG field is 5 bits wide (HID1 bits 15-19, PC0-
     * PC4), one bit wider than the 7400's 4-bit field -- confirmed against
     * the MPC7455 RISC Microprocessor Hardware Specifications Rev 4.1,
     * Table 17: PLL_CFG 0b01010 gives a 6.5x bus-to-core multiplier, which
     * at this machine's ~133MHz bus lands on ~866MHz -- an exact match for
     * the real dual-867MHz Mirrored Drive Doors. PC1 (bit 16, 0x00008000)
     * and PC3 (bit 18, 0x00002000) are the set bits in 0b01010.
     */
    cpu->env.spr_cb[SPR_HID1].default_value = 0x0000A000;
    cpu->env.spr[SPR_HID1] = 0x0000A000;
}

/*
 * Unconfirmed: the real PowerMac3,6 device-tree dump doesn't publish a
 * device-tree node for this EEPROM (same as PowerMac3,4 -- OF reads it via
 * raw I2C without ever creating a node for it, so its presence can't be
 * confirmed or denied from the dump alone). Reuse PowerMac3,4's EEPROM as a
 * safe placeholder: harmless if unused, and a real Apple ROM is documented
 * to refuse booting without answering an I2C transaction at this address at
 * all, which matters more than what the EEPROM contains.
 */
void pm36_add_config_eeprom(I2CBus *bus)
{
    pm34_add_config_eeprom(bus);
}

#define PM36_SPD_NUM_DIMMS 4

/*
 * SPD EEPROMs for the memory slots, same mechanism as PowerMac3,4's (see
 * pm34_add_spd_dimms()): synthesize a per-slot image from a donor module,
 * patching geometry bytes (3 rows, 4 cols, 5 ranks, 31 bank density) and
 * re-summing the byte-63 checksum. PowerMac3,6 has 4 slots, not 3.
 *
 * pm36_spd_dimm0 is transcribed verbatim from a real PowerMac3,6's own
 * /memory@0/dimm-info (~/Downloads/device-tree-powermac3,6-smp.txt) -- a
 * real 512MB DDR module, checksum-validated against its own stored byte 63
 * (0x47) during transcription. Its geometry bytes (rows=13, cols=10,
 * ranks=2, density=0x40) turn out numerically identical to PowerMac3,4's
 * 512MB entry, so the same spd_geom[] table is reused rather than
 * duplicated with different values that aren't actually different.
 */
void pm36_add_spd_dimms(I2CBus *bus, uint64_t ram_size)
{
    static const uint8_t pm36_spd_dimm0[MAC_SPD_SIZE] = {
        0x80, 0x08, 0x07, 0x0d, 0x0a, 0x02, 0x40, 0x00, 0x04, 0x75, 0x75, 0x00,
        0x82, 0x08, 0x00, 0x01, 0x0e, 0x04, 0x0c, 0x01, 0x02, 0x20, 0x00, 0xa0,
        0x75, 0x00, 0x00, 0x50, 0x3c, 0x50, 0x2d, 0x40, 0xa0, 0xa0, 0x50, 0x50,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x41, 0x4b, 0x34, 0x32, 0x75, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x47, 0x7f, 0x7f, 0xba, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x08, 0x02, 0x00, 0x00, 0x00, 0x00, 0x01, 0x07, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    };
    static const struct {
        unsigned mb, rows, cols, ranks, density;
    } spd_geom[] = {
        { 512, 13, 10, 2, 0x40 },
        { 256, 13, 10, 1, 0x40 },
        { 128, 12, 10, 1, 0x20 },
        {  64, 12,  9, 1, 0x10 },
        {  32, 11,  9, 1, 0x08 },
    };
    uint64_t left = ram_size;
    int slot = 0;
    unsigned g = 0;

    while (left && slot < PM36_SPD_NUM_DIMMS &&
           g < ARRAY_SIZE(spd_geom)) {
        uint8_t spd[MAC_SPD_SIZE];
        unsigned sum, b;

        if (left < (uint64_t)spd_geom[g].mb * MiB) {
            g++;
            continue;
        }
        memcpy(spd, pm36_spd_dimm0, MAC_SPD_SIZE);
        spd[3] = spd_geom[g].rows;
        spd[4] = spd_geom[g].cols;
        spd[5] = spd_geom[g].ranks;
        spd[31] = spd_geom[g].density;
        for (sum = 0, b = 0; b < 63; b++) {
            sum += spd[b];
        }
        spd[63] = sum & 0xff;
        at24c_eeprom_init_rom(bus, 0x50 + slot, MAC_SPD_SIZE, spd, MAC_SPD_SIZE);
        left -= (uint64_t)spd_geom[g].mb * MiB;
        slot++;
    }
    if (left) {
        warn_report("mac99: %" PRIu64 "MB of RAM not representable as "
                    "1-4 PowerMac3,6 DIMMs; the firmware will see %"
                    PRIu64 "MB", left / MiB, (ram_size - left) / MiB);
    }
}

/*
 * Confirmed live on real PowerMac3,6 hardware's UniNorth I2C bus, addresses
 * converted from the device tree's 8-bit convention to 7-bit the same way
 * as the existing PowerMac3,4 config EEPROM comment does.
 */
void pm36_add_i2c_peripherals(I2CBus *bus)
{
    i2c_slave_create_simple(bus, TYPE_ADM1030, 0x2c);
    i2c_slave_create_simple(bus, TYPE_CY2213, 0x65);
    i2c_slave_create_simple(bus, TYPE_DS1775, 0x49);
}

/*
 * Confirmed identical to PowerMac3,4 from the real device tree: GMAC sits
 * at the same pci@f4000000 slot 0x0f (built-in-names lists "Ethernet" at
 * the same position, ethernet@f node present) on both real machines.
 */
void pm36_place_gmac(PCIBus *internal_bus, const char *default_nic)
{
    pm34_place_gmac(internal_bus, default_nic);
}

/*
 * Confirmed identical to PowerMac3,4 from the real device tree's
 * interrupt-map (0x28/0x29 for the same two slots). The dump also shows a
 * third/fourth line for the "Kauai ATA" PCI controller at slot 0x0d (IRQs
 * 0x27/0x26) -- deliberately not wired here, since that whole controller
 * (PowerMac3,6's real hard-disk path, distinct from PowerMac3,4's) is
 * deferred; PowerMac3,6 boots from CD via KeyLargo's built-in ATA only
 * until that's implemented.
 */
void pm36_internal_bus_irq_map(DeviceState *uninorth_internal_dev,
                               DeviceState *pic_dev)
{
    pm34_internal_bus_irq_map(uninorth_internal_dev, pic_dev);
}

/*
 * Confirmed identical to PowerMac3,4 from the real device tree: the same
 * seven (slot, irq) pairs appear in pci@f2000000's interrupt-map on both
 * real machines.
 */
void pm36_pci_irq_map(DeviceState *uninorth_pci_dev, DeviceState *pic_dev)
{
    pm34_pci_irq_map(uninorth_pci_dev, pic_dev);
}

/* Confirmed identical to PowerMac3,4 from the real device tree: mac-io@17. */
int pm36_macio_devfn(void)
{
    return pm34_macio_devfn();
}

/*
 * Not PowerMac3,4's usb@18. The FireWire 800 Mirrored Drive Doors ("P58B" to
 * its ROM) runs its USB ports from a NEC USB 2.0 controller in slot 0x1b of
 * this bus, not from KeyLargo's OHCI cells, and the 4.6.0f1 ROM enforces
 * that: finish-p58b-usbnodes deletes whatever nodes the usb0/usb1 aliases
 * name and re-points the aliases at pci1/usb@1b and usb@1b,1. An OHCI left
 * at 0x18 is therefore probed and used by Open Firmware itself and then
 * removed from the tree handed to the OS -- Mac OS X never sees a USB
 * controller, never enumerates the keyboard and mouse, and with a PMU there
 * is no ADB to fall back on. The NEC part's first function is an OHCI, which
 * is all that is modelled here; the ROM's interrupt table gives slot 0x1b
 * source 0x3f (see pci_unin_main_real_map_irq()).
 */
int pm36_usb_devfn(void)
{
    return PCI_DEVFN(0x1b, 0);
}
