#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14cfa8fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14cf9b860 .scope module, "tb_conv2d_multichannel" "tb_conv2d_multichannel" 3 13;
 .timescale -9 -12;
P_0x14cf6c810 .param/l "CLK" 0 3 15, +C4<00000000000000000000000000001010>;
P_0x14cf6c850 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x14cf6c890 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x14cf6c8d0 .param/l "OP_TENSOR" 1 3 68, C4<00000001>;
P_0x14cf6c910 .param/l "SRAM_WIDTH" 0 3 16, +C4<00000000000000000000000100000000>;
P_0x14cf6c950 .param/l "SYNC_MXU" 1 3 71, C4<00000001>;
v0x600000526c70_0 .var/s "actual", 31 0;
v0x600000526d00_0 .net "axi_araddr", 39 0, L_0x600001c79180;  1 drivers
v0x600000526d90_0 .net "axi_arlen", 7 0, L_0x600001c791f0;  1 drivers
v0x600000526e20_0 .var "axi_arready", 0 0;
v0x600000526eb0_0 .net "axi_arvalid", 0 0, L_0x600001c792d0;  1 drivers
v0x600000526f40_0 .net "axi_awaddr", 39 0, L_0x600001c78ee0;  1 drivers
v0x600000526fd0_0 .net "axi_awlen", 7 0, L_0x600001c78f50;  1 drivers
v0x600000527060_0 .var "axi_awready", 0 0;
v0x6000005270f0_0 .net "axi_awvalid", 0 0, L_0x600001c78fc0;  1 drivers
L_0x15009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000527180_0 .net "axi_bready", 0 0, L_0x15009a968;  1 drivers
v0x600000527210_0 .var "axi_bresp", 1 0;
v0x6000005272a0_0 .var "axi_bvalid", 0 0;
v0x600000527330_0 .var "axi_rdata", 255 0;
v0x6000005273c0_0 .var "axi_rlast", 0 0;
v0x600000527450_0 .net "axi_rready", 0 0, L_0x600001c79340;  1 drivers
v0x6000005274e0_0 .var "axi_rvalid", 0 0;
v0x600000527570_0 .net "axi_wdata", 255 0, L_0x600001c79030;  1 drivers
v0x600000527600_0 .net "axi_wlast", 0 0, L_0x600001c790a0;  1 drivers
v0x600000527690_0 .var "axi_wready", 0 0;
v0x600000527720_0 .net "axi_wvalid", 0 0, L_0x600001c79110;  1 drivers
v0x6000005277b0_0 .var "clk", 0 0;
v0x600000527840_0 .var/i "errors", 31 0;
v0x6000005278d0_0 .var "global_sync_in", 0 0;
v0x600000527960_0 .var/i "i", 31 0;
v0x6000005279f0_0 .var "noc_rx_addr", 19 0;
v0x600000527a80_0 .var "noc_rx_data", 255 0;
v0x600000527b10_0 .var "noc_rx_is_instr", 0 0;
v0x600000527ba0_0 .net "noc_rx_ready", 0 0, L_0x60000066ee40;  1 drivers
v0x600000527c30_0 .var "noc_rx_valid", 0 0;
L_0x15009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000527cc0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  1 drivers
L_0x15009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000527d50_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  1 drivers
v0x600000527de0_0 .var "noc_tx_ready", 0 0;
L_0x15009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000527e70_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  1 drivers
v0x600000527f00_0 .var "rst_n", 0 0;
v0x600000528000_0 .var "sync_grant", 0 0;
v0x600000528090_0 .net "sync_request", 0 0, L_0x600001c750a0;  1 drivers
v0x600000528120_0 .net "tpc_busy", 0 0, L_0x600001c75260;  1 drivers
v0x6000005281b0_0 .net "tpc_done", 0 0, L_0x600001c75110;  1 drivers
v0x600000528240_0 .net "tpc_error", 0 0, L_0x600001c75030;  1 drivers
v0x6000005282d0_0 .var "tpc_start", 0 0;
v0x600000528360_0 .var "tpc_start_pc", 19 0;
E_0x60000223ee40 .event negedge, v0x600000540090_0;
S_0x14cf96670 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x14cf9b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14d810000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x14d810040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x14d810080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14d8100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x14d810100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x14d810140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x14d810180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x14d8101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x14d810200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x14d810240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x14d810280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x14d8102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x14d810300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x14d810340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x14d810380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x14d8103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x14d810400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600001c75ff0 .functor BUFZ 1, v0x6000005243f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001c787e0 .functor OR 1, L_0x60000066bca0, L_0x60000066be80, C4<0>, C4<0>;
L_0x600001c78850 .functor AND 1, L_0x600001c78770, L_0x600001c787e0, C4<1>, C4<1>;
L_0x600001c788c0 .functor BUFZ 1, v0x600000525440_0, C4<0>, C4<0>, C4<0>;
L_0x600001c78930 .functor BUFZ 1, v0x600000524f30_0, C4<0>, C4<0>, C4<0>;
L_0x600001c79500 .functor AND 1, v0x600000527c30_0, L_0x60000066ee40, C4<1>, C4<1>;
L_0x600001c79570 .functor AND 1, L_0x600001c79500, L_0x60000066eee0, C4<1>, C4<1>;
v0x600000522370_0 .net *"_ivl_24", 19 0, L_0x60000066b5c0;  1 drivers
L_0x15009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000522400_0 .net *"_ivl_27", 3 0, L_0x15009a530;  1 drivers
v0x600000522490_0 .net *"_ivl_28", 19 0, L_0x60000066b660;  1 drivers
L_0x15009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000522520_0 .net *"_ivl_31", 14 0, L_0x15009a578;  1 drivers
L_0x15009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000005225b0_0 .net/2u *"_ivl_34", 2 0, L_0x15009a5c0;  1 drivers
v0x600000522640_0 .net *"_ivl_38", 19 0, L_0x60000066b840;  1 drivers
L_0x15009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000005226d0_0 .net *"_ivl_41", 3 0, L_0x15009a608;  1 drivers
v0x600000522760_0 .net *"_ivl_42", 19 0, L_0x60000066b8e0;  1 drivers
L_0x15009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000005227f0_0 .net *"_ivl_45", 3 0, L_0x15009a650;  1 drivers
L_0x15009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000522880_0 .net/2u *"_ivl_48", 2 0, L_0x15009a698;  1 drivers
v0x600000522910_0 .net *"_ivl_52", 19 0, L_0x60000066bac0;  1 drivers
L_0x15009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000005229a0_0 .net *"_ivl_55", 3 0, L_0x15009a6e0;  1 drivers
v0x600000522a30_0 .net *"_ivl_56", 19 0, L_0x60000066bb60;  1 drivers
L_0x15009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000522ac0_0 .net *"_ivl_59", 3 0, L_0x15009a728;  1 drivers
L_0x15009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000522b50_0 .net *"_ivl_63", 127 0, L_0x15009a770;  1 drivers
v0x600000522be0_0 .net *"_ivl_65", 127 0, L_0x60000066bd40;  1 drivers
L_0x15009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000522c70_0 .net/2u *"_ivl_68", 2 0, L_0x15009a7b8;  1 drivers
v0x600000522d00_0 .net *"_ivl_70", 0 0, L_0x60000066bca0;  1 drivers
L_0x15009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000522d90_0 .net/2u *"_ivl_72", 2 0, L_0x15009a800;  1 drivers
v0x600000522e20_0 .net *"_ivl_74", 0 0, L_0x60000066be80;  1 drivers
v0x600000522eb0_0 .net *"_ivl_77", 0 0, L_0x600001c787e0;  1 drivers
v0x600000522f40_0 .net *"_ivl_87", 0 0, L_0x600001c79500;  1 drivers
v0x600000522fd0_0 .net *"_ivl_89", 0 0, L_0x60000066eee0;  1 drivers
v0x600000523060_0 .var "act_data_d", 31 0;
v0x6000005230f0_0 .var "act_valid_d", 0 0;
v0x600000523180_0 .var "act_valid_d2", 0 0;
v0x600000523210_0 .net "axi_araddr", 39 0, L_0x600001c79180;  alias, 1 drivers
v0x6000005232a0_0 .net "axi_arlen", 7 0, L_0x600001c791f0;  alias, 1 drivers
v0x600000523330_0 .net "axi_arready", 0 0, v0x600000526e20_0;  1 drivers
v0x6000005233c0_0 .net "axi_arvalid", 0 0, L_0x600001c792d0;  alias, 1 drivers
v0x600000523450_0 .net "axi_awaddr", 39 0, L_0x600001c78ee0;  alias, 1 drivers
v0x6000005234e0_0 .net "axi_awlen", 7 0, L_0x600001c78f50;  alias, 1 drivers
v0x600000523570_0 .net "axi_awready", 0 0, v0x600000527060_0;  1 drivers
v0x600000523600_0 .net "axi_awvalid", 0 0, L_0x600001c78fc0;  alias, 1 drivers
v0x600000523690_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600000523720_0 .net "axi_bresp", 1 0, v0x600000527210_0;  1 drivers
v0x6000005237b0_0 .net "axi_bvalid", 0 0, v0x6000005272a0_0;  1 drivers
v0x600000523840_0 .net "axi_rdata", 255 0, v0x600000527330_0;  1 drivers
v0x6000005238d0_0 .net "axi_rlast", 0 0, v0x6000005273c0_0;  1 drivers
v0x600000523960_0 .net "axi_rready", 0 0, L_0x600001c79340;  alias, 1 drivers
v0x6000005239f0_0 .net "axi_rvalid", 0 0, v0x6000005274e0_0;  1 drivers
v0x600000523a80_0 .net "axi_wdata", 255 0, L_0x600001c79030;  alias, 1 drivers
v0x600000523b10_0 .net "axi_wlast", 0 0, L_0x600001c790a0;  alias, 1 drivers
v0x600000523ba0_0 .net "axi_wready", 0 0, v0x600000527690_0;  1 drivers
v0x600000523c30_0 .net "axi_wvalid", 0 0, L_0x600001c79110;  alias, 1 drivers
v0x600000523cc0_0 .net "clk", 0 0, v0x6000005277b0_0;  1 drivers
v0x600000523d50_0 .net "dma_lcp_done", 0 0, L_0x600001c78cb0;  1 drivers
v0x600000523de0_0 .net "dma_lcp_ready", 0 0, L_0x60000066df40;  1 drivers
v0x600000523e70_0 .net "dma_sram_addr", 19 0, v0x600000540e10_0;  1 drivers
v0x600000523f00_0 .net "dma_sram_rdata", 255 0, L_0x600001c79490;  1 drivers
v0x600000524000_0 .net "dma_sram_re", 0 0, L_0x600001c78e70;  1 drivers
v0x600000524090_0 .net "dma_sram_ready", 0 0, L_0x60000066eda0;  1 drivers
v0x600000524120_0 .net "dma_sram_wdata", 255 0, L_0x600001c78d90;  1 drivers
v0x6000005241b0_0 .net "dma_sram_we", 0 0, L_0x600001c78e00;  1 drivers
v0x600000524240_0 .net "global_sync_in", 0 0, v0x6000005278d0_0;  1 drivers
v0x6000005242d0 .array "instr_mem", 4095 0, 127 0;
v0x600000524360_0 .var "instr_rdata_reg", 127 0;
v0x6000005243f0_0 .var "instr_valid_reg", 0 0;
v0x600000524480_0 .net "lcp_dma_cmd", 127 0, v0x600000542910_0;  1 drivers
v0x600000524510_0 .net "lcp_dma_valid", 0 0, L_0x600001c75340;  1 drivers
v0x6000005245a0_0 .net "lcp_imem_addr", 19 0, L_0x600001c75dc0;  1 drivers
v0x600000524630_0 .net "lcp_imem_data", 127 0, v0x600000524360_0;  1 drivers
v0x6000005246c0_0 .net "lcp_imem_re", 0 0, L_0x600001c75e30;  1 drivers
v0x600000524750_0 .net "lcp_imem_valid", 0 0, L_0x600001c75ff0;  1 drivers
v0x6000005247e0_0 .net "lcp_mxu_cmd", 127 0, v0x600000543600_0;  1 drivers
v0x600000524870_0 .net "lcp_mxu_valid", 0 0, L_0x600001c755e0;  1 drivers
v0x600000524900_0 .net "lcp_vpu_cmd", 127 0, v0x600000544240_0;  1 drivers
v0x600000524990_0 .net "lcp_vpu_valid", 0 0, L_0x600001c75420;  1 drivers
v0x600000524a20_0 .net "mxu_a_addr", 19 0, L_0x60000066b980;  1 drivers
v0x600000524ab0_0 .net "mxu_a_rdata", 255 0, L_0x600001c793b0;  1 drivers
v0x600000524b40_0 .net "mxu_a_re", 0 0, L_0x60000066ba20;  1 drivers
v0x600000524bd0_0 .net "mxu_a_ready", 0 0, L_0x60000066ec60;  1 drivers
v0x600000524c60_0 .net "mxu_cfg_k", 15 0, L_0x600000665900;  1 drivers
v0x600000524cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000006657c0;  1 drivers
v0x600000524d80_0 .net "mxu_cfg_n", 15 0, L_0x600000665860;  1 drivers
v0x600000524e10_0 .var "mxu_col_cnt", 4 0;
v0x600000524ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600000524f30_0 .var "mxu_done_reg", 0 0;
v0x600000524fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000006655e0;  1 drivers
v0x600000525050_0 .net "mxu_lcp_done", 0 0, L_0x600001c78930;  1 drivers
v0x6000005250e0_0 .net "mxu_lcp_ready", 0 0, L_0x600001c788c0;  1 drivers
v0x600000525170_0 .net "mxu_o_addr", 19 0, L_0x60000066bc00;  1 drivers
v0x600000525200_0 .net "mxu_o_ready", 0 0, L_0x60000066ed00;  1 drivers
v0x600000525290_0 .net "mxu_o_wdata", 255 0, L_0x60000066bde0;  1 drivers
v0x600000525320_0 .net "mxu_o_we", 0 0, L_0x600001c78850;  1 drivers
v0x6000005253b0_0 .var "mxu_out_cnt", 15 0;
v0x600000525440_0 .var "mxu_ready_reg", 0 0;
v0x6000005254d0_0 .net "mxu_src0_addr", 15 0, L_0x600000665680;  1 drivers
v0x600000525560_0 .net "mxu_src1_addr", 15 0, L_0x600000665720;  1 drivers
v0x6000005255f0_0 .var "mxu_start_array", 0 0;
v0x600000525680_0 .var "mxu_start_array_d", 0 0;
v0x600000525710_0 .var "mxu_state", 2 0;
v0x6000005257a0_0 .net "mxu_subop", 7 0, L_0x600000665540;  1 drivers
v0x600000525830_0 .net "mxu_w_addr", 19 0, L_0x60000066b700;  1 drivers
v0x6000005258c0_0 .net "mxu_w_rdata", 255 0, v0x60000055f8d0_0;  1 drivers
v0x600000525950_0 .net "mxu_w_re", 0 0, L_0x60000066b7a0;  1 drivers
v0x6000005259e0_0 .net "mxu_w_ready", 0 0, L_0x60000066eb20;  1 drivers
v0x600000525a70_0 .net "noc_data_write", 0 0, L_0x600001c79570;  1 drivers
v0x600000525b00_0 .net "noc_rx_addr", 19 0, v0x6000005279f0_0;  1 drivers
v0x600000525b90_0 .net "noc_rx_data", 255 0, v0x600000527a80_0;  1 drivers
v0x600000525c20_0 .net "noc_rx_is_instr", 0 0, v0x600000527b10_0;  1 drivers
v0x600000525cb0_0 .net "noc_rx_ready", 0 0, L_0x60000066ee40;  alias, 1 drivers
v0x600000525d40_0 .net "noc_rx_valid", 0 0, v0x600000527c30_0;  1 drivers
v0x600000525dd0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  alias, 1 drivers
v0x600000525e60_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  alias, 1 drivers
v0x600000525ef0_0 .net "noc_tx_ready", 0 0, v0x600000527de0_0;  1 drivers
v0x600000525f80_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  alias, 1 drivers
v0x600000526010_0 .net "rst_n", 0 0, v0x600000527f00_0;  1 drivers
v0x6000005260a0_0 .net "sync_grant", 0 0, v0x600000528000_0;  1 drivers
v0x600000526130_0 .net "sync_request", 0 0, L_0x600001c750a0;  alias, 1 drivers
v0x6000005261c0_0 .net "systolic_busy", 0 0, L_0x600001c78690;  1 drivers
v0x600000526250_0 .net "systolic_done", 0 0, L_0x60000066b0c0;  1 drivers
v0x6000005262e0_0 .net "systolic_result", 127 0, L_0x60000066ac60;  1 drivers
v0x600000526370_0 .net "systolic_result_valid", 0 0, L_0x600001c78770;  1 drivers
v0x600000526400_0 .net "tpc_busy", 0 0, L_0x600001c75260;  alias, 1 drivers
v0x600000526490_0 .net "tpc_done", 0 0, L_0x600001c75110;  alias, 1 drivers
v0x600000526520_0 .net "tpc_error", 0 0, L_0x600001c75030;  alias, 1 drivers
v0x6000005265b0_0 .net "tpc_start", 0 0, v0x6000005282d0_0;  1 drivers
v0x600000526640_0 .net "tpc_start_pc", 19 0, v0x600000528360_0;  1 drivers
v0x6000005266d0_0 .net "vpu_lcp_done", 0 0, L_0x600001c78a80;  1 drivers
v0x600000526760_0 .net "vpu_lcp_ready", 0 0, L_0x60000066da40;  1 drivers
v0x6000005267f0_0 .net "vpu_sram_addr", 19 0, v0x600000521710_0;  1 drivers
v0x600000526880_0 .net "vpu_sram_rdata", 255 0, L_0x600001c79420;  1 drivers
v0x600000526910_0 .net "vpu_sram_re", 0 0, L_0x600001c78c40;  1 drivers
v0x6000005269a0_0 .net "vpu_sram_ready", 0 0, L_0x60000066ebc0;  1 drivers
v0x600000526a30_0 .net "vpu_sram_wdata", 255 0, L_0x600001c78b60;  1 drivers
v0x600000526ac0_0 .net "vpu_sram_we", 0 0, L_0x600001c78bd0;  1 drivers
v0x600000526b50_0 .var "weight_load_col_d", 1 0;
v0x600000526be0_0 .var "weight_load_en_d", 0 0;
L_0x600000665540 .part v0x600000543600_0, 112, 8;
L_0x6000006655e0 .part v0x600000543600_0, 96, 16;
L_0x600000665680 .part v0x600000543600_0, 80, 16;
L_0x600000665720 .part v0x600000543600_0, 64, 16;
L_0x6000006657c0 .part v0x600000543600_0, 48, 16;
L_0x600000665860 .part v0x600000543600_0, 32, 16;
L_0x600000665900 .part v0x600000543600_0, 16, 16;
L_0x60000066b520 .part v0x60000055f8d0_0, 0, 32;
L_0x60000066b5c0 .concat [ 16 4 0 0], L_0x600000665720, L_0x15009a530;
L_0x60000066b660 .concat [ 5 15 0 0], v0x600000524e10_0, L_0x15009a578;
L_0x60000066b700 .arith/sum 20, L_0x60000066b5c0, L_0x60000066b660;
L_0x60000066b7a0 .cmp/eq 3, v0x600000525710_0, L_0x15009a5c0;
L_0x60000066b840 .concat [ 16 4 0 0], L_0x600000665680, L_0x15009a608;
L_0x60000066b8e0 .concat [ 16 4 0 0], v0x600000524ea0_0, L_0x15009a650;
L_0x60000066b980 .arith/sum 20, L_0x60000066b840, L_0x60000066b8e0;
L_0x60000066ba20 .cmp/eq 3, v0x600000525710_0, L_0x15009a698;
L_0x60000066bac0 .concat [ 16 4 0 0], L_0x6000006655e0, L_0x15009a6e0;
L_0x60000066bb60 .concat [ 16 4 0 0], v0x6000005253b0_0, L_0x15009a728;
L_0x60000066bc00 .arith/sum 20, L_0x60000066bac0, L_0x60000066bb60;
L_0x60000066bd40 .part L_0x60000066ac60, 0, 128;
L_0x60000066bde0 .concat [ 128 128 0 0], L_0x60000066bd40, L_0x15009a770;
L_0x60000066bca0 .cmp/eq 3, v0x600000525710_0, L_0x15009a7b8;
L_0x60000066be80 .cmp/eq 3, v0x600000525710_0, L_0x15009a800;
L_0x60000066ee40 .reduce/nor L_0x600001c75260;
L_0x60000066eee0 .reduce/nor v0x600000527b10_0;
S_0x14cf6c3d0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14cf96670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14d81a400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14d81a440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14d81a480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14d81a4c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14d81a500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14d81a540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14d81a580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14d81a5c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14d81a600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14d81a640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14d81a680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14d81a6c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14d81a700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14d81a740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14d81a780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14d81a7c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14d81a800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14d81a840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14d81a880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14d81a8c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14d81a900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600001c78cb0 .functor BUFZ 1, v0x600000540510_0, C4<0>, C4<0>, C4<0>;
L_0x600001c78d90 .functor BUFZ 256, v0x600000541170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001c78e00 .functor BUFZ 1, v0x600000541290_0, C4<0>, C4<0>, C4<0>;
L_0x600001c78e70 .functor BUFZ 1, v0x600000540fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001c78ee0 .functor BUFZ 40, v0x60000057f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001c78f50 .functor BUFZ 8, v0x60000057f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001c78fc0 .functor BUFZ 1, v0x60000057f720_0, C4<0>, C4<0>, C4<0>;
L_0x600001c79030 .functor BUFZ 256, v0x60000057fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001c790a0 .functor BUFZ 1, v0x60000057fde0_0, C4<0>, C4<0>, C4<0>;
L_0x600001c79110 .functor BUFZ 1, v0x6000005786c0_0, C4<0>, C4<0>, C4<0>;
L_0x600001c79180 .functor BUFZ 40, v0x60000057f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600001c791f0 .functor BUFZ 8, v0x60000057f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600001c792d0 .functor BUFZ 1, v0x60000057f330_0, C4<0>, C4<0>, C4<0>;
L_0x600001c79340 .functor BUFZ 1, v0x60000057fb10_0, C4<0>, C4<0>, C4<0>;
L_0x15009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000057ef40_0 .net/2u *"_ivl_14", 3 0, L_0x15009a920;  1 drivers
v0x60000057efd0_0 .net "axi_araddr", 39 0, L_0x600001c79180;  alias, 1 drivers
v0x60000057f060_0 .var "axi_araddr_reg", 39 0;
v0x60000057f0f0_0 .net "axi_arlen", 7 0, L_0x600001c791f0;  alias, 1 drivers
v0x60000057f180_0 .var "axi_arlen_reg", 7 0;
v0x60000057f210_0 .net "axi_arready", 0 0, v0x600000526e20_0;  alias, 1 drivers
v0x60000057f2a0_0 .net "axi_arvalid", 0 0, L_0x600001c792d0;  alias, 1 drivers
v0x60000057f330_0 .var "axi_arvalid_reg", 0 0;
v0x60000057f3c0_0 .net "axi_awaddr", 39 0, L_0x600001c78ee0;  alias, 1 drivers
v0x60000057f450_0 .var "axi_awaddr_reg", 39 0;
v0x60000057f4e0_0 .net "axi_awlen", 7 0, L_0x600001c78f50;  alias, 1 drivers
v0x60000057f570_0 .var "axi_awlen_reg", 7 0;
v0x60000057f600_0 .net "axi_awready", 0 0, v0x600000527060_0;  alias, 1 drivers
v0x60000057f690_0 .net "axi_awvalid", 0 0, L_0x600001c78fc0;  alias, 1 drivers
v0x60000057f720_0 .var "axi_awvalid_reg", 0 0;
v0x60000057f7b0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x60000057f840_0 .net "axi_bresp", 1 0, v0x600000527210_0;  alias, 1 drivers
v0x60000057f8d0_0 .net "axi_bvalid", 0 0, v0x6000005272a0_0;  alias, 1 drivers
v0x60000057f960_0 .net "axi_rdata", 255 0, v0x600000527330_0;  alias, 1 drivers
v0x60000057f9f0_0 .net "axi_rlast", 0 0, v0x6000005273c0_0;  alias, 1 drivers
v0x60000057fa80_0 .net "axi_rready", 0 0, L_0x600001c79340;  alias, 1 drivers
v0x60000057fb10_0 .var "axi_rready_reg", 0 0;
v0x60000057fba0_0 .net "axi_rvalid", 0 0, v0x6000005274e0_0;  alias, 1 drivers
v0x60000057fc30_0 .net "axi_wdata", 255 0, L_0x600001c79030;  alias, 1 drivers
v0x60000057fcc0_0 .var "axi_wdata_reg", 255 0;
v0x60000057fd50_0 .net "axi_wlast", 0 0, L_0x600001c790a0;  alias, 1 drivers
v0x60000057fde0_0 .var "axi_wlast_reg", 0 0;
v0x60000057fe70_0 .net "axi_wready", 0 0, v0x600000527690_0;  alias, 1 drivers
v0x60000057ff00_0 .net "axi_wvalid", 0 0, L_0x600001c79110;  alias, 1 drivers
v0x6000005786c0_0 .var "axi_wvalid_reg", 0 0;
v0x600000578630_0 .net "cfg_cols", 11 0, L_0x60000066dd60;  1 drivers
v0x600000540000_0 .net "cfg_rows", 11 0, L_0x60000066dcc0;  1 drivers
v0x600000540090_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000540120_0 .net "cmd", 127 0, v0x600000542910_0;  alias, 1 drivers
v0x6000005401b0_0 .net "cmd_done", 0 0, L_0x600001c78cb0;  alias, 1 drivers
v0x600000540240_0 .net "cmd_ready", 0 0, L_0x60000066df40;  alias, 1 drivers
v0x6000005402d0_0 .net "cmd_valid", 0 0, L_0x600001c75340;  alias, 1 drivers
v0x600000540360_0 .var "col_count", 11 0;
v0x6000005403f0_0 .var "cols_cfg", 11 0;
v0x600000540480_0 .var "data_buf", 255 0;
v0x600000540510_0 .var "done_reg", 0 0;
v0x6000005405a0_0 .net "ext_addr", 39 0, L_0x60000066db80;  1 drivers
v0x600000540630_0 .var "ext_base", 39 0;
v0x6000005406c0_0 .var "ext_ptr", 39 0;
v0x600000540750_0 .net "ext_stride", 11 0, L_0x60000066de00;  1 drivers
v0x6000005407e0_0 .var "ext_stride_cfg", 11 0;
v0x600000540870_0 .net "int_addr", 19 0, L_0x60000066dc20;  1 drivers
v0x600000540900_0 .var "int_base", 19 0;
v0x600000540990_0 .var "int_ptr", 19 0;
v0x600000540a20_0 .net "int_stride", 11 0, L_0x60000066dea0;  1 drivers
v0x600000540ab0_0 .var "int_stride_cfg", 11 0;
v0x600000540b40_0 .var "op_type", 7 0;
v0x600000540bd0_0 .var "row_count", 11 0;
v0x600000540c60_0 .var "rows_cfg", 11 0;
v0x600000540cf0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000540d80_0 .net "sram_addr", 19 0, v0x600000540e10_0;  alias, 1 drivers
v0x600000540e10_0 .var "sram_addr_reg", 19 0;
v0x600000540ea0_0 .net "sram_rdata", 255 0, L_0x600001c79490;  alias, 1 drivers
v0x600000540f30_0 .net "sram_re", 0 0, L_0x600001c78e70;  alias, 1 drivers
v0x600000540fc0_0 .var "sram_re_reg", 0 0;
v0x600000541050_0 .net "sram_ready", 0 0, L_0x60000066eda0;  alias, 1 drivers
v0x6000005410e0_0 .net "sram_wdata", 255 0, L_0x600001c78d90;  alias, 1 drivers
v0x600000541170_0 .var "sram_wdata_reg", 255 0;
v0x600000541200_0 .net "sram_we", 0 0, L_0x600001c78e00;  alias, 1 drivers
v0x600000541290_0 .var "sram_we_reg", 0 0;
v0x600000541320_0 .var "state", 3 0;
v0x6000005413b0_0 .net "subop", 7 0, L_0x60000066dae0;  1 drivers
E_0x60000223f800/0 .event negedge, v0x600000540cf0_0;
E_0x60000223f800/1 .event posedge, v0x600000540090_0;
E_0x60000223f800 .event/or E_0x60000223f800/0, E_0x60000223f800/1;
L_0x60000066dae0 .part v0x600000542910_0, 112, 8;
L_0x60000066db80 .part v0x600000542910_0, 72, 40;
L_0x60000066dc20 .part v0x600000542910_0, 52, 20;
L_0x60000066dcc0 .part v0x600000542910_0, 40, 12;
L_0x60000066dd60 .part v0x600000542910_0, 28, 12;
L_0x60000066de00 .part v0x600000542910_0, 16, 12;
L_0x60000066dea0 .part v0x600000542910_0, 4, 12;
L_0x60000066df40 .cmp/eq 4, v0x600000541320_0, L_0x15009a920;
S_0x14cf6bf90 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14cf96670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14d823e00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14d823e40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14d823e80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14d823ec0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14d823f00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14d823f40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14d823f80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14d823fc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14d824000 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14d824040 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14d824080 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14d8240c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14d824100 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14d824140 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14d824180 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14d8241c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14d824200 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14d824240 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14d824280 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14d8242c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14d824300 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14d824340 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14d824380 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14d8243c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14d824400 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14d824440 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14d824480 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600001c760d0 .functor AND 1, L_0x600000664b40, L_0x600000664c80, C4<1>, C4<1>;
L_0x600001c75d50 .functor AND 1, L_0x600001c760d0, L_0x600000664820, C4<1>, C4<1>;
L_0x600001c75dc0 .functor BUFZ 20, v0x600000542f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600001c75e30 .functor BUFZ 1, v0x6000005430f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001c755e0 .functor BUFZ 1, v0x600000543840_0, C4<0>, C4<0>, C4<0>;
L_0x600001c75420 .functor BUFZ 1, v0x600000544480_0, C4<0>, C4<0>, C4<0>;
L_0x600001c75340 .functor BUFZ 1, v0x600000542b50_0, C4<0>, C4<0>, C4<0>;
L_0x600001c751f0 .functor AND 1, L_0x6000006652c0, L_0x600000665360, C4<1>, C4<1>;
L_0x600001c75260 .functor AND 1, L_0x600001c751f0, L_0x600000665400, C4<1>, C4<1>;
L_0x600001c75110 .functor BUFZ 1, v0x600000542c70_0, C4<0>, C4<0>, C4<0>;
L_0x600001c75030 .functor BUFZ 1, v0x600000542d90_0, C4<0>, C4<0>, C4<0>;
L_0x600001c750a0 .functor BUFZ 1, v0x600000544090_0, C4<0>, C4<0>, C4<0>;
L_0x150098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005414d0_0 .net *"_ivl_11", 23 0, L_0x150098010;  1 drivers
L_0x150098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541560_0 .net/2u *"_ivl_12", 31 0, L_0x150098058;  1 drivers
v0x6000005415f0_0 .net *"_ivl_14", 0 0, L_0x600000664b40;  1 drivers
v0x600000541680_0 .net *"_ivl_16", 31 0, L_0x600000664be0;  1 drivers
L_0x1500980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541710_0 .net *"_ivl_19", 23 0, L_0x1500980a0;  1 drivers
L_0x1500980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005417a0_0 .net/2u *"_ivl_20", 31 0, L_0x1500980e8;  1 drivers
v0x600000541830_0 .net *"_ivl_22", 0 0, L_0x600000664c80;  1 drivers
v0x6000005418c0_0 .net *"_ivl_25", 0 0, L_0x600001c760d0;  1 drivers
v0x600000541950_0 .net *"_ivl_26", 31 0, L_0x600000664d20;  1 drivers
L_0x150098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005419e0_0 .net *"_ivl_29", 23 0, L_0x150098130;  1 drivers
L_0x150098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541a70_0 .net/2u *"_ivl_30", 31 0, L_0x150098178;  1 drivers
v0x600000541b00_0 .net *"_ivl_32", 0 0, L_0x600000664820;  1 drivers
v0x600000541b90_0 .net *"_ivl_36", 31 0, L_0x600000664640;  1 drivers
L_0x1500981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541c20_0 .net *"_ivl_39", 23 0, L_0x1500981c0;  1 drivers
L_0x150098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541cb0_0 .net/2u *"_ivl_40", 31 0, L_0x150098208;  1 drivers
v0x600000541d40_0 .net *"_ivl_44", 31 0, L_0x600000664500;  1 drivers
L_0x150098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541dd0_0 .net *"_ivl_47", 23 0, L_0x150098250;  1 drivers
L_0x150098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541e60_0 .net/2u *"_ivl_48", 31 0, L_0x150098298;  1 drivers
v0x600000541ef0_0 .net *"_ivl_52", 31 0, L_0x600000665180;  1 drivers
L_0x1500982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000541f80_0 .net *"_ivl_55", 23 0, L_0x1500982e0;  1 drivers
L_0x150098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000542010_0 .net/2u *"_ivl_56", 31 0, L_0x150098328;  1 drivers
L_0x150098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000005420a0_0 .net/2u *"_ivl_76", 3 0, L_0x150098370;  1 drivers
v0x600000542130_0 .net *"_ivl_78", 0 0, L_0x6000006652c0;  1 drivers
v0x6000005421c0_0 .net *"_ivl_8", 31 0, L_0x600000664aa0;  1 drivers
L_0x1500983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600000542250_0 .net/2u *"_ivl_80", 3 0, L_0x1500983b8;  1 drivers
v0x6000005422e0_0 .net *"_ivl_82", 0 0, L_0x600000665360;  1 drivers
v0x600000542370_0 .net *"_ivl_85", 0 0, L_0x600001c751f0;  1 drivers
L_0x150098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600000542400_0 .net/2u *"_ivl_86", 3 0, L_0x150098400;  1 drivers
v0x600000542490_0 .net *"_ivl_88", 0 0, L_0x600000665400;  1 drivers
v0x600000542520_0 .net "all_done", 0 0, L_0x600001c75d50;  1 drivers
v0x6000005425b0_0 .net "busy", 0 0, L_0x600001c75260;  alias, 1 drivers
v0x600000542640_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x6000005426d0_0 .var "decoded_opcode", 7 0;
v0x600000542760_0 .var "decoded_subop", 7 0;
v0x6000005427f0_0 .net "dma_clear", 0 0, L_0x600000665220;  1 drivers
v0x600000542880_0 .net "dma_cmd", 127 0, v0x600000542910_0;  alias, 1 drivers
v0x600000542910_0 .var "dma_cmd_reg", 127 0;
v0x6000005429a0_0 .net "dma_done", 0 0, L_0x600001c78cb0;  alias, 1 drivers
v0x600000542a30_0 .net "dma_ready", 0 0, L_0x60000066df40;  alias, 1 drivers
v0x600000542ac0_0 .net "dma_valid", 0 0, L_0x600001c75340;  alias, 1 drivers
v0x600000542b50_0 .var "dma_valid_reg", 0 0;
v0x600000542be0_0 .net "done", 0 0, L_0x600001c75110;  alias, 1 drivers
v0x600000542c70_0 .var "done_reg", 0 0;
v0x600000542d00_0 .net "error", 0 0, L_0x600001c75030;  alias, 1 drivers
v0x600000542d90_0 .var "error_reg", 0 0;
v0x600000542e20_0 .net "global_sync_in", 0 0, v0x6000005278d0_0;  alias, 1 drivers
v0x600000542eb0_0 .net "imem_addr", 19 0, L_0x600001c75dc0;  alias, 1 drivers
v0x600000542f40_0 .var "imem_addr_reg", 19 0;
v0x600000542fd0_0 .net "imem_data", 127 0, v0x600000524360_0;  alias, 1 drivers
v0x600000543060_0 .net "imem_re", 0 0, L_0x600001c75e30;  alias, 1 drivers
v0x6000005430f0_0 .var "imem_re_reg", 0 0;
v0x600000543180_0 .net "imem_valid", 0 0, L_0x600001c75ff0;  alias, 1 drivers
v0x600000543210_0 .var "instr_reg", 127 0;
v0x6000005432a0_0 .net "loop_count", 15 0, L_0x600000664960;  1 drivers
v0x600000543330 .array "loop_counter", 3 0, 15 0;
v0x6000005433c0_0 .var "loop_sp", 1 0;
v0x600000543450 .array "loop_start_addr", 3 0, 19 0;
v0x6000005434e0_0 .net "mxu_clear", 0 0, L_0x6000006645a0;  1 drivers
v0x600000543570_0 .net "mxu_cmd", 127 0, v0x600000543600_0;  alias, 1 drivers
v0x600000543600_0 .var "mxu_cmd_reg", 127 0;
v0x600000543690_0 .net "mxu_done", 0 0, L_0x600001c78930;  alias, 1 drivers
v0x600000543720_0 .net "mxu_ready", 0 0, L_0x600001c788c0;  alias, 1 drivers
v0x6000005437b0_0 .net "mxu_valid", 0 0, L_0x600001c755e0;  alias, 1 drivers
v0x600000543840_0 .var "mxu_valid_reg", 0 0;
v0x6000005438d0_0 .net "opcode", 7 0, L_0x600000664f00;  1 drivers
v0x600000543960_0 .var "pc", 19 0;
v0x6000005439f0_0 .var "pending_dma", 7 0;
v0x600000543a80_0 .var "pending_mxu", 7 0;
v0x600000543b10_0 .var "pending_vpu", 7 0;
v0x600000543ba0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000543c30_0 .net "start", 0 0, v0x6000005282d0_0;  alias, 1 drivers
v0x600000543cc0_0 .net "start_pc", 19 0, v0x600000528360_0;  alias, 1 drivers
v0x600000543d50_0 .var "state", 3 0;
v0x600000543de0_0 .net "subop", 7 0, L_0x600000665040;  1 drivers
v0x600000543e70_0 .net "sync_grant", 0 0, v0x600000528000_0;  alias, 1 drivers
v0x600000543f00_0 .net "sync_mask", 7 0, L_0x600000664a00;  1 drivers
v0x600000544000_0 .net "sync_request", 0 0, L_0x600001c750a0;  alias, 1 drivers
v0x600000544090_0 .var "sync_request_reg", 0 0;
v0x600000544120_0 .net "vpu_clear", 0 0, L_0x6000006650e0;  1 drivers
v0x6000005441b0_0 .net "vpu_cmd", 127 0, v0x600000544240_0;  alias, 1 drivers
v0x600000544240_0 .var "vpu_cmd_reg", 127 0;
v0x6000005442d0_0 .net "vpu_done", 0 0, L_0x600001c78a80;  alias, 1 drivers
v0x600000544360_0 .net "vpu_ready", 0 0, L_0x60000066da40;  alias, 1 drivers
v0x6000005443f0_0 .net "vpu_valid", 0 0, L_0x600001c75420;  alias, 1 drivers
v0x600000544480_0 .var "vpu_valid_reg", 0 0;
L_0x600000664f00 .part v0x600000524360_0, 120, 8;
L_0x600000665040 .part v0x600000524360_0, 112, 8;
L_0x600000664960 .part v0x600000524360_0, 32, 16;
L_0x600000664a00 .part v0x600000524360_0, 104, 8;
L_0x600000664aa0 .concat [ 8 24 0 0], v0x600000543a80_0, L_0x150098010;
L_0x600000664b40 .cmp/eq 32, L_0x600000664aa0, L_0x150098058;
L_0x600000664be0 .concat [ 8 24 0 0], v0x600000543b10_0, L_0x1500980a0;
L_0x600000664c80 .cmp/eq 32, L_0x600000664be0, L_0x1500980e8;
L_0x600000664d20 .concat [ 8 24 0 0], v0x6000005439f0_0, L_0x150098130;
L_0x600000664820 .cmp/eq 32, L_0x600000664d20, L_0x150098178;
L_0x600000664640 .concat [ 8 24 0 0], v0x600000543a80_0, L_0x1500981c0;
L_0x6000006645a0 .cmp/eq 32, L_0x600000664640, L_0x150098208;
L_0x600000664500 .concat [ 8 24 0 0], v0x600000543b10_0, L_0x150098250;
L_0x6000006650e0 .cmp/eq 32, L_0x600000664500, L_0x150098298;
L_0x600000665180 .concat [ 8 24 0 0], v0x6000005439f0_0, L_0x1500982e0;
L_0x600000665220 .cmp/eq 32, L_0x600000665180, L_0x150098328;
L_0x6000006652c0 .cmp/ne 4, v0x600000543d50_0, L_0x150098370;
L_0x600000665360 .cmp/ne 4, v0x600000543d50_0, L_0x1500983b8;
L_0x600000665400 .cmp/ne 4, v0x600000543d50_0, L_0x150098400;
S_0x14cf91e20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14cf6bf90;
 .timescale 0 0;
v0x600000541440_0 .var/i "i", 31 0;
S_0x14cf8f7d0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14cf96670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14cf8d180 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14cf8d1c0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14cf8d200 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14cf8d240 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14cf8d280 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14cf8d2c0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14cf8d300 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14cf8d340 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600001c78460 .functor OR 1, L_0x60000066ad00, L_0x60000066ada0, C4<0>, C4<0>;
L_0x600001c784d0 .functor AND 1, L_0x60000066ae40, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c78540 .functor AND 1, L_0x600001c784d0, L_0x60000066aee0, C4<1>, C4<1>;
L_0x600001c785b0 .functor OR 1, L_0x600001c78460, L_0x600001c78540, C4<0>, C4<0>;
L_0x600001c78620 .functor BUFZ 1, L_0x600001c785b0, C4<0>, C4<0>, C4<0>;
L_0x600001c78690 .functor AND 1, L_0x60000066af80, L_0x60000066b020, C4<1>, C4<1>;
L_0x600001c78700 .functor AND 1, L_0x60000066b200, L_0x60000066b2a0, C4<1>, C4<1>;
L_0x600001c78770 .functor AND 1, L_0x600001c78700, L_0x60000066b480, C4<1>, C4<1>;
v0x60000055ad00_0 .net *"_ivl_101", 0 0, L_0x60000066b480;  1 drivers
L_0x15009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000055ad90_0 .net/2u *"_ivl_37", 2 0, L_0x15009a188;  1 drivers
v0x60000055ae20_0 .net *"_ivl_39", 0 0, L_0x60000066ad00;  1 drivers
L_0x15009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000055aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x15009a1d0;  1 drivers
v0x60000055af40_0 .net *"_ivl_43", 0 0, L_0x60000066ada0;  1 drivers
v0x60000055afd0_0 .net *"_ivl_46", 0 0, L_0x600001c78460;  1 drivers
L_0x15009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000055b060_0 .net/2u *"_ivl_47", 2 0, L_0x15009a218;  1 drivers
v0x60000055b0f0_0 .net *"_ivl_49", 0 0, L_0x60000066ae40;  1 drivers
v0x60000055b180_0 .net *"_ivl_52", 0 0, L_0x600001c784d0;  1 drivers
v0x60000055b210_0 .net *"_ivl_54", 0 0, L_0x60000066aee0;  1 drivers
v0x60000055b2a0_0 .net *"_ivl_56", 0 0, L_0x600001c78540;  1 drivers
L_0x15009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000055b330_0 .net/2u *"_ivl_61", 2 0, L_0x15009a260;  1 drivers
v0x60000055b3c0_0 .net *"_ivl_63", 0 0, L_0x60000066af80;  1 drivers
L_0x15009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000055b450_0 .net/2u *"_ivl_65", 2 0, L_0x15009a2a8;  1 drivers
v0x60000055b4e0_0 .net *"_ivl_67", 0 0, L_0x60000066b020;  1 drivers
L_0x15009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000055b570_0 .net/2u *"_ivl_71", 2 0, L_0x15009a2f0;  1 drivers
L_0x15009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000055b600_0 .net/2u *"_ivl_75", 2 0, L_0x15009a338;  1 drivers
L_0x15009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000055b690_0 .net/2u *"_ivl_81", 2 0, L_0x15009a3c8;  1 drivers
v0x60000055b720_0 .net *"_ivl_83", 0 0, L_0x60000066b200;  1 drivers
v0x60000055b7b0_0 .net *"_ivl_85", 0 0, L_0x60000066b2a0;  1 drivers
v0x60000055b840_0 .net *"_ivl_88", 0 0, L_0x600001c78700;  1 drivers
v0x60000055b8d0_0 .net *"_ivl_89", 31 0, L_0x60000066b340;  1 drivers
L_0x15009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055b960_0 .net *"_ivl_92", 15 0, L_0x15009a410;  1 drivers
L_0x15009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000055b9f0_0 .net *"_ivl_93", 31 0, L_0x15009aa88;  1 drivers
L_0x15009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000055ba80_0 .net/2u *"_ivl_97", 31 0, L_0x15009a458;  1 drivers
v0x60000055bb10_0 .net *"_ivl_99", 31 0, L_0x60000066b3e0;  1 drivers
v0x60000055bba0_0 .net "act_data", 31 0, v0x600000523060_0;  1 drivers
v0x60000055bc30 .array "act_h", 19 0;
v0x60000055bc30_0 .net v0x60000055bc30 0, 7 0, L_0x600001c74ee0; 1 drivers
v0x60000055bc30_1 .net v0x60000055bc30 1, 7 0, v0x6000005455f0_0; 1 drivers
v0x60000055bc30_2 .net v0x60000055bc30 2, 7 0, v0x600000546b50_0; 1 drivers
v0x60000055bc30_3 .net v0x60000055bc30 3, 7 0, v0x600000548120_0; 1 drivers
v0x60000055bc30_4 .net v0x60000055bc30 4, 7 0, v0x600000549680_0; 1 drivers
v0x60000055bc30_5 .net v0x60000055bc30 5, 7 0, L_0x600001c74d90; 1 drivers
v0x60000055bc30_6 .net v0x60000055bc30 6, 7 0, v0x60000054abe0_0; 1 drivers
v0x60000055bc30_7 .net v0x60000055bc30 7, 7 0, v0x60000054c1b0_0; 1 drivers
v0x60000055bc30_8 .net v0x60000055bc30 8, 7 0, v0x60000054d710_0; 1 drivers
v0x60000055bc30_9 .net v0x60000055bc30 9, 7 0, v0x60000054ec70_0; 1 drivers
v0x60000055bc30_10 .net v0x60000055bc30 10, 7 0, L_0x600001c74e00; 1 drivers
v0x60000055bc30_11 .net v0x60000055bc30 11, 7 0, v0x600000550240_0; 1 drivers
v0x60000055bc30_12 .net v0x60000055bc30 12, 7 0, v0x6000005517a0_0; 1 drivers
v0x60000055bc30_13 .net v0x60000055bc30 13, 7 0, v0x600000552d00_0; 1 drivers
v0x60000055bc30_14 .net v0x60000055bc30 14, 7 0, v0x6000005542d0_0; 1 drivers
v0x60000055bc30_15 .net v0x60000055bc30 15, 7 0, L_0x600001c74cb0; 1 drivers
v0x60000055bc30_16 .net v0x60000055bc30 16, 7 0, v0x600000555830_0; 1 drivers
v0x60000055bc30_17 .net v0x60000055bc30 17, 7 0, v0x600000556d90_0; 1 drivers
v0x60000055bc30_18 .net v0x60000055bc30 18, 7 0, v0x600000558360_0; 1 drivers
v0x60000055bc30_19 .net v0x60000055bc30 19, 7 0, v0x6000005598c0_0; 1 drivers
v0x60000055bcc0_0 .net "act_ready", 0 0, L_0x60000066b160;  1 drivers
v0x60000055bd50_0 .net "act_valid", 0 0, v0x600000523180_0;  1 drivers
v0x60000055bde0_0 .net "busy", 0 0, L_0x600001c78690;  alias, 1 drivers
v0x60000055be70_0 .net "cfg_k_tiles", 15 0, L_0x600000665900;  alias, 1 drivers
L_0x15009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000055bf00_0 .net "clear_acc", 0 0, L_0x15009a4a0;  1 drivers
v0x60000055c000_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000055c090_0 .var "cycle_count", 15 0;
v0x60000055c120_0 .var "cycle_count_next", 15 0;
v0x600000544510_5 .array/port v0x600000544510, 5;
v0x60000055c1b0 .array "deskew_output", 3 0;
v0x60000055c1b0_0 .net v0x60000055c1b0 0, 31 0, v0x600000544510_5; 1 drivers
v0x600000544630_3 .array/port v0x600000544630, 3;
v0x60000055c1b0_1 .net v0x60000055c1b0 1, 31 0, v0x600000544630_3; 1 drivers
v0x600000544750_1 .array/port v0x600000544750, 1;
v0x60000055c1b0_2 .net v0x60000055c1b0 2, 31 0, v0x600000544750_1; 1 drivers
v0x60000055c1b0_3 .net v0x60000055c1b0 3, 31 0, L_0x600001c78230; 1 drivers
v0x60000055c240_0 .net "done", 0 0, L_0x60000066b0c0;  alias, 1 drivers
L_0x15009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000055c2d0_0 .net "drain_delay", 15 0, L_0x15009a380;  1 drivers
v0x60000055c360_0 .net "pe_enable", 0 0, L_0x600001c785b0;  1 drivers
v0x60000055c3f0 .array "psum_bottom", 3 0;
v0x60000055c3f0_0 .net v0x60000055c3f0 0, 31 0, L_0x600001c6f3a0; 1 drivers
v0x60000055c3f0_1 .net v0x60000055c3f0 1, 31 0, L_0x600001c78000; 1 drivers
v0x60000055c3f0_2 .net v0x60000055c3f0 2, 31 0, L_0x600001c780e0; 1 drivers
v0x60000055c3f0_3 .net v0x60000055c3f0 3, 31 0, L_0x600001c781c0; 1 drivers
L_0x150098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055c480 .array "psum_v", 19 0;
v0x60000055c480_0 .net v0x60000055c480 0, 31 0, L_0x150098568; 1 drivers
L_0x1500985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055c480_1 .net v0x60000055c480 1, 31 0, L_0x1500985b0; 1 drivers
L_0x1500985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055c480_2 .net v0x60000055c480 2, 31 0, L_0x1500985f8; 1 drivers
L_0x150098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055c480_3 .net v0x60000055c480 3, 31 0, L_0x150098640; 1 drivers
v0x60000055c480_4 .net v0x60000055c480 4, 31 0, v0x600000545b00_0; 1 drivers
v0x60000055c480_5 .net v0x60000055c480 5, 31 0, v0x600000547060_0; 1 drivers
v0x60000055c480_6 .net v0x60000055c480 6, 31 0, v0x600000548630_0; 1 drivers
v0x60000055c480_7 .net v0x60000055c480 7, 31 0, v0x600000549b90_0; 1 drivers
v0x60000055c480_8 .net v0x60000055c480 8, 31 0, v0x60000054b0f0_0; 1 drivers
v0x60000055c480_9 .net v0x60000055c480 9, 31 0, v0x60000054c6c0_0; 1 drivers
v0x60000055c480_10 .net v0x60000055c480 10, 31 0, v0x60000054dc20_0; 1 drivers
v0x60000055c480_11 .net v0x60000055c480 11, 31 0, v0x60000054f180_0; 1 drivers
v0x60000055c480_12 .net v0x60000055c480 12, 31 0, v0x600000550750_0; 1 drivers
v0x60000055c480_13 .net v0x60000055c480 13, 31 0, v0x600000551cb0_0; 1 drivers
v0x60000055c480_14 .net v0x60000055c480 14, 31 0, v0x600000553210_0; 1 drivers
v0x60000055c480_15 .net v0x60000055c480 15, 31 0, v0x6000005547e0_0; 1 drivers
v0x60000055c480_16 .net v0x60000055c480 16, 31 0, v0x600000555d40_0; 1 drivers
v0x60000055c480_17 .net v0x60000055c480 17, 31 0, v0x6000005572a0_0; 1 drivers
v0x60000055c480_18 .net v0x60000055c480 18, 31 0, v0x600000558870_0; 1 drivers
v0x60000055c480_19 .net v0x60000055c480 19, 31 0, v0x600000559dd0_0; 1 drivers
v0x60000055c510_0 .net "result_data", 127 0, L_0x60000066ac60;  alias, 1 drivers
L_0x15009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000055c5a0_0 .net "result_ready", 0 0, L_0x15009a4e8;  1 drivers
v0x60000055c630_0 .net "result_valid", 0 0, L_0x600001c78770;  alias, 1 drivers
v0x60000055c6c0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x60000055c750_0 .net "skew_enable", 0 0, L_0x600001c78620;  1 drivers
v0x60000055c7e0 .array "skew_input", 3 0;
v0x60000055c7e0_0 .net v0x60000055c7e0 0, 7 0, L_0x600000665a40; 1 drivers
v0x60000055c7e0_1 .net v0x60000055c7e0 1, 7 0, L_0x600000665b80; 1 drivers
v0x60000055c7e0_2 .net v0x60000055c7e0 2, 7 0, L_0x600000665cc0; 1 drivers
v0x60000055c7e0_3 .net v0x60000055c7e0 3, 7 0, L_0x600000665e00; 1 drivers
v0x60000055c870 .array "skew_output", 3 0;
v0x60000055c870_0 .net v0x60000055c870 0, 7 0, v0x600000544870_0; 1 drivers
v0x60000055c870_1 .net v0x60000055c870 1, 7 0, v0x600000544b40_0; 1 drivers
v0x60000055c870_2 .net v0x60000055c870 2, 7 0, v0x600000544e10_0; 1 drivers
v0x60000055c870_3 .net v0x60000055c870 3, 7 0, v0x6000005450e0_0; 1 drivers
v0x60000055c900_0 .net "start", 0 0, v0x600000525680_0;  1 drivers
v0x60000055c990_0 .var "state", 2 0;
v0x60000055ca20_0 .var "state_next", 2 0;
v0x60000055cab0_0 .net "weight_load_col", 1 0, v0x600000526b50_0;  1 drivers
v0x60000055cb40_0 .net "weight_load_data", 31 0, L_0x60000066b520;  1 drivers
v0x60000055cbd0_0 .net "weight_load_en", 0 0, v0x600000526be0_0;  1 drivers
E_0x6000022000c0/0 .event anyedge, v0x60000055c990_0, v0x60000055c090_0, v0x60000055c900_0, v0x60000055cbd0_0;
E_0x6000022000c0/1 .event anyedge, v0x60000055be70_0, v0x60000055c2d0_0;
E_0x6000022000c0 .event/or E_0x6000022000c0/0, E_0x6000022000c0/1;
L_0x6000006659a0 .part v0x600000523060_0, 0, 8;
L_0x150098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000665a40 .functor MUXZ 8, L_0x150098448, L_0x6000006659a0, v0x600000523180_0, C4<>;
L_0x600000665ae0 .part v0x600000523060_0, 8, 8;
L_0x150098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000665b80 .functor MUXZ 8, L_0x150098490, L_0x600000665ae0, v0x600000523180_0, C4<>;
L_0x600000665c20 .part v0x600000523060_0, 16, 8;
L_0x1500984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000665cc0 .functor MUXZ 8, L_0x1500984d8, L_0x600000665c20, v0x600000523180_0, C4<>;
L_0x600000665d60 .part v0x600000523060_0, 24, 8;
L_0x150098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000665e00 .functor MUXZ 8, L_0x150098520, L_0x600000665d60, v0x600000523180_0, C4<>;
L_0x600000665fe0 .part L_0x60000066b520, 0, 8;
L_0x600000666800 .part L_0x60000066b520, 0, 8;
L_0x600000667020 .part L_0x60000066b520, 0, 8;
L_0x600000667840 .part L_0x60000066b520, 0, 8;
L_0x600000663a20 .part L_0x60000066b520, 8, 8;
L_0x6000006633e0 .part L_0x60000066b520, 8, 8;
L_0x600000662c60 .part L_0x60000066b520, 8, 8;
L_0x600000661d60 .part L_0x60000066b520, 8, 8;
L_0x600000661680 .part L_0x60000066b520, 16, 8;
L_0x600000660d20 .part L_0x60000066b520, 16, 8;
L_0x600000662300 .part L_0x60000066b520, 16, 8;
L_0x600000668500 .part L_0x60000066b520, 16, 8;
L_0x600000668d20 .part L_0x60000066b520, 24, 8;
L_0x600000669540 .part L_0x60000066b520, 24, 8;
L_0x600000669d60 .part L_0x60000066b520, 24, 8;
L_0x60000066a580 .part L_0x60000066b520, 24, 8;
L_0x60000066ac60 .concat8 [ 32 32 32 32], L_0x600001c782a0, L_0x600001c78310, L_0x600001c78380, L_0x600001c783f0;
L_0x60000066ad00 .cmp/eq 3, v0x60000055c990_0, L_0x15009a188;
L_0x60000066ada0 .cmp/eq 3, v0x60000055c990_0, L_0x15009a1d0;
L_0x60000066ae40 .cmp/eq 3, v0x60000055c990_0, L_0x15009a218;
L_0x60000066aee0 .reduce/nor v0x600000526be0_0;
L_0x60000066af80 .cmp/ne 3, v0x60000055c990_0, L_0x15009a260;
L_0x60000066b020 .cmp/ne 3, v0x60000055c990_0, L_0x15009a2a8;
L_0x60000066b0c0 .cmp/eq 3, v0x60000055c990_0, L_0x15009a2f0;
L_0x60000066b160 .cmp/eq 3, v0x60000055c990_0, L_0x15009a338;
L_0x60000066b200 .cmp/eq 3, v0x60000055c990_0, L_0x15009a3c8;
L_0x60000066b2a0 .cmp/ge 16, v0x60000055c090_0, L_0x15009a380;
L_0x60000066b340 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x15009a410;
L_0x60000066b3e0 .arith/sum 32, L_0x15009aa88, L_0x15009a458;
L_0x60000066b480 .cmp/gt 32, L_0x60000066b3e0, L_0x60000066b340;
S_0x14cf884e0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x60000197f500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x60000197f540 .param/l "col" 1 7 248, +C4<00>;
L_0x600001c6f3a0 .functor BUFZ 32, v0x600000555d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14cf85e90 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14cf884e0;
 .timescale 0 0;
v0x600000544510 .array "delay_stages", 5 0, 31 0;
v0x6000005445a0_0 .var/i "i", 31 0;
S_0x14cf83840 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x60000197f480 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000197f4c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600001c78000 .functor BUFZ 32, v0x6000005572a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14cf811f0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14cf83840;
 .timescale 0 0;
v0x600000544630 .array "delay_stages", 3 0, 31 0;
v0x6000005446c0_0 .var/i "i", 31 0;
S_0x14cf7eba0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x60000197f580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000197f5c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600001c780e0 .functor BUFZ 32, v0x600000558870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14cf7c550 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14cf7eba0;
 .timescale 0 0;
v0x600000544750 .array "delay_stages", 1 0, 31 0;
v0x6000005447e0_0 .var/i "i", 31 0;
S_0x14cf79f00 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x60000197f600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000197f640 .param/l "col" 1 7 248, +C4<011>;
L_0x600001c781c0 .functor BUFZ 32, v0x600000559dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14cf778b0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14cf79f00;
 .timescale 0 0;
L_0x600001c78230 .functor BUFZ 32, L_0x600001c781c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14cf75260 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002200340 .param/l "row" 1 7 142, +C4<00>;
v0x600000544900_0 .net *"_ivl_1", 7 0, L_0x6000006659a0;  1 drivers
v0x600000544990_0 .net/2u *"_ivl_2", 7 0, L_0x150098448;  1 drivers
S_0x14cf72c10 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14cf75260;
 .timescale 0 0;
v0x600000544870_0 .var "out_reg", 7 0;
S_0x14cf705c0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x6000022003c0 .param/l "row" 1 7 142, +C4<01>;
v0x600000544bd0_0 .net *"_ivl_1", 7 0, L_0x600000665ae0;  1 drivers
v0x600000544c60_0 .net/2u *"_ivl_2", 7 0, L_0x150098490;  1 drivers
S_0x14cf6df70 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14cf705c0;
 .timescale 0 0;
v0x600000544a20 .array "delay_stages", 0 0, 7 0;
v0x600000544ab0_0 .var/i "i", 31 0;
v0x600000544b40_0 .var "out_reg", 7 0;
S_0x14cf20190 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002200440 .param/l "row" 1 7 142, +C4<010>;
v0x600000544ea0_0 .net *"_ivl_1", 7 0, L_0x600000665c20;  1 drivers
v0x600000544f30_0 .net/2u *"_ivl_2", 7 0, L_0x1500984d8;  1 drivers
S_0x14cf20300 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14cf20190;
 .timescale 0 0;
v0x600000544cf0 .array "delay_stages", 1 0, 7 0;
v0x600000544d80_0 .var/i "i", 31 0;
v0x600000544e10_0 .var "out_reg", 7 0;
S_0x14cf0b3a0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x6000022004c0 .param/l "row" 1 7 142, +C4<011>;
v0x600000545170_0 .net *"_ivl_1", 7 0, L_0x600000665d60;  1 drivers
v0x600000545200_0 .net/2u *"_ivl_2", 7 0, L_0x150098520;  1 drivers
S_0x14cf0b510 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14cf0b3a0;
 .timescale 0 0;
v0x600000544fc0 .array "delay_stages", 2 0, 7 0;
v0x600000545050_0 .var/i "i", 31 0;
v0x6000005450e0_0 .var "out_reg", 7 0;
S_0x14cf19540 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002200300 .param/l "row" 1 7 213, +C4<00>;
S_0x14cf196b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14cf19540;
 .timescale 0 0;
P_0x600002200580 .param/l "col" 1 7 214, +C4<00>;
L_0x600001c74d20 .functor AND 1, v0x600000526be0_0, L_0x600000665f40, C4<1>, C4<1>;
L_0x600001c74bd0 .functor AND 1, L_0x600000666120, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c74c40 .functor OR 1, L_0x600000666080, L_0x600001c74bd0, C4<0>, C4<0>;
L_0x600001c74af0 .functor AND 1, L_0x15009a4a0, L_0x600001c74c40, C4<1>, C4<1>;
L_0x600001c74b60 .functor AND 1, L_0x600001c74af0, L_0x600000666260, C4<1>, C4<1>;
v0x600000545dd0_0 .net *"_ivl_0", 2 0, L_0x600000665ea0;  1 drivers
L_0x150098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000545e60_0 .net/2u *"_ivl_11", 2 0, L_0x150098718;  1 drivers
v0x600000545ef0_0 .net *"_ivl_13", 0 0, L_0x600000666080;  1 drivers
L_0x150098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000545f80_0 .net/2u *"_ivl_15", 2 0, L_0x150098760;  1 drivers
v0x600000546010_0 .net *"_ivl_17", 0 0, L_0x600000666120;  1 drivers
v0x6000005460a0_0 .net *"_ivl_20", 0 0, L_0x600001c74bd0;  1 drivers
v0x600000546130_0 .net *"_ivl_22", 0 0, L_0x600001c74c40;  1 drivers
v0x6000005461c0_0 .net *"_ivl_24", 0 0, L_0x600001c74af0;  1 drivers
v0x600000546250_0 .net *"_ivl_25", 31 0, L_0x6000006661c0;  1 drivers
L_0x1500987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005462e0_0 .net *"_ivl_28", 15 0, L_0x1500987a8;  1 drivers
L_0x1500987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000546370_0 .net/2u *"_ivl_29", 31 0, L_0x1500987f0;  1 drivers
L_0x150098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000546400_0 .net *"_ivl_3", 0 0, L_0x150098688;  1 drivers
v0x600000546490_0 .net *"_ivl_31", 0 0, L_0x600000666260;  1 drivers
L_0x1500986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000546520_0 .net/2u *"_ivl_4", 2 0, L_0x1500986d0;  1 drivers
v0x6000005465b0_0 .net *"_ivl_6", 0 0, L_0x600000665f40;  1 drivers
v0x600000546640_0 .net "do_clear", 0 0, L_0x600001c74b60;  1 drivers
v0x6000005466d0_0 .net "load_weight", 0 0, L_0x600001c74d20;  1 drivers
v0x600000546760_0 .net "weight_in", 7 0, L_0x600000665fe0;  1 drivers
L_0x600000665ea0 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x150098688;
L_0x600000665f40 .cmp/eq 3, L_0x600000665ea0, L_0x1500986d0;
L_0x600000666080 .cmp/eq 3, v0x60000055c990_0, L_0x150098718;
L_0x600000666120 .cmp/eq 3, v0x60000055c990_0, L_0x150098760;
L_0x6000006661c0 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x1500987a8;
L_0x600000666260 .cmp/eq 32, L_0x6000006661c0, L_0x1500987f0;
S_0x14cf1b9a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf196b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197f800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197f840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000545290_0 .net *"_ivl_11", 0 0, L_0x6000006664e0;  1 drivers
v0x600000545320_0 .net *"_ivl_12", 15 0, L_0x600000666580;  1 drivers
v0x6000005453b0_0 .net/s *"_ivl_4", 15 0, L_0x600000666300;  1 drivers
v0x600000545440_0 .net/s *"_ivl_6", 15 0, L_0x6000006663a0;  1 drivers
v0x6000005454d0_0 .net/s "a_signed", 7 0, v0x600000545680_0;  1 drivers
v0x600000545560_0 .net "act_in", 7 0, L_0x600001c74ee0;  alias, 1 drivers
v0x6000005455f0_0 .var "act_out", 7 0;
v0x600000545680_0 .var "act_reg", 7 0;
v0x600000545710_0 .net "clear_acc", 0 0, L_0x600001c74b60;  alias, 1 drivers
v0x6000005457a0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000545830_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x6000005458c0_0 .net "load_weight", 0 0, L_0x600001c74d20;  alias, 1 drivers
v0x600000545950_0 .net/s "product", 15 0, L_0x600000666440;  1 drivers
v0x6000005459e0_0 .net/s "product_ext", 31 0, L_0x600000666620;  1 drivers
v0x600000545a70_0 .net "psum_in", 31 0, L_0x150098568;  alias, 1 drivers
v0x600000545b00_0 .var "psum_out", 31 0;
v0x600000545b90_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000545c20_0 .net/s "w_signed", 7 0, v0x600000545d40_0;  1 drivers
v0x600000545cb0_0 .net "weight_in", 7 0, L_0x600000665fe0;  alias, 1 drivers
v0x600000545d40_0 .var "weight_reg", 7 0;
L_0x600000666300 .extend/s 16, v0x600000545680_0;
L_0x6000006663a0 .extend/s 16, v0x600000545d40_0;
L_0x600000666440 .arith/mult 16, L_0x600000666300, L_0x6000006663a0;
L_0x6000006664e0 .part L_0x600000666440, 15, 1;
LS_0x600000666580_0_0 .concat [ 1 1 1 1], L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0;
LS_0x600000666580_0_4 .concat [ 1 1 1 1], L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0;
LS_0x600000666580_0_8 .concat [ 1 1 1 1], L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0;
LS_0x600000666580_0_12 .concat [ 1 1 1 1], L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0, L_0x6000006664e0;
L_0x600000666580 .concat [ 4 4 4 4], LS_0x600000666580_0_0, LS_0x600000666580_0_4, LS_0x600000666580_0_8, LS_0x600000666580_0_12;
L_0x600000666620 .concat [ 16 16 0 0], L_0x600000666440, L_0x600000666580;
S_0x14cf1bb10 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14cf19540;
 .timescale 0 0;
P_0x600002200700 .param/l "col" 1 7 214, +C4<01>;
L_0x600001c74930 .functor AND 1, v0x600000526be0_0, L_0x600000666760, C4<1>, C4<1>;
L_0x600001c749a0 .functor AND 1, L_0x600000666940, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c74850 .functor OR 1, L_0x6000006668a0, L_0x600001c749a0, C4<0>, C4<0>;
L_0x600001c748c0 .functor AND 1, L_0x15009a4a0, L_0x600001c74850, C4<1>, C4<1>;
L_0x600001c74770 .functor AND 1, L_0x600001c748c0, L_0x600000666a80, C4<1>, C4<1>;
v0x600000547330_0 .net *"_ivl_0", 2 0, L_0x6000006666c0;  1 drivers
L_0x1500988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000005473c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500988c8;  1 drivers
v0x600000547450_0 .net *"_ivl_13", 0 0, L_0x6000006668a0;  1 drivers
L_0x150098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000005474e0_0 .net/2u *"_ivl_15", 2 0, L_0x150098910;  1 drivers
v0x600000547570_0 .net *"_ivl_17", 0 0, L_0x600000666940;  1 drivers
v0x600000547600_0 .net *"_ivl_20", 0 0, L_0x600001c749a0;  1 drivers
v0x600000547690_0 .net *"_ivl_22", 0 0, L_0x600001c74850;  1 drivers
v0x600000547720_0 .net *"_ivl_24", 0 0, L_0x600001c748c0;  1 drivers
v0x6000005477b0_0 .net *"_ivl_25", 31 0, L_0x6000006669e0;  1 drivers
L_0x150098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000547840_0 .net *"_ivl_28", 15 0, L_0x150098958;  1 drivers
L_0x1500989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005478d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500989a0;  1 drivers
L_0x150098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000547960_0 .net *"_ivl_3", 0 0, L_0x150098838;  1 drivers
v0x6000005479f0_0 .net *"_ivl_31", 0 0, L_0x600000666a80;  1 drivers
L_0x150098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000547a80_0 .net/2u *"_ivl_4", 2 0, L_0x150098880;  1 drivers
v0x600000547b10_0 .net *"_ivl_6", 0 0, L_0x600000666760;  1 drivers
v0x600000547ba0_0 .net "do_clear", 0 0, L_0x600001c74770;  1 drivers
v0x600000547c30_0 .net "load_weight", 0 0, L_0x600001c74930;  1 drivers
v0x600000547cc0_0 .net "weight_in", 7 0, L_0x600000666800;  1 drivers
L_0x6000006666c0 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x150098838;
L_0x600000666760 .cmp/eq 3, L_0x6000006666c0, L_0x150098880;
L_0x6000006668a0 .cmp/eq 3, v0x60000055c990_0, L_0x1500988c8;
L_0x600000666940 .cmp/eq 3, v0x60000055c990_0, L_0x150098910;
L_0x6000006669e0 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150098958;
L_0x600000666a80 .cmp/eq 32, L_0x6000006669e0, L_0x1500989a0;
S_0x14cf0f840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf1bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197f880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197f8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000005467f0_0 .net *"_ivl_11", 0 0, L_0x600000666d00;  1 drivers
v0x600000546880_0 .net *"_ivl_12", 15 0, L_0x600000666da0;  1 drivers
v0x600000546910_0 .net/s *"_ivl_4", 15 0, L_0x600000666b20;  1 drivers
v0x6000005469a0_0 .net/s *"_ivl_6", 15 0, L_0x600000666bc0;  1 drivers
v0x600000546a30_0 .net/s "a_signed", 7 0, v0x600000546be0_0;  1 drivers
v0x600000546ac0_0 .net "act_in", 7 0, v0x6000005455f0_0;  alias, 1 drivers
v0x600000546b50_0 .var "act_out", 7 0;
v0x600000546be0_0 .var "act_reg", 7 0;
v0x600000546c70_0 .net "clear_acc", 0 0, L_0x600001c74770;  alias, 1 drivers
v0x600000546d00_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000546d90_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000546e20_0 .net "load_weight", 0 0, L_0x600001c74930;  alias, 1 drivers
v0x600000546eb0_0 .net/s "product", 15 0, L_0x600000666c60;  1 drivers
v0x600000546f40_0 .net/s "product_ext", 31 0, L_0x600000666e40;  1 drivers
v0x600000546fd0_0 .net "psum_in", 31 0, L_0x1500985b0;  alias, 1 drivers
v0x600000547060_0 .var "psum_out", 31 0;
v0x6000005470f0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000547180_0 .net/s "w_signed", 7 0, v0x6000005472a0_0;  1 drivers
v0x600000547210_0 .net "weight_in", 7 0, L_0x600000666800;  alias, 1 drivers
v0x6000005472a0_0 .var "weight_reg", 7 0;
L_0x600000666b20 .extend/s 16, v0x600000546be0_0;
L_0x600000666bc0 .extend/s 16, v0x6000005472a0_0;
L_0x600000666c60 .arith/mult 16, L_0x600000666b20, L_0x600000666bc0;
L_0x600000666d00 .part L_0x600000666c60, 15, 1;
LS_0x600000666da0_0_0 .concat [ 1 1 1 1], L_0x600000666d00, L_0x600000666d00, L_0x600000666d00, L_0x600000666d00;
LS_0x600000666da0_0_4 .concat [ 1 1 1 1], L_0x600000666d00, L_0x600000666d00, L_0x600000666d00, L_0x600000666d00;
LS_0x600000666da0_0_8 .concat [ 1 1 1 1], L_0x600000666d00, L_0x600000666d00, L_0x600000666d00, L_0x600000666d00;
LS_0x600000666da0_0_12 .concat [ 1 1 1 1], L_0x600000666d00, L_0x600000666d00, L_0x600000666d00, L_0x600000666d00;
L_0x600000666da0 .concat [ 4 4 4 4], LS_0x600000666da0_0_0, LS_0x600000666da0_0_4, LS_0x600000666da0_0_8, LS_0x600000666da0_0_12;
L_0x600000666e40 .concat [ 16 16 0 0], L_0x600000666c60, L_0x600000666da0;
S_0x14cf0f9b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14cf19540;
 .timescale 0 0;
P_0x600002200800 .param/l "col" 1 7 214, +C4<010>;
L_0x600001c75810 .functor AND 1, v0x600000526be0_0, L_0x600000666f80, C4<1>, C4<1>;
L_0x600001c757a0 .functor AND 1, L_0x600000667160, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c75730 .functor OR 1, L_0x6000006670c0, L_0x600001c757a0, C4<0>, C4<0>;
L_0x600001c741c0 .functor AND 1, L_0x15009a4a0, L_0x600001c75730, C4<1>, C4<1>;
L_0x600001c740e0 .functor AND 1, L_0x600001c741c0, L_0x6000006672a0, C4<1>, C4<1>;
v0x600000548900_0 .net *"_ivl_0", 3 0, L_0x600000666ee0;  1 drivers
L_0x150098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000548990_0 .net/2u *"_ivl_11", 2 0, L_0x150098a78;  1 drivers
v0x600000548a20_0 .net *"_ivl_13", 0 0, L_0x6000006670c0;  1 drivers
L_0x150098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000548ab0_0 .net/2u *"_ivl_15", 2 0, L_0x150098ac0;  1 drivers
v0x600000548b40_0 .net *"_ivl_17", 0 0, L_0x600000667160;  1 drivers
v0x600000548bd0_0 .net *"_ivl_20", 0 0, L_0x600001c757a0;  1 drivers
v0x600000548c60_0 .net *"_ivl_22", 0 0, L_0x600001c75730;  1 drivers
v0x600000548cf0_0 .net *"_ivl_24", 0 0, L_0x600001c741c0;  1 drivers
v0x600000548d80_0 .net *"_ivl_25", 31 0, L_0x600000667200;  1 drivers
L_0x150098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000548e10_0 .net *"_ivl_28", 15 0, L_0x150098b08;  1 drivers
L_0x150098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000548ea0_0 .net/2u *"_ivl_29", 31 0, L_0x150098b50;  1 drivers
L_0x1500989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000548f30_0 .net *"_ivl_3", 1 0, L_0x1500989e8;  1 drivers
v0x600000548fc0_0 .net *"_ivl_31", 0 0, L_0x6000006672a0;  1 drivers
L_0x150098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000549050_0 .net/2u *"_ivl_4", 3 0, L_0x150098a30;  1 drivers
v0x6000005490e0_0 .net *"_ivl_6", 0 0, L_0x600000666f80;  1 drivers
v0x600000549170_0 .net "do_clear", 0 0, L_0x600001c740e0;  1 drivers
v0x600000549200_0 .net "load_weight", 0 0, L_0x600001c75810;  1 drivers
v0x600000549290_0 .net "weight_in", 7 0, L_0x600000667020;  1 drivers
L_0x600000666ee0 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x1500989e8;
L_0x600000666f80 .cmp/eq 4, L_0x600000666ee0, L_0x150098a30;
L_0x6000006670c0 .cmp/eq 3, v0x60000055c990_0, L_0x150098a78;
L_0x600000667160 .cmp/eq 3, v0x60000055c990_0, L_0x150098ac0;
L_0x600000667200 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150098b08;
L_0x6000006672a0 .cmp/eq 32, L_0x600000667200, L_0x150098b50;
S_0x14cf04410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf0f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197f900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197f940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000547d50_0 .net *"_ivl_11", 0 0, L_0x600000667520;  1 drivers
v0x600000547de0_0 .net *"_ivl_12", 15 0, L_0x6000006675c0;  1 drivers
v0x600000547e70_0 .net/s *"_ivl_4", 15 0, L_0x600000667340;  1 drivers
v0x600000547f00_0 .net/s *"_ivl_6", 15 0, L_0x6000006673e0;  1 drivers
v0x600000548000_0 .net/s "a_signed", 7 0, v0x6000005481b0_0;  1 drivers
v0x600000548090_0 .net "act_in", 7 0, v0x600000546b50_0;  alias, 1 drivers
v0x600000548120_0 .var "act_out", 7 0;
v0x6000005481b0_0 .var "act_reg", 7 0;
v0x600000548240_0 .net "clear_acc", 0 0, L_0x600001c740e0;  alias, 1 drivers
v0x6000005482d0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000548360_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x6000005483f0_0 .net "load_weight", 0 0, L_0x600001c75810;  alias, 1 drivers
v0x600000548480_0 .net/s "product", 15 0, L_0x600000667480;  1 drivers
v0x600000548510_0 .net/s "product_ext", 31 0, L_0x600000667660;  1 drivers
v0x6000005485a0_0 .net "psum_in", 31 0, L_0x1500985f8;  alias, 1 drivers
v0x600000548630_0 .var "psum_out", 31 0;
v0x6000005486c0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000548750_0 .net/s "w_signed", 7 0, v0x600000548870_0;  1 drivers
v0x6000005487e0_0 .net "weight_in", 7 0, L_0x600000667020;  alias, 1 drivers
v0x600000548870_0 .var "weight_reg", 7 0;
L_0x600000667340 .extend/s 16, v0x6000005481b0_0;
L_0x6000006673e0 .extend/s 16, v0x600000548870_0;
L_0x600000667480 .arith/mult 16, L_0x600000667340, L_0x6000006673e0;
L_0x600000667520 .part L_0x600000667480, 15, 1;
LS_0x6000006675c0_0_0 .concat [ 1 1 1 1], L_0x600000667520, L_0x600000667520, L_0x600000667520, L_0x600000667520;
LS_0x6000006675c0_0_4 .concat [ 1 1 1 1], L_0x600000667520, L_0x600000667520, L_0x600000667520, L_0x600000667520;
LS_0x6000006675c0_0_8 .concat [ 1 1 1 1], L_0x600000667520, L_0x600000667520, L_0x600000667520, L_0x600000667520;
LS_0x6000006675c0_0_12 .concat [ 1 1 1 1], L_0x600000667520, L_0x600000667520, L_0x600000667520, L_0x600000667520;
L_0x6000006675c0 .concat [ 4 4 4 4], LS_0x6000006675c0_0_0, LS_0x6000006675c0_0_4, LS_0x6000006675c0_0_8, LS_0x6000006675c0_0_12;
L_0x600000667660 .concat [ 16 16 0 0], L_0x600000667480, L_0x6000006675c0;
S_0x14cf04580 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14cf19540;
 .timescale 0 0;
P_0x6000022006c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600001c76220 .functor AND 1, v0x600000526be0_0, L_0x6000006677a0, C4<1>, C4<1>;
L_0x600001c76290 .functor AND 1, L_0x600000667980, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c76300 .functor OR 1, L_0x6000006678e0, L_0x600001c76290, C4<0>, C4<0>;
L_0x600001c76370 .functor AND 1, L_0x15009a4a0, L_0x600001c76300, C4<1>, C4<1>;
L_0x600001c763e0 .functor AND 1, L_0x600001c76370, L_0x600000667ac0, C4<1>, C4<1>;
v0x600000549e60_0 .net *"_ivl_0", 3 0, L_0x600000667700;  1 drivers
L_0x150098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000549ef0_0 .net/2u *"_ivl_11", 2 0, L_0x150098c28;  1 drivers
v0x600000549f80_0 .net *"_ivl_13", 0 0, L_0x6000006678e0;  1 drivers
L_0x150098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000054a010_0 .net/2u *"_ivl_15", 2 0, L_0x150098c70;  1 drivers
v0x60000054a0a0_0 .net *"_ivl_17", 0 0, L_0x600000667980;  1 drivers
v0x60000054a130_0 .net *"_ivl_20", 0 0, L_0x600001c76290;  1 drivers
v0x60000054a1c0_0 .net *"_ivl_22", 0 0, L_0x600001c76300;  1 drivers
v0x60000054a250_0 .net *"_ivl_24", 0 0, L_0x600001c76370;  1 drivers
v0x60000054a2e0_0 .net *"_ivl_25", 31 0, L_0x600000667a20;  1 drivers
L_0x150098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054a370_0 .net *"_ivl_28", 15 0, L_0x150098cb8;  1 drivers
L_0x150098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054a400_0 .net/2u *"_ivl_29", 31 0, L_0x150098d00;  1 drivers
L_0x150098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000054a490_0 .net *"_ivl_3", 1 0, L_0x150098b98;  1 drivers
v0x60000054a520_0 .net *"_ivl_31", 0 0, L_0x600000667ac0;  1 drivers
L_0x150098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000054a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x150098be0;  1 drivers
v0x60000054a640_0 .net *"_ivl_6", 0 0, L_0x6000006677a0;  1 drivers
v0x60000054a6d0_0 .net "do_clear", 0 0, L_0x600001c763e0;  1 drivers
v0x60000054a760_0 .net "load_weight", 0 0, L_0x600001c76220;  1 drivers
v0x60000054a7f0_0 .net "weight_in", 7 0, L_0x600000667840;  1 drivers
L_0x600000667700 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x150098b98;
L_0x6000006677a0 .cmp/eq 4, L_0x600000667700, L_0x150098be0;
L_0x6000006678e0 .cmp/eq 3, v0x60000055c990_0, L_0x150098c28;
L_0x600000667980 .cmp/eq 3, v0x60000055c990_0, L_0x150098c70;
L_0x600000667a20 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150098cb8;
L_0x600000667ac0 .cmp/eq 32, L_0x600000667a20, L_0x150098d00;
S_0x14cf15a00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf04580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fa80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000549320_0 .net *"_ivl_11", 0 0, L_0x600000667d40;  1 drivers
v0x6000005493b0_0 .net *"_ivl_12", 15 0, L_0x600000667de0;  1 drivers
v0x600000549440_0 .net/s *"_ivl_4", 15 0, L_0x600000667b60;  1 drivers
v0x6000005494d0_0 .net/s *"_ivl_6", 15 0, L_0x600000667c00;  1 drivers
v0x600000549560_0 .net/s "a_signed", 7 0, v0x600000549710_0;  1 drivers
v0x6000005495f0_0 .net "act_in", 7 0, v0x600000548120_0;  alias, 1 drivers
v0x600000549680_0 .var "act_out", 7 0;
v0x600000549710_0 .var "act_reg", 7 0;
v0x6000005497a0_0 .net "clear_acc", 0 0, L_0x600001c763e0;  alias, 1 drivers
v0x600000549830_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x6000005498c0_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000549950_0 .net "load_weight", 0 0, L_0x600001c76220;  alias, 1 drivers
v0x6000005499e0_0 .net/s "product", 15 0, L_0x600000667ca0;  1 drivers
v0x600000549a70_0 .net/s "product_ext", 31 0, L_0x600000667e80;  1 drivers
v0x600000549b00_0 .net "psum_in", 31 0, L_0x150098640;  alias, 1 drivers
v0x600000549b90_0 .var "psum_out", 31 0;
v0x600000549c20_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000549cb0_0 .net/s "w_signed", 7 0, v0x600000549dd0_0;  1 drivers
v0x600000549d40_0 .net "weight_in", 7 0, L_0x600000667840;  alias, 1 drivers
v0x600000549dd0_0 .var "weight_reg", 7 0;
L_0x600000667b60 .extend/s 16, v0x600000549710_0;
L_0x600000667c00 .extend/s 16, v0x600000549dd0_0;
L_0x600000667ca0 .arith/mult 16, L_0x600000667b60, L_0x600000667c00;
L_0x600000667d40 .part L_0x600000667ca0, 15, 1;
LS_0x600000667de0_0_0 .concat [ 1 1 1 1], L_0x600000667d40, L_0x600000667d40, L_0x600000667d40, L_0x600000667d40;
LS_0x600000667de0_0_4 .concat [ 1 1 1 1], L_0x600000667d40, L_0x600000667d40, L_0x600000667d40, L_0x600000667d40;
LS_0x600000667de0_0_8 .concat [ 1 1 1 1], L_0x600000667d40, L_0x600000667d40, L_0x600000667d40, L_0x600000667d40;
LS_0x600000667de0_0_12 .concat [ 1 1 1 1], L_0x600000667d40, L_0x600000667d40, L_0x600000667d40, L_0x600000667d40;
L_0x600000667de0 .concat [ 4 4 4 4], LS_0x600000667de0_0_0, LS_0x600000667de0_0_4, LS_0x600000667de0_0_8, LS_0x600000667de0_0_12;
L_0x600000667e80 .concat [ 16 16 0 0], L_0x600000667ca0, L_0x600000667de0;
S_0x14cf15b70 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x6000022009c0 .param/l "row" 1 7 213, +C4<01>;
S_0x14cf988e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14cf15b70;
 .timescale 0 0;
P_0x600002200a40 .param/l "col" 1 7 214, +C4<00>;
L_0x600001c76530 .functor AND 1, v0x600000526be0_0, L_0x600000663b60, C4<1>, C4<1>;
L_0x600001c76610 .functor AND 1, L_0x600000663e80, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c76680 .functor OR 1, L_0x6000006637a0, L_0x600001c76610, C4<0>, C4<0>;
L_0x600001c766f0 .functor AND 1, L_0x15009a4a0, L_0x600001c76680, C4<1>, C4<1>;
L_0x600001c76760 .functor AND 1, L_0x600001c766f0, L_0x600000663d40, C4<1>, C4<1>;
v0x60000054b3c0_0 .net *"_ivl_0", 2 0, L_0x600000667f20;  1 drivers
L_0x150098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000054b450_0 .net/2u *"_ivl_11", 2 0, L_0x150098dd8;  1 drivers
v0x60000054b4e0_0 .net *"_ivl_13", 0 0, L_0x6000006637a0;  1 drivers
L_0x150098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000054b570_0 .net/2u *"_ivl_15", 2 0, L_0x150098e20;  1 drivers
v0x60000054b600_0 .net *"_ivl_17", 0 0, L_0x600000663e80;  1 drivers
v0x60000054b690_0 .net *"_ivl_20", 0 0, L_0x600001c76610;  1 drivers
v0x60000054b720_0 .net *"_ivl_22", 0 0, L_0x600001c76680;  1 drivers
v0x60000054b7b0_0 .net *"_ivl_24", 0 0, L_0x600001c766f0;  1 drivers
v0x60000054b840_0 .net *"_ivl_25", 31 0, L_0x600000663660;  1 drivers
L_0x150098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054b8d0_0 .net *"_ivl_28", 15 0, L_0x150098e68;  1 drivers
L_0x150098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054b960_0 .net/2u *"_ivl_29", 31 0, L_0x150098eb0;  1 drivers
L_0x150098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000054b9f0_0 .net *"_ivl_3", 0 0, L_0x150098d48;  1 drivers
v0x60000054ba80_0 .net *"_ivl_31", 0 0, L_0x600000663d40;  1 drivers
L_0x150098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000054bb10_0 .net/2u *"_ivl_4", 2 0, L_0x150098d90;  1 drivers
v0x60000054bba0_0 .net *"_ivl_6", 0 0, L_0x600000663b60;  1 drivers
v0x60000054bc30_0 .net "do_clear", 0 0, L_0x600001c76760;  1 drivers
v0x60000054bcc0_0 .net "load_weight", 0 0, L_0x600001c76530;  1 drivers
v0x60000054bd50_0 .net "weight_in", 7 0, L_0x600000663a20;  1 drivers
L_0x600000667f20 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x150098d48;
L_0x600000663b60 .cmp/eq 3, L_0x600000667f20, L_0x150098d90;
L_0x6000006637a0 .cmp/eq 3, v0x60000055c990_0, L_0x150098dd8;
L_0x600000663e80 .cmp/eq 3, v0x60000055c990_0, L_0x150098e20;
L_0x600000663660 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150098e68;
L_0x600000663d40 .cmp/eq 32, L_0x600000663660, L_0x150098eb0;
S_0x14cf98a50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf988e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000054a880_0 .net *"_ivl_11", 0 0, L_0x600000663ac0;  1 drivers
v0x60000054a910_0 .net *"_ivl_12", 15 0, L_0x6000006632a0;  1 drivers
v0x60000054a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600000663520;  1 drivers
v0x60000054aa30_0 .net/s *"_ivl_6", 15 0, L_0x600000663c00;  1 drivers
v0x60000054aac0_0 .net/s "a_signed", 7 0, v0x60000054ac70_0;  1 drivers
v0x60000054ab50_0 .net "act_in", 7 0, L_0x600001c74d90;  alias, 1 drivers
v0x60000054abe0_0 .var "act_out", 7 0;
v0x60000054ac70_0 .var "act_reg", 7 0;
v0x60000054ad00_0 .net "clear_acc", 0 0, L_0x600001c76760;  alias, 1 drivers
v0x60000054ad90_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000054ae20_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x60000054aeb0_0 .net "load_weight", 0 0, L_0x600001c76530;  alias, 1 drivers
v0x60000054af40_0 .net/s "product", 15 0, L_0x600000663200;  1 drivers
v0x60000054afd0_0 .net/s "product_ext", 31 0, L_0x600000663980;  1 drivers
v0x60000054b060_0 .net "psum_in", 31 0, v0x600000545b00_0;  alias, 1 drivers
v0x60000054b0f0_0 .var "psum_out", 31 0;
v0x60000054b180_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x60000054b210_0 .net/s "w_signed", 7 0, v0x60000054b330_0;  1 drivers
v0x60000054b2a0_0 .net "weight_in", 7 0, L_0x600000663a20;  alias, 1 drivers
v0x60000054b330_0 .var "weight_reg", 7 0;
L_0x600000663520 .extend/s 16, v0x60000054ac70_0;
L_0x600000663c00 .extend/s 16, v0x60000054b330_0;
L_0x600000663200 .arith/mult 16, L_0x600000663520, L_0x600000663c00;
L_0x600000663ac0 .part L_0x600000663200, 15, 1;
LS_0x6000006632a0_0_0 .concat [ 1 1 1 1], L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0;
LS_0x6000006632a0_0_4 .concat [ 1 1 1 1], L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0;
LS_0x6000006632a0_0_8 .concat [ 1 1 1 1], L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0;
LS_0x6000006632a0_0_12 .concat [ 1 1 1 1], L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0, L_0x600000663ac0;
L_0x6000006632a0 .concat [ 4 4 4 4], LS_0x6000006632a0_0_0, LS_0x6000006632a0_0_4, LS_0x6000006632a0_0_8, LS_0x6000006632a0_0_12;
L_0x600000663980 .concat [ 16 16 0 0], L_0x600000663200, L_0x6000006632a0;
S_0x14cf92f20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14cf15b70;
 .timescale 0 0;
P_0x600002200680 .param/l "col" 1 7 214, +C4<01>;
L_0x600001c768b0 .functor AND 1, v0x600000526be0_0, L_0x600000663840, C4<1>, C4<1>;
L_0x600001c76920 .functor AND 1, L_0x600000663480, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c76990 .functor OR 1, L_0x600000663700, L_0x600001c76920, C4<0>, C4<0>;
L_0x600001c76a00 .functor AND 1, L_0x15009a4a0, L_0x600001c76990, C4<1>, C4<1>;
L_0x600001c76a70 .functor AND 1, L_0x600001c76a00, L_0x6000006630c0, C4<1>, C4<1>;
v0x60000054c990_0 .net *"_ivl_0", 2 0, L_0x600000663340;  1 drivers
L_0x150098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000054ca20_0 .net/2u *"_ivl_11", 2 0, L_0x150098f88;  1 drivers
v0x60000054cab0_0 .net *"_ivl_13", 0 0, L_0x600000663700;  1 drivers
L_0x150098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000054cb40_0 .net/2u *"_ivl_15", 2 0, L_0x150098fd0;  1 drivers
v0x60000054cbd0_0 .net *"_ivl_17", 0 0, L_0x600000663480;  1 drivers
v0x60000054cc60_0 .net *"_ivl_20", 0 0, L_0x600001c76920;  1 drivers
v0x60000054ccf0_0 .net *"_ivl_22", 0 0, L_0x600001c76990;  1 drivers
v0x60000054cd80_0 .net *"_ivl_24", 0 0, L_0x600001c76a00;  1 drivers
v0x60000054ce10_0 .net *"_ivl_25", 31 0, L_0x6000006635c0;  1 drivers
L_0x150099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054cea0_0 .net *"_ivl_28", 15 0, L_0x150099018;  1 drivers
L_0x150099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054cf30_0 .net/2u *"_ivl_29", 31 0, L_0x150099060;  1 drivers
L_0x150098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000054cfc0_0 .net *"_ivl_3", 0 0, L_0x150098ef8;  1 drivers
v0x60000054d050_0 .net *"_ivl_31", 0 0, L_0x6000006630c0;  1 drivers
L_0x150098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000054d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x150098f40;  1 drivers
v0x60000054d170_0 .net *"_ivl_6", 0 0, L_0x600000663840;  1 drivers
v0x60000054d200_0 .net "do_clear", 0 0, L_0x600001c76a70;  1 drivers
v0x60000054d290_0 .net "load_weight", 0 0, L_0x600001c768b0;  1 drivers
v0x60000054d320_0 .net "weight_in", 7 0, L_0x6000006633e0;  1 drivers
L_0x600000663340 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x150098ef8;
L_0x600000663840 .cmp/eq 3, L_0x600000663340, L_0x150098f40;
L_0x600000663700 .cmp/eq 3, v0x60000055c990_0, L_0x150098f88;
L_0x600000663480 .cmp/eq 3, v0x60000055c990_0, L_0x150098fd0;
L_0x6000006635c0 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099018;
L_0x6000006630c0 .cmp/eq 32, L_0x6000006635c0, L_0x150099060;
S_0x14cf93090 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf92f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fbc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000054bde0_0 .net *"_ivl_11", 0 0, L_0x600000662e40;  1 drivers
v0x60000054be70_0 .net *"_ivl_12", 15 0, L_0x600000662ee0;  1 drivers
v0x60000054bf00_0 .net/s *"_ivl_4", 15 0, L_0x600000663160;  1 drivers
v0x60000054c000_0 .net/s *"_ivl_6", 15 0, L_0x600000662f80;  1 drivers
v0x60000054c090_0 .net/s "a_signed", 7 0, v0x60000054c240_0;  1 drivers
v0x60000054c120_0 .net "act_in", 7 0, v0x60000054abe0_0;  alias, 1 drivers
v0x60000054c1b0_0 .var "act_out", 7 0;
v0x60000054c240_0 .var "act_reg", 7 0;
v0x60000054c2d0_0 .net "clear_acc", 0 0, L_0x600001c76a70;  alias, 1 drivers
v0x60000054c360_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000054c3f0_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x60000054c480_0 .net "load_weight", 0 0, L_0x600001c768b0;  alias, 1 drivers
v0x60000054c510_0 .net/s "product", 15 0, L_0x600000663020;  1 drivers
v0x60000054c5a0_0 .net/s "product_ext", 31 0, L_0x600000662d00;  1 drivers
v0x60000054c630_0 .net "psum_in", 31 0, v0x600000547060_0;  alias, 1 drivers
v0x60000054c6c0_0 .var "psum_out", 31 0;
v0x60000054c750_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x60000054c7e0_0 .net/s "w_signed", 7 0, v0x60000054c900_0;  1 drivers
v0x60000054c870_0 .net "weight_in", 7 0, L_0x6000006633e0;  alias, 1 drivers
v0x60000054c900_0 .var "weight_reg", 7 0;
L_0x600000663160 .extend/s 16, v0x60000054c240_0;
L_0x600000662f80 .extend/s 16, v0x60000054c900_0;
L_0x600000663020 .arith/mult 16, L_0x600000663160, L_0x600000662f80;
L_0x600000662e40 .part L_0x600000663020, 15, 1;
LS_0x600000662ee0_0_0 .concat [ 1 1 1 1], L_0x600000662e40, L_0x600000662e40, L_0x600000662e40, L_0x600000662e40;
LS_0x600000662ee0_0_4 .concat [ 1 1 1 1], L_0x600000662e40, L_0x600000662e40, L_0x600000662e40, L_0x600000662e40;
LS_0x600000662ee0_0_8 .concat [ 1 1 1 1], L_0x600000662e40, L_0x600000662e40, L_0x600000662e40, L_0x600000662e40;
LS_0x600000662ee0_0_12 .concat [ 1 1 1 1], L_0x600000662e40, L_0x600000662e40, L_0x600000662e40, L_0x600000662e40;
L_0x600000662ee0 .concat [ 4 4 4 4], LS_0x600000662ee0_0_0, LS_0x600000662ee0_0_4, LS_0x600000662ee0_0_8, LS_0x600000662ee0_0_12;
L_0x600000662d00 .concat [ 16 16 0 0], L_0x600000663020, L_0x600000662ee0;
S_0x14cf908d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14cf15b70;
 .timescale 0 0;
P_0x600002200c00 .param/l "col" 1 7 214, +C4<010>;
L_0x600001c76bc0 .functor AND 1, v0x600000526be0_0, L_0x600000662bc0, C4<1>, C4<1>;
L_0x600001c765a0 .functor AND 1, L_0x600000662b20, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c76c30 .functor OR 1, L_0x600000662a80, L_0x600001c765a0, C4<0>, C4<0>;
L_0x600001c76ca0 .functor AND 1, L_0x15009a4a0, L_0x600001c76c30, C4<1>, C4<1>;
L_0x600001c76d10 .functor AND 1, L_0x600001c76ca0, L_0x6000006629e0, C4<1>, C4<1>;
v0x60000054def0_0 .net *"_ivl_0", 3 0, L_0x600000662da0;  1 drivers
L_0x150099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000054df80_0 .net/2u *"_ivl_11", 2 0, L_0x150099138;  1 drivers
v0x60000054e010_0 .net *"_ivl_13", 0 0, L_0x600000662a80;  1 drivers
L_0x150099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000054e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x150099180;  1 drivers
v0x60000054e130_0 .net *"_ivl_17", 0 0, L_0x600000662b20;  1 drivers
v0x60000054e1c0_0 .net *"_ivl_20", 0 0, L_0x600001c765a0;  1 drivers
v0x60000054e250_0 .net *"_ivl_22", 0 0, L_0x600001c76c30;  1 drivers
v0x60000054e2e0_0 .net *"_ivl_24", 0 0, L_0x600001c76ca0;  1 drivers
v0x60000054e370_0 .net *"_ivl_25", 31 0, L_0x600000662940;  1 drivers
L_0x1500991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054e400_0 .net *"_ivl_28", 15 0, L_0x1500991c8;  1 drivers
L_0x150099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054e490_0 .net/2u *"_ivl_29", 31 0, L_0x150099210;  1 drivers
L_0x1500990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000054e520_0 .net *"_ivl_3", 1 0, L_0x1500990a8;  1 drivers
v0x60000054e5b0_0 .net *"_ivl_31", 0 0, L_0x6000006629e0;  1 drivers
L_0x1500990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000054e640_0 .net/2u *"_ivl_4", 3 0, L_0x1500990f0;  1 drivers
v0x60000054e6d0_0 .net *"_ivl_6", 0 0, L_0x600000662bc0;  1 drivers
v0x60000054e760_0 .net "do_clear", 0 0, L_0x600001c76d10;  1 drivers
v0x60000054e7f0_0 .net "load_weight", 0 0, L_0x600001c76bc0;  1 drivers
v0x60000054e880_0 .net "weight_in", 7 0, L_0x600000662c60;  1 drivers
L_0x600000662da0 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x1500990a8;
L_0x600000662bc0 .cmp/eq 4, L_0x600000662da0, L_0x1500990f0;
L_0x600000662a80 .cmp/eq 3, v0x60000055c990_0, L_0x150099138;
L_0x600000662b20 .cmp/eq 3, v0x60000055c990_0, L_0x150099180;
L_0x600000662940 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x1500991c8;
L_0x6000006629e0 .cmp/eq 32, L_0x600000662940, L_0x150099210;
S_0x14cf90a40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf908d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000054d3b0_0 .net *"_ivl_11", 0 0, L_0x6000006621c0;  1 drivers
v0x60000054d440_0 .net *"_ivl_12", 15 0, L_0x600000661fe0;  1 drivers
v0x60000054d4d0_0 .net/s *"_ivl_4", 15 0, L_0x600000662620;  1 drivers
v0x60000054d560_0 .net/s *"_ivl_6", 15 0, L_0x6000006626c0;  1 drivers
v0x60000054d5f0_0 .net/s "a_signed", 7 0, v0x60000054d7a0_0;  1 drivers
v0x60000054d680_0 .net "act_in", 7 0, v0x60000054c1b0_0;  alias, 1 drivers
v0x60000054d710_0 .var "act_out", 7 0;
v0x60000054d7a0_0 .var "act_reg", 7 0;
v0x60000054d830_0 .net "clear_acc", 0 0, L_0x600001c76d10;  alias, 1 drivers
v0x60000054d8c0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000054d950_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x60000054d9e0_0 .net "load_weight", 0 0, L_0x600001c76bc0;  alias, 1 drivers
v0x60000054da70_0 .net/s "product", 15 0, L_0x600000662120;  1 drivers
v0x60000054db00_0 .net/s "product_ext", 31 0, L_0x600000662080;  1 drivers
v0x60000054db90_0 .net "psum_in", 31 0, v0x600000548630_0;  alias, 1 drivers
v0x60000054dc20_0 .var "psum_out", 31 0;
v0x60000054dcb0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x60000054dd40_0 .net/s "w_signed", 7 0, v0x60000054de60_0;  1 drivers
v0x60000054ddd0_0 .net "weight_in", 7 0, L_0x600000662c60;  alias, 1 drivers
v0x60000054de60_0 .var "weight_reg", 7 0;
L_0x600000662620 .extend/s 16, v0x60000054d7a0_0;
L_0x6000006626c0 .extend/s 16, v0x60000054de60_0;
L_0x600000662120 .arith/mult 16, L_0x600000662620, L_0x6000006626c0;
L_0x6000006621c0 .part L_0x600000662120, 15, 1;
LS_0x600000661fe0_0_0 .concat [ 1 1 1 1], L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0;
LS_0x600000661fe0_0_4 .concat [ 1 1 1 1], L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0;
LS_0x600000661fe0_0_8 .concat [ 1 1 1 1], L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0;
LS_0x600000661fe0_0_12 .concat [ 1 1 1 1], L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0, L_0x6000006621c0;
L_0x600000661fe0 .concat [ 4 4 4 4], LS_0x600000661fe0_0_0, LS_0x600000661fe0_0_4, LS_0x600000661fe0_0_8, LS_0x600000661fe0_0_12;
L_0x600000662080 .concat [ 16 16 0 0], L_0x600000662120, L_0x600000661fe0;
S_0x14cf8e280 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14cf15b70;
 .timescale 0 0;
P_0x600002200d00 .param/l "col" 1 7 214, +C4<011>;
L_0x600001c76e60 .functor AND 1, v0x600000526be0_0, L_0x600000661f40, C4<1>, C4<1>;
L_0x600001c76ed0 .functor AND 1, L_0x600000661c20, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c76f40 .functor OR 1, L_0x600000661e00, L_0x600001c76ed0, C4<0>, C4<0>;
L_0x600001c76fb0 .functor AND 1, L_0x15009a4a0, L_0x600001c76f40, C4<1>, C4<1>;
L_0x600001c77020 .functor AND 1, L_0x600001c76fb0, L_0x600000661ae0, C4<1>, C4<1>;
v0x60000054f450_0 .net *"_ivl_0", 3 0, L_0x600000661ea0;  1 drivers
L_0x1500992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000054f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500992e8;  1 drivers
v0x60000054f570_0 .net *"_ivl_13", 0 0, L_0x600000661e00;  1 drivers
L_0x150099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000054f600_0 .net/2u *"_ivl_15", 2 0, L_0x150099330;  1 drivers
v0x60000054f690_0 .net *"_ivl_17", 0 0, L_0x600000661c20;  1 drivers
v0x60000054f720_0 .net *"_ivl_20", 0 0, L_0x600001c76ed0;  1 drivers
v0x60000054f7b0_0 .net *"_ivl_22", 0 0, L_0x600001c76f40;  1 drivers
v0x60000054f840_0 .net *"_ivl_24", 0 0, L_0x600001c76fb0;  1 drivers
v0x60000054f8d0_0 .net *"_ivl_25", 31 0, L_0x600000661cc0;  1 drivers
L_0x150099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054f960_0 .net *"_ivl_28", 15 0, L_0x150099378;  1 drivers
L_0x1500993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000054f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500993c0;  1 drivers
L_0x150099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000054fa80_0 .net *"_ivl_3", 1 0, L_0x150099258;  1 drivers
v0x60000054fb10_0 .net *"_ivl_31", 0 0, L_0x600000661ae0;  1 drivers
L_0x1500992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000054fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500992a0;  1 drivers
v0x60000054fc30_0 .net *"_ivl_6", 0 0, L_0x600000661f40;  1 drivers
v0x60000054fcc0_0 .net "do_clear", 0 0, L_0x600001c77020;  1 drivers
v0x60000054fd50_0 .net "load_weight", 0 0, L_0x600001c76e60;  1 drivers
v0x60000054fde0_0 .net "weight_in", 7 0, L_0x600000661d60;  1 drivers
L_0x600000661ea0 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x150099258;
L_0x600000661f40 .cmp/eq 4, L_0x600000661ea0, L_0x1500992a0;
L_0x600000661e00 .cmp/eq 3, v0x60000055c990_0, L_0x1500992e8;
L_0x600000661c20 .cmp/eq 3, v0x60000055c990_0, L_0x150099330;
L_0x600000661cc0 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099378;
L_0x600000661ae0 .cmp/eq 32, L_0x600000661cc0, L_0x1500993c0;
S_0x14cf8e3f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf8e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197f980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197f9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000054e910_0 .net *"_ivl_11", 0 0, L_0x600000661860;  1 drivers
v0x60000054e9a0_0 .net *"_ivl_12", 15 0, L_0x600000661900;  1 drivers
v0x60000054ea30_0 .net/s *"_ivl_4", 15 0, L_0x600000661b80;  1 drivers
v0x60000054eac0_0 .net/s *"_ivl_6", 15 0, L_0x6000006619a0;  1 drivers
v0x60000054eb50_0 .net/s "a_signed", 7 0, v0x60000054ed00_0;  1 drivers
v0x60000054ebe0_0 .net "act_in", 7 0, v0x60000054d710_0;  alias, 1 drivers
v0x60000054ec70_0 .var "act_out", 7 0;
v0x60000054ed00_0 .var "act_reg", 7 0;
v0x60000054ed90_0 .net "clear_acc", 0 0, L_0x600001c77020;  alias, 1 drivers
v0x60000054ee20_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000054eeb0_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x60000054ef40_0 .net "load_weight", 0 0, L_0x600001c76e60;  alias, 1 drivers
v0x60000054efd0_0 .net/s "product", 15 0, L_0x600000661a40;  1 drivers
v0x60000054f060_0 .net/s "product_ext", 31 0, L_0x600000661720;  1 drivers
v0x60000054f0f0_0 .net "psum_in", 31 0, v0x600000549b90_0;  alias, 1 drivers
v0x60000054f180_0 .var "psum_out", 31 0;
v0x60000054f210_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x60000054f2a0_0 .net/s "w_signed", 7 0, v0x60000054f3c0_0;  1 drivers
v0x60000054f330_0 .net "weight_in", 7 0, L_0x600000661d60;  alias, 1 drivers
v0x60000054f3c0_0 .var "weight_reg", 7 0;
L_0x600000661b80 .extend/s 16, v0x60000054ed00_0;
L_0x6000006619a0 .extend/s 16, v0x60000054f3c0_0;
L_0x600000661a40 .arith/mult 16, L_0x600000661b80, L_0x6000006619a0;
L_0x600000661860 .part L_0x600000661a40, 15, 1;
LS_0x600000661900_0_0 .concat [ 1 1 1 1], L_0x600000661860, L_0x600000661860, L_0x600000661860, L_0x600000661860;
LS_0x600000661900_0_4 .concat [ 1 1 1 1], L_0x600000661860, L_0x600000661860, L_0x600000661860, L_0x600000661860;
LS_0x600000661900_0_8 .concat [ 1 1 1 1], L_0x600000661860, L_0x600000661860, L_0x600000661860, L_0x600000661860;
LS_0x600000661900_0_12 .concat [ 1 1 1 1], L_0x600000661860, L_0x600000661860, L_0x600000661860, L_0x600000661860;
L_0x600000661900 .concat [ 4 4 4 4], LS_0x600000661900_0_0, LS_0x600000661900_0_4, LS_0x600000661900_0_8, LS_0x600000661900_0_12;
L_0x600000661720 .concat [ 16 16 0 0], L_0x600000661a40, L_0x600000661900;
S_0x14cf8bc30 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002200e00 .param/l "row" 1 7 213, +C4<010>;
S_0x14cf8bda0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14cf8bc30;
 .timescale 0 0;
P_0x600002200e80 .param/l "col" 1 7 214, +C4<00>;
L_0x600001c77170 .functor AND 1, v0x600000526be0_0, L_0x6000006615e0, C4<1>, C4<1>;
L_0x600001c771e0 .functor AND 1, L_0x600000661540, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c77250 .functor OR 1, L_0x6000006614a0, L_0x600001c771e0, C4<0>, C4<0>;
L_0x600001c772c0 .functor AND 1, L_0x15009a4a0, L_0x600001c77250, C4<1>, C4<1>;
L_0x600001c77330 .functor AND 1, L_0x600001c772c0, L_0x600000661400, C4<1>, C4<1>;
v0x600000550a20_0 .net *"_ivl_0", 2 0, L_0x6000006617c0;  1 drivers
L_0x150099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000550ab0_0 .net/2u *"_ivl_11", 2 0, L_0x150099498;  1 drivers
v0x600000550b40_0 .net *"_ivl_13", 0 0, L_0x6000006614a0;  1 drivers
L_0x1500994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000550bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500994e0;  1 drivers
v0x600000550c60_0 .net *"_ivl_17", 0 0, L_0x600000661540;  1 drivers
v0x600000550cf0_0 .net *"_ivl_20", 0 0, L_0x600001c771e0;  1 drivers
v0x600000550d80_0 .net *"_ivl_22", 0 0, L_0x600001c77250;  1 drivers
v0x600000550e10_0 .net *"_ivl_24", 0 0, L_0x600001c772c0;  1 drivers
v0x600000550ea0_0 .net *"_ivl_25", 31 0, L_0x600000661360;  1 drivers
L_0x150099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000550f30_0 .net *"_ivl_28", 15 0, L_0x150099528;  1 drivers
L_0x150099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000550fc0_0 .net/2u *"_ivl_29", 31 0, L_0x150099570;  1 drivers
L_0x150099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000551050_0 .net *"_ivl_3", 0 0, L_0x150099408;  1 drivers
v0x6000005510e0_0 .net *"_ivl_31", 0 0, L_0x600000661400;  1 drivers
L_0x150099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000551170_0 .net/2u *"_ivl_4", 2 0, L_0x150099450;  1 drivers
v0x600000551200_0 .net *"_ivl_6", 0 0, L_0x6000006615e0;  1 drivers
v0x600000551290_0 .net "do_clear", 0 0, L_0x600001c77330;  1 drivers
v0x600000551320_0 .net "load_weight", 0 0, L_0x600001c77170;  1 drivers
v0x6000005513b0_0 .net "weight_in", 7 0, L_0x600000661680;  1 drivers
L_0x6000006617c0 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x150099408;
L_0x6000006615e0 .cmp/eq 3, L_0x6000006617c0, L_0x150099450;
L_0x6000006614a0 .cmp/eq 3, v0x60000055c990_0, L_0x150099498;
L_0x600000661540 .cmp/eq 3, v0x60000055c990_0, L_0x1500994e0;
L_0x600000661360 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099528;
L_0x600000661400 .cmp/eq 32, L_0x600000661360, L_0x150099570;
S_0x14cf895e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf8bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000054fe70_0 .net *"_ivl_11", 0 0, L_0x600000661180;  1 drivers
v0x60000054ff00_0 .net *"_ivl_12", 15 0, L_0x600000660fa0;  1 drivers
v0x600000550000_0 .net/s *"_ivl_4", 15 0, L_0x600000661220;  1 drivers
v0x600000550090_0 .net/s *"_ivl_6", 15 0, L_0x6000006612c0;  1 drivers
v0x600000550120_0 .net/s "a_signed", 7 0, v0x6000005502d0_0;  1 drivers
v0x6000005501b0_0 .net "act_in", 7 0, L_0x600001c74e00;  alias, 1 drivers
v0x600000550240_0 .var "act_out", 7 0;
v0x6000005502d0_0 .var "act_reg", 7 0;
v0x600000550360_0 .net "clear_acc", 0 0, L_0x600001c77330;  alias, 1 drivers
v0x6000005503f0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000550480_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000550510_0 .net "load_weight", 0 0, L_0x600001c77170;  alias, 1 drivers
v0x6000005505a0_0 .net/s "product", 15 0, L_0x6000006610e0;  1 drivers
v0x600000550630_0 .net/s "product_ext", 31 0, L_0x600000661040;  1 drivers
v0x6000005506c0_0 .net "psum_in", 31 0, v0x60000054b0f0_0;  alias, 1 drivers
v0x600000550750_0 .var "psum_out", 31 0;
v0x6000005507e0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000550870_0 .net/s "w_signed", 7 0, v0x600000550990_0;  1 drivers
v0x600000550900_0 .net "weight_in", 7 0, L_0x600000661680;  alias, 1 drivers
v0x600000550990_0 .var "weight_reg", 7 0;
L_0x600000661220 .extend/s 16, v0x6000005502d0_0;
L_0x6000006612c0 .extend/s 16, v0x600000550990_0;
L_0x6000006610e0 .arith/mult 16, L_0x600000661220, L_0x6000006612c0;
L_0x600000661180 .part L_0x6000006610e0, 15, 1;
LS_0x600000660fa0_0_0 .concat [ 1 1 1 1], L_0x600000661180, L_0x600000661180, L_0x600000661180, L_0x600000661180;
LS_0x600000660fa0_0_4 .concat [ 1 1 1 1], L_0x600000661180, L_0x600000661180, L_0x600000661180, L_0x600000661180;
LS_0x600000660fa0_0_8 .concat [ 1 1 1 1], L_0x600000661180, L_0x600000661180, L_0x600000661180, L_0x600000661180;
LS_0x600000660fa0_0_12 .concat [ 1 1 1 1], L_0x600000661180, L_0x600000661180, L_0x600000661180, L_0x600000661180;
L_0x600000660fa0 .concat [ 4 4 4 4], LS_0x600000660fa0_0_0, LS_0x600000660fa0_0_4, LS_0x600000660fa0_0_8, LS_0x600000660fa0_0_12;
L_0x600000661040 .concat [ 16 16 0 0], L_0x6000006610e0, L_0x600000660fa0;
S_0x14cf89750 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14cf8bc30;
 .timescale 0 0;
P_0x600002200f80 .param/l "col" 1 7 214, +C4<01>;
L_0x600001c77480 .functor AND 1, v0x600000526be0_0, L_0x600000660f00, C4<1>, C4<1>;
L_0x600001c774f0 .functor AND 1, L_0x600000660be0, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c77560 .functor OR 1, L_0x600000660dc0, L_0x600001c774f0, C4<0>, C4<0>;
L_0x600001c775d0 .functor AND 1, L_0x15009a4a0, L_0x600001c77560, C4<1>, C4<1>;
L_0x600001c77640 .functor AND 1, L_0x600001c775d0, L_0x600000660aa0, C4<1>, C4<1>;
v0x600000551f80_0 .net *"_ivl_0", 2 0, L_0x600000660e60;  1 drivers
L_0x150099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000552010_0 .net/2u *"_ivl_11", 2 0, L_0x150099648;  1 drivers
v0x6000005520a0_0 .net *"_ivl_13", 0 0, L_0x600000660dc0;  1 drivers
L_0x150099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000552130_0 .net/2u *"_ivl_15", 2 0, L_0x150099690;  1 drivers
v0x6000005521c0_0 .net *"_ivl_17", 0 0, L_0x600000660be0;  1 drivers
v0x600000552250_0 .net *"_ivl_20", 0 0, L_0x600001c774f0;  1 drivers
v0x6000005522e0_0 .net *"_ivl_22", 0 0, L_0x600001c77560;  1 drivers
v0x600000552370_0 .net *"_ivl_24", 0 0, L_0x600001c775d0;  1 drivers
v0x600000552400_0 .net *"_ivl_25", 31 0, L_0x600000660c80;  1 drivers
L_0x1500996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000552490_0 .net *"_ivl_28", 15 0, L_0x1500996d8;  1 drivers
L_0x150099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000552520_0 .net/2u *"_ivl_29", 31 0, L_0x150099720;  1 drivers
L_0x1500995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000005525b0_0 .net *"_ivl_3", 0 0, L_0x1500995b8;  1 drivers
v0x600000552640_0 .net *"_ivl_31", 0 0, L_0x600000660aa0;  1 drivers
L_0x150099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000005526d0_0 .net/2u *"_ivl_4", 2 0, L_0x150099600;  1 drivers
v0x600000552760_0 .net *"_ivl_6", 0 0, L_0x600000660f00;  1 drivers
v0x6000005527f0_0 .net "do_clear", 0 0, L_0x600001c77640;  1 drivers
v0x600000552880_0 .net "load_weight", 0 0, L_0x600001c77480;  1 drivers
v0x600000552910_0 .net "weight_in", 7 0, L_0x600000660d20;  1 drivers
L_0x600000660e60 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x1500995b8;
L_0x600000660f00 .cmp/eq 3, L_0x600000660e60, L_0x150099600;
L_0x600000660dc0 .cmp/eq 3, v0x60000055c990_0, L_0x150099648;
L_0x600000660be0 .cmp/eq 3, v0x60000055c990_0, L_0x150099690;
L_0x600000660c80 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x1500996d8;
L_0x600000660aa0 .cmp/eq 32, L_0x600000660c80, L_0x150099720;
S_0x14cf86f90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf89750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fa00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fa40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000551440_0 .net *"_ivl_11", 0 0, L_0x6000006624e0;  1 drivers
v0x6000005514d0_0 .net *"_ivl_12", 15 0, L_0x600000662580;  1 drivers
v0x600000551560_0 .net/s *"_ivl_4", 15 0, L_0x600000660b40;  1 drivers
v0x6000005515f0_0 .net/s *"_ivl_6", 15 0, L_0x600000660960;  1 drivers
v0x600000551680_0 .net/s "a_signed", 7 0, v0x600000551830_0;  1 drivers
v0x600000551710_0 .net "act_in", 7 0, v0x600000550240_0;  alias, 1 drivers
v0x6000005517a0_0 .var "act_out", 7 0;
v0x600000551830_0 .var "act_reg", 7 0;
v0x6000005518c0_0 .net "clear_acc", 0 0, L_0x600001c77640;  alias, 1 drivers
v0x600000551950_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x6000005519e0_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000551a70_0 .net "load_weight", 0 0, L_0x600001c77480;  alias, 1 drivers
v0x600000551b00_0 .net/s "product", 15 0, L_0x600000660a00;  1 drivers
v0x600000551b90_0 .net/s "product_ext", 31 0, L_0x6000006623a0;  1 drivers
v0x600000551c20_0 .net "psum_in", 31 0, v0x60000054c6c0_0;  alias, 1 drivers
v0x600000551cb0_0 .var "psum_out", 31 0;
v0x600000551d40_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000551dd0_0 .net/s "w_signed", 7 0, v0x600000551ef0_0;  1 drivers
v0x600000551e60_0 .net "weight_in", 7 0, L_0x600000660d20;  alias, 1 drivers
v0x600000551ef0_0 .var "weight_reg", 7 0;
L_0x600000660b40 .extend/s 16, v0x600000551830_0;
L_0x600000660960 .extend/s 16, v0x600000551ef0_0;
L_0x600000660a00 .arith/mult 16, L_0x600000660b40, L_0x600000660960;
L_0x6000006624e0 .part L_0x600000660a00, 15, 1;
LS_0x600000662580_0_0 .concat [ 1 1 1 1], L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0;
LS_0x600000662580_0_4 .concat [ 1 1 1 1], L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0;
LS_0x600000662580_0_8 .concat [ 1 1 1 1], L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0;
LS_0x600000662580_0_12 .concat [ 1 1 1 1], L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0, L_0x6000006624e0;
L_0x600000662580 .concat [ 4 4 4 4], LS_0x600000662580_0_0, LS_0x600000662580_0_4, LS_0x600000662580_0_8, LS_0x600000662580_0_12;
L_0x6000006623a0 .concat [ 16 16 0 0], L_0x600000660a00, L_0x600000662580;
S_0x14cf87100 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14cf8bc30;
 .timescale 0 0;
P_0x600002201080 .param/l "col" 1 7 214, +C4<010>;
L_0x600001c77790 .functor AND 1, v0x600000526be0_0, L_0x600000662260, C4<1>, C4<1>;
L_0x600001c77800 .functor AND 1, L_0x600000660820, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c77870 .functor OR 1, L_0x6000006606e0, L_0x600001c77800, C4<0>, C4<0>;
L_0x600001c778e0 .functor AND 1, L_0x15009a4a0, L_0x600001c77870, C4<1>, C4<1>;
L_0x600001c77950 .functor AND 1, L_0x600001c778e0, L_0x6000006638e0, C4<1>, C4<1>;
v0x6000005534e0_0 .net *"_ivl_0", 3 0, L_0x600000662440;  1 drivers
L_0x1500997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000553570_0 .net/2u *"_ivl_11", 2 0, L_0x1500997f8;  1 drivers
v0x600000553600_0 .net *"_ivl_13", 0 0, L_0x6000006606e0;  1 drivers
L_0x150099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000553690_0 .net/2u *"_ivl_15", 2 0, L_0x150099840;  1 drivers
v0x600000553720_0 .net *"_ivl_17", 0 0, L_0x600000660820;  1 drivers
v0x6000005537b0_0 .net *"_ivl_20", 0 0, L_0x600001c77800;  1 drivers
v0x600000553840_0 .net *"_ivl_22", 0 0, L_0x600001c77870;  1 drivers
v0x6000005538d0_0 .net *"_ivl_24", 0 0, L_0x600001c778e0;  1 drivers
v0x600000553960_0 .net *"_ivl_25", 31 0, L_0x6000006608c0;  1 drivers
L_0x150099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005539f0_0 .net *"_ivl_28", 15 0, L_0x150099888;  1 drivers
L_0x1500998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000553a80_0 .net/2u *"_ivl_29", 31 0, L_0x1500998d0;  1 drivers
L_0x150099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000553b10_0 .net *"_ivl_3", 1 0, L_0x150099768;  1 drivers
v0x600000553ba0_0 .net *"_ivl_31", 0 0, L_0x6000006638e0;  1 drivers
L_0x1500997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000553c30_0 .net/2u *"_ivl_4", 3 0, L_0x1500997b0;  1 drivers
v0x600000553cc0_0 .net *"_ivl_6", 0 0, L_0x600000662260;  1 drivers
v0x600000553d50_0 .net "do_clear", 0 0, L_0x600001c77950;  1 drivers
v0x600000553de0_0 .net "load_weight", 0 0, L_0x600001c77790;  1 drivers
v0x600000553e70_0 .net "weight_in", 7 0, L_0x600000662300;  1 drivers
L_0x600000662440 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x150099768;
L_0x600000662260 .cmp/eq 4, L_0x600000662440, L_0x1500997b0;
L_0x6000006606e0 .cmp/eq 3, v0x60000055c990_0, L_0x1500997f8;
L_0x600000660820 .cmp/eq 3, v0x60000055c990_0, L_0x150099840;
L_0x6000006608c0 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099888;
L_0x6000006638e0 .cmp/eq 32, L_0x6000006608c0, L_0x1500998d0;
S_0x14cf84940 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf87100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000005529a0_0 .net *"_ivl_11", 0 0, L_0x6000006681e0;  1 drivers
v0x600000552a30_0 .net *"_ivl_12", 15 0, L_0x600000668280;  1 drivers
v0x600000552ac0_0 .net/s *"_ivl_4", 15 0, L_0x600000668000;  1 drivers
v0x600000552b50_0 .net/s *"_ivl_6", 15 0, L_0x6000006680a0;  1 drivers
v0x600000552be0_0 .net/s "a_signed", 7 0, v0x600000552d90_0;  1 drivers
v0x600000552c70_0 .net "act_in", 7 0, v0x6000005517a0_0;  alias, 1 drivers
v0x600000552d00_0 .var "act_out", 7 0;
v0x600000552d90_0 .var "act_reg", 7 0;
v0x600000552e20_0 .net "clear_acc", 0 0, L_0x600001c77950;  alias, 1 drivers
v0x600000552eb0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000552f40_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000552fd0_0 .net "load_weight", 0 0, L_0x600001c77790;  alias, 1 drivers
v0x600000553060_0 .net/s "product", 15 0, L_0x600000668140;  1 drivers
v0x6000005530f0_0 .net/s "product_ext", 31 0, L_0x600000668320;  1 drivers
v0x600000553180_0 .net "psum_in", 31 0, v0x60000054dc20_0;  alias, 1 drivers
v0x600000553210_0 .var "psum_out", 31 0;
v0x6000005532a0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000553330_0 .net/s "w_signed", 7 0, v0x600000553450_0;  1 drivers
v0x6000005533c0_0 .net "weight_in", 7 0, L_0x600000662300;  alias, 1 drivers
v0x600000553450_0 .var "weight_reg", 7 0;
L_0x600000668000 .extend/s 16, v0x600000552d90_0;
L_0x6000006680a0 .extend/s 16, v0x600000553450_0;
L_0x600000668140 .arith/mult 16, L_0x600000668000, L_0x6000006680a0;
L_0x6000006681e0 .part L_0x600000668140, 15, 1;
LS_0x600000668280_0_0 .concat [ 1 1 1 1], L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0;
LS_0x600000668280_0_4 .concat [ 1 1 1 1], L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0;
LS_0x600000668280_0_8 .concat [ 1 1 1 1], L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0;
LS_0x600000668280_0_12 .concat [ 1 1 1 1], L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0, L_0x6000006681e0;
L_0x600000668280 .concat [ 4 4 4 4], LS_0x600000668280_0_0, LS_0x600000668280_0_4, LS_0x600000668280_0_8, LS_0x600000668280_0_12;
L_0x600000668320 .concat [ 16 16 0 0], L_0x600000668140, L_0x600000668280;
S_0x14cf84ab0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14cf8bc30;
 .timescale 0 0;
P_0x600002201180 .param/l "col" 1 7 214, +C4<011>;
L_0x600001c77aa0 .functor AND 1, v0x600000526be0_0, L_0x600000668460, C4<1>, C4<1>;
L_0x600001c77b10 .functor AND 1, L_0x600000668640, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c77b80 .functor OR 1, L_0x6000006685a0, L_0x600001c77b10, C4<0>, C4<0>;
L_0x600001c77bf0 .functor AND 1, L_0x15009a4a0, L_0x600001c77b80, C4<1>, C4<1>;
L_0x600001c77c60 .functor AND 1, L_0x600001c77bf0, L_0x600000668780, C4<1>, C4<1>;
v0x600000554ab0_0 .net *"_ivl_0", 3 0, L_0x6000006683c0;  1 drivers
L_0x1500999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000554b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500999a8;  1 drivers
v0x600000554bd0_0 .net *"_ivl_13", 0 0, L_0x6000006685a0;  1 drivers
L_0x1500999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000554c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500999f0;  1 drivers
v0x600000554cf0_0 .net *"_ivl_17", 0 0, L_0x600000668640;  1 drivers
v0x600000554d80_0 .net *"_ivl_20", 0 0, L_0x600001c77b10;  1 drivers
v0x600000554e10_0 .net *"_ivl_22", 0 0, L_0x600001c77b80;  1 drivers
v0x600000554ea0_0 .net *"_ivl_24", 0 0, L_0x600001c77bf0;  1 drivers
v0x600000554f30_0 .net *"_ivl_25", 31 0, L_0x6000006686e0;  1 drivers
L_0x150099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000554fc0_0 .net *"_ivl_28", 15 0, L_0x150099a38;  1 drivers
L_0x150099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000555050_0 .net/2u *"_ivl_29", 31 0, L_0x150099a80;  1 drivers
L_0x150099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000005550e0_0 .net *"_ivl_3", 1 0, L_0x150099918;  1 drivers
v0x600000555170_0 .net *"_ivl_31", 0 0, L_0x600000668780;  1 drivers
L_0x150099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000555200_0 .net/2u *"_ivl_4", 3 0, L_0x150099960;  1 drivers
v0x600000555290_0 .net *"_ivl_6", 0 0, L_0x600000668460;  1 drivers
v0x600000555320_0 .net "do_clear", 0 0, L_0x600001c77c60;  1 drivers
v0x6000005553b0_0 .net "load_weight", 0 0, L_0x600001c77aa0;  1 drivers
v0x600000555440_0 .net "weight_in", 7 0, L_0x600000668500;  1 drivers
L_0x6000006683c0 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x150099918;
L_0x600000668460 .cmp/eq 4, L_0x6000006683c0, L_0x150099960;
L_0x6000006685a0 .cmp/eq 3, v0x60000055c990_0, L_0x1500999a8;
L_0x600000668640 .cmp/eq 3, v0x60000055c990_0, L_0x1500999f0;
L_0x6000006686e0 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099a38;
L_0x600000668780 .cmp/eq 32, L_0x6000006686e0, L_0x150099a80;
S_0x14cf822f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf84ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fdc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000553f00_0 .net *"_ivl_11", 0 0, L_0x600000668a00;  1 drivers
v0x600000554000_0 .net *"_ivl_12", 15 0, L_0x600000668aa0;  1 drivers
v0x600000554090_0 .net/s *"_ivl_4", 15 0, L_0x600000668820;  1 drivers
v0x600000554120_0 .net/s *"_ivl_6", 15 0, L_0x6000006688c0;  1 drivers
v0x6000005541b0_0 .net/s "a_signed", 7 0, v0x600000554360_0;  1 drivers
v0x600000554240_0 .net "act_in", 7 0, v0x600000552d00_0;  alias, 1 drivers
v0x6000005542d0_0 .var "act_out", 7 0;
v0x600000554360_0 .var "act_reg", 7 0;
v0x6000005543f0_0 .net "clear_acc", 0 0, L_0x600001c77c60;  alias, 1 drivers
v0x600000554480_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000554510_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x6000005545a0_0 .net "load_weight", 0 0, L_0x600001c77aa0;  alias, 1 drivers
v0x600000554630_0 .net/s "product", 15 0, L_0x600000668960;  1 drivers
v0x6000005546c0_0 .net/s "product_ext", 31 0, L_0x600000668b40;  1 drivers
v0x600000554750_0 .net "psum_in", 31 0, v0x60000054f180_0;  alias, 1 drivers
v0x6000005547e0_0 .var "psum_out", 31 0;
v0x600000554870_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000554900_0 .net/s "w_signed", 7 0, v0x600000554a20_0;  1 drivers
v0x600000554990_0 .net "weight_in", 7 0, L_0x600000668500;  alias, 1 drivers
v0x600000554a20_0 .var "weight_reg", 7 0;
L_0x600000668820 .extend/s 16, v0x600000554360_0;
L_0x6000006688c0 .extend/s 16, v0x600000554a20_0;
L_0x600000668960 .arith/mult 16, L_0x600000668820, L_0x6000006688c0;
L_0x600000668a00 .part L_0x600000668960, 15, 1;
LS_0x600000668aa0_0_0 .concat [ 1 1 1 1], L_0x600000668a00, L_0x600000668a00, L_0x600000668a00, L_0x600000668a00;
LS_0x600000668aa0_0_4 .concat [ 1 1 1 1], L_0x600000668a00, L_0x600000668a00, L_0x600000668a00, L_0x600000668a00;
LS_0x600000668aa0_0_8 .concat [ 1 1 1 1], L_0x600000668a00, L_0x600000668a00, L_0x600000668a00, L_0x600000668a00;
LS_0x600000668aa0_0_12 .concat [ 1 1 1 1], L_0x600000668a00, L_0x600000668a00, L_0x600000668a00, L_0x600000668a00;
L_0x600000668aa0 .concat [ 4 4 4 4], LS_0x600000668aa0_0_0, LS_0x600000668aa0_0_4, LS_0x600000668aa0_0_8, LS_0x600000668aa0_0_12;
L_0x600000668b40 .concat [ 16 16 0 0], L_0x600000668960, L_0x600000668aa0;
S_0x14cf82460 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201280 .param/l "row" 1 7 213, +C4<011>;
S_0x14cf7fca0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14cf82460;
 .timescale 0 0;
P_0x600002201300 .param/l "col" 1 7 214, +C4<00>;
L_0x600001c77db0 .functor AND 1, v0x600000526be0_0, L_0x600000668c80, C4<1>, C4<1>;
L_0x600001c77e20 .functor AND 1, L_0x600000668e60, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c77e90 .functor OR 1, L_0x600000668dc0, L_0x600001c77e20, C4<0>, C4<0>;
L_0x600001c77f00 .functor AND 1, L_0x15009a4a0, L_0x600001c77e90, C4<1>, C4<1>;
L_0x600001c77f70 .functor AND 1, L_0x600001c77f00, L_0x600000668fa0, C4<1>, C4<1>;
v0x600000556010_0 .net *"_ivl_0", 2 0, L_0x600000668be0;  1 drivers
L_0x150099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000005560a0_0 .net/2u *"_ivl_11", 2 0, L_0x150099b58;  1 drivers
v0x600000556130_0 .net *"_ivl_13", 0 0, L_0x600000668dc0;  1 drivers
L_0x150099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000005561c0_0 .net/2u *"_ivl_15", 2 0, L_0x150099ba0;  1 drivers
v0x600000556250_0 .net *"_ivl_17", 0 0, L_0x600000668e60;  1 drivers
v0x6000005562e0_0 .net *"_ivl_20", 0 0, L_0x600001c77e20;  1 drivers
v0x600000556370_0 .net *"_ivl_22", 0 0, L_0x600001c77e90;  1 drivers
v0x600000556400_0 .net *"_ivl_24", 0 0, L_0x600001c77f00;  1 drivers
v0x600000556490_0 .net *"_ivl_25", 31 0, L_0x600000668f00;  1 drivers
L_0x150099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000556520_0 .net *"_ivl_28", 15 0, L_0x150099be8;  1 drivers
L_0x150099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005565b0_0 .net/2u *"_ivl_29", 31 0, L_0x150099c30;  1 drivers
L_0x150099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000556640_0 .net *"_ivl_3", 0 0, L_0x150099ac8;  1 drivers
v0x6000005566d0_0 .net *"_ivl_31", 0 0, L_0x600000668fa0;  1 drivers
L_0x150099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000556760_0 .net/2u *"_ivl_4", 2 0, L_0x150099b10;  1 drivers
v0x6000005567f0_0 .net *"_ivl_6", 0 0, L_0x600000668c80;  1 drivers
v0x600000556880_0 .net "do_clear", 0 0, L_0x600001c77f70;  1 drivers
v0x600000556910_0 .net "load_weight", 0 0, L_0x600001c77db0;  1 drivers
v0x6000005569a0_0 .net "weight_in", 7 0, L_0x600000668d20;  1 drivers
L_0x600000668be0 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x150099ac8;
L_0x600000668c80 .cmp/eq 3, L_0x600000668be0, L_0x150099b10;
L_0x600000668dc0 .cmp/eq 3, v0x60000055c990_0, L_0x150099b58;
L_0x600000668e60 .cmp/eq 3, v0x60000055c990_0, L_0x150099ba0;
L_0x600000668f00 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099be8;
L_0x600000668fa0 .cmp/eq 32, L_0x600000668f00, L_0x150099c30;
S_0x14cf7fe10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf7fca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fe00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fe40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000005554d0_0 .net *"_ivl_11", 0 0, L_0x600000669220;  1 drivers
v0x600000555560_0 .net *"_ivl_12", 15 0, L_0x6000006692c0;  1 drivers
v0x6000005555f0_0 .net/s *"_ivl_4", 15 0, L_0x600000669040;  1 drivers
v0x600000555680_0 .net/s *"_ivl_6", 15 0, L_0x6000006690e0;  1 drivers
v0x600000555710_0 .net/s "a_signed", 7 0, v0x6000005558c0_0;  1 drivers
v0x6000005557a0_0 .net "act_in", 7 0, L_0x600001c74cb0;  alias, 1 drivers
v0x600000555830_0 .var "act_out", 7 0;
v0x6000005558c0_0 .var "act_reg", 7 0;
v0x600000555950_0 .net "clear_acc", 0 0, L_0x600001c77f70;  alias, 1 drivers
v0x6000005559e0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000555a70_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000555b00_0 .net "load_weight", 0 0, L_0x600001c77db0;  alias, 1 drivers
v0x600000555b90_0 .net/s "product", 15 0, L_0x600000669180;  1 drivers
v0x600000555c20_0 .net/s "product_ext", 31 0, L_0x600000669360;  1 drivers
v0x600000555cb0_0 .net "psum_in", 31 0, v0x600000550750_0;  alias, 1 drivers
v0x600000555d40_0 .var "psum_out", 31 0;
v0x600000555dd0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000555e60_0 .net/s "w_signed", 7 0, v0x600000555f80_0;  1 drivers
v0x600000555ef0_0 .net "weight_in", 7 0, L_0x600000668d20;  alias, 1 drivers
v0x600000555f80_0 .var "weight_reg", 7 0;
L_0x600000669040 .extend/s 16, v0x6000005558c0_0;
L_0x6000006690e0 .extend/s 16, v0x600000555f80_0;
L_0x600000669180 .arith/mult 16, L_0x600000669040, L_0x6000006690e0;
L_0x600000669220 .part L_0x600000669180, 15, 1;
LS_0x6000006692c0_0_0 .concat [ 1 1 1 1], L_0x600000669220, L_0x600000669220, L_0x600000669220, L_0x600000669220;
LS_0x6000006692c0_0_4 .concat [ 1 1 1 1], L_0x600000669220, L_0x600000669220, L_0x600000669220, L_0x600000669220;
LS_0x6000006692c0_0_8 .concat [ 1 1 1 1], L_0x600000669220, L_0x600000669220, L_0x600000669220, L_0x600000669220;
LS_0x6000006692c0_0_12 .concat [ 1 1 1 1], L_0x600000669220, L_0x600000669220, L_0x600000669220, L_0x600000669220;
L_0x6000006692c0 .concat [ 4 4 4 4], LS_0x6000006692c0_0_0, LS_0x6000006692c0_0_4, LS_0x6000006692c0_0_8, LS_0x6000006692c0_0_12;
L_0x600000669360 .concat [ 16 16 0 0], L_0x600000669180, L_0x6000006692c0;
S_0x14cf7d650 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14cf82460;
 .timescale 0 0;
P_0x600002201400 .param/l "col" 1 7 214, +C4<01>;
L_0x600001c73330 .functor AND 1, v0x600000526be0_0, L_0x6000006694a0, C4<1>, C4<1>;
L_0x600001c72ed0 .functor AND 1, L_0x600000669680, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c72a70 .functor OR 1, L_0x6000006695e0, L_0x600001c72ed0, C4<0>, C4<0>;
L_0x600001c72610 .functor AND 1, L_0x15009a4a0, L_0x600001c72a70, C4<1>, C4<1>;
L_0x600001c721b0 .functor AND 1, L_0x600001c72610, L_0x6000006697c0, C4<1>, C4<1>;
v0x600000557570_0 .net *"_ivl_0", 2 0, L_0x600000669400;  1 drivers
L_0x150099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000557600_0 .net/2u *"_ivl_11", 2 0, L_0x150099d08;  1 drivers
v0x600000557690_0 .net *"_ivl_13", 0 0, L_0x6000006695e0;  1 drivers
L_0x150099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000557720_0 .net/2u *"_ivl_15", 2 0, L_0x150099d50;  1 drivers
v0x6000005577b0_0 .net *"_ivl_17", 0 0, L_0x600000669680;  1 drivers
v0x600000557840_0 .net *"_ivl_20", 0 0, L_0x600001c72ed0;  1 drivers
v0x6000005578d0_0 .net *"_ivl_22", 0 0, L_0x600001c72a70;  1 drivers
v0x600000557960_0 .net *"_ivl_24", 0 0, L_0x600001c72610;  1 drivers
v0x6000005579f0_0 .net *"_ivl_25", 31 0, L_0x600000669720;  1 drivers
L_0x150099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000557a80_0 .net *"_ivl_28", 15 0, L_0x150099d98;  1 drivers
L_0x150099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000557b10_0 .net/2u *"_ivl_29", 31 0, L_0x150099de0;  1 drivers
L_0x150099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000557ba0_0 .net *"_ivl_3", 0 0, L_0x150099c78;  1 drivers
v0x600000557c30_0 .net *"_ivl_31", 0 0, L_0x6000006697c0;  1 drivers
L_0x150099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000557cc0_0 .net/2u *"_ivl_4", 2 0, L_0x150099cc0;  1 drivers
v0x600000557d50_0 .net *"_ivl_6", 0 0, L_0x6000006694a0;  1 drivers
v0x600000557de0_0 .net "do_clear", 0 0, L_0x600001c721b0;  1 drivers
v0x600000557e70_0 .net "load_weight", 0 0, L_0x600001c73330;  1 drivers
v0x600000557f00_0 .net "weight_in", 7 0, L_0x600000669540;  1 drivers
L_0x600000669400 .concat [ 2 1 0 0], v0x600000526b50_0, L_0x150099c78;
L_0x6000006694a0 .cmp/eq 3, L_0x600000669400, L_0x150099cc0;
L_0x6000006695e0 .cmp/eq 3, v0x60000055c990_0, L_0x150099d08;
L_0x600000669680 .cmp/eq 3, v0x60000055c990_0, L_0x150099d50;
L_0x600000669720 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099d98;
L_0x6000006697c0 .cmp/eq 32, L_0x600000669720, L_0x150099de0;
S_0x14cf7d7c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf7d650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197fe80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197fec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000556a30_0 .net *"_ivl_11", 0 0, L_0x600000669a40;  1 drivers
v0x600000556ac0_0 .net *"_ivl_12", 15 0, L_0x600000669ae0;  1 drivers
v0x600000556b50_0 .net/s *"_ivl_4", 15 0, L_0x600000669860;  1 drivers
v0x600000556be0_0 .net/s *"_ivl_6", 15 0, L_0x600000669900;  1 drivers
v0x600000556c70_0 .net/s "a_signed", 7 0, v0x600000556e20_0;  1 drivers
v0x600000556d00_0 .net "act_in", 7 0, v0x600000555830_0;  alias, 1 drivers
v0x600000556d90_0 .var "act_out", 7 0;
v0x600000556e20_0 .var "act_reg", 7 0;
v0x600000556eb0_0 .net "clear_acc", 0 0, L_0x600001c721b0;  alias, 1 drivers
v0x600000556f40_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000556fd0_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000557060_0 .net "load_weight", 0 0, L_0x600001c73330;  alias, 1 drivers
v0x6000005570f0_0 .net/s "product", 15 0, L_0x6000006699a0;  1 drivers
v0x600000557180_0 .net/s "product_ext", 31 0, L_0x600000669b80;  1 drivers
v0x600000557210_0 .net "psum_in", 31 0, v0x600000551cb0_0;  alias, 1 drivers
v0x6000005572a0_0 .var "psum_out", 31 0;
v0x600000557330_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x6000005573c0_0 .net/s "w_signed", 7 0, v0x6000005574e0_0;  1 drivers
v0x600000557450_0 .net "weight_in", 7 0, L_0x600000669540;  alias, 1 drivers
v0x6000005574e0_0 .var "weight_reg", 7 0;
L_0x600000669860 .extend/s 16, v0x600000556e20_0;
L_0x600000669900 .extend/s 16, v0x6000005574e0_0;
L_0x6000006699a0 .arith/mult 16, L_0x600000669860, L_0x600000669900;
L_0x600000669a40 .part L_0x6000006699a0, 15, 1;
LS_0x600000669ae0_0_0 .concat [ 1 1 1 1], L_0x600000669a40, L_0x600000669a40, L_0x600000669a40, L_0x600000669a40;
LS_0x600000669ae0_0_4 .concat [ 1 1 1 1], L_0x600000669a40, L_0x600000669a40, L_0x600000669a40, L_0x600000669a40;
LS_0x600000669ae0_0_8 .concat [ 1 1 1 1], L_0x600000669a40, L_0x600000669a40, L_0x600000669a40, L_0x600000669a40;
LS_0x600000669ae0_0_12 .concat [ 1 1 1 1], L_0x600000669a40, L_0x600000669a40, L_0x600000669a40, L_0x600000669a40;
L_0x600000669ae0 .concat [ 4 4 4 4], LS_0x600000669ae0_0_0, LS_0x600000669ae0_0_4, LS_0x600000669ae0_0_8, LS_0x600000669ae0_0_12;
L_0x600000669b80 .concat [ 16 16 0 0], L_0x6000006699a0, L_0x600000669ae0;
S_0x14cf7b000 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14cf82460;
 .timescale 0 0;
P_0x600002201500 .param/l "col" 1 7 214, +C4<010>;
L_0x600001c71490 .functor AND 1, v0x600000526be0_0, L_0x600000669cc0, C4<1>, C4<1>;
L_0x600001c71030 .functor AND 1, L_0x600000669ea0, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c70bd0 .functor OR 1, L_0x600000669e00, L_0x600001c71030, C4<0>, C4<0>;
L_0x600001c70770 .functor AND 1, L_0x15009a4a0, L_0x600001c70bd0, C4<1>, C4<1>;
L_0x600001c70310 .functor AND 1, L_0x600001c70770, L_0x600000669fe0, C4<1>, C4<1>;
v0x600000558b40_0 .net *"_ivl_0", 3 0, L_0x600000669c20;  1 drivers
L_0x150099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000558bd0_0 .net/2u *"_ivl_11", 2 0, L_0x150099eb8;  1 drivers
v0x600000558c60_0 .net *"_ivl_13", 0 0, L_0x600000669e00;  1 drivers
L_0x150099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000558cf0_0 .net/2u *"_ivl_15", 2 0, L_0x150099f00;  1 drivers
v0x600000558d80_0 .net *"_ivl_17", 0 0, L_0x600000669ea0;  1 drivers
v0x600000558e10_0 .net *"_ivl_20", 0 0, L_0x600001c71030;  1 drivers
v0x600000558ea0_0 .net *"_ivl_22", 0 0, L_0x600001c70bd0;  1 drivers
v0x600000558f30_0 .net *"_ivl_24", 0 0, L_0x600001c70770;  1 drivers
v0x600000558fc0_0 .net *"_ivl_25", 31 0, L_0x600000669f40;  1 drivers
L_0x150099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000559050_0 .net *"_ivl_28", 15 0, L_0x150099f48;  1 drivers
L_0x150099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000005590e0_0 .net/2u *"_ivl_29", 31 0, L_0x150099f90;  1 drivers
L_0x150099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000559170_0 .net *"_ivl_3", 1 0, L_0x150099e28;  1 drivers
v0x600000559200_0 .net *"_ivl_31", 0 0, L_0x600000669fe0;  1 drivers
L_0x150099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000559290_0 .net/2u *"_ivl_4", 3 0, L_0x150099e70;  1 drivers
v0x600000559320_0 .net *"_ivl_6", 0 0, L_0x600000669cc0;  1 drivers
v0x6000005593b0_0 .net "do_clear", 0 0, L_0x600001c70310;  1 drivers
v0x600000559440_0 .net "load_weight", 0 0, L_0x600001c71490;  1 drivers
v0x6000005594d0_0 .net "weight_in", 7 0, L_0x600000669d60;  1 drivers
L_0x600000669c20 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x150099e28;
L_0x600000669cc0 .cmp/eq 4, L_0x600000669c20, L_0x150099e70;
L_0x600000669e00 .cmp/eq 3, v0x60000055c990_0, L_0x150099eb8;
L_0x600000669ea0 .cmp/eq 3, v0x60000055c990_0, L_0x150099f00;
L_0x600000669f40 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x150099f48;
L_0x600000669fe0 .cmp/eq 32, L_0x600000669f40, L_0x150099f90;
S_0x14cf7b170 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf7b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197ff00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197ff40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000558000_0 .net *"_ivl_11", 0 0, L_0x60000066a260;  1 drivers
v0x600000558090_0 .net *"_ivl_12", 15 0, L_0x60000066a300;  1 drivers
v0x600000558120_0 .net/s *"_ivl_4", 15 0, L_0x60000066a080;  1 drivers
v0x6000005581b0_0 .net/s *"_ivl_6", 15 0, L_0x60000066a120;  1 drivers
v0x600000558240_0 .net/s "a_signed", 7 0, v0x6000005583f0_0;  1 drivers
v0x6000005582d0_0 .net "act_in", 7 0, v0x600000556d90_0;  alias, 1 drivers
v0x600000558360_0 .var "act_out", 7 0;
v0x6000005583f0_0 .var "act_reg", 7 0;
v0x600000558480_0 .net "clear_acc", 0 0, L_0x600001c70310;  alias, 1 drivers
v0x600000558510_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x6000005585a0_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000558630_0 .net "load_weight", 0 0, L_0x600001c71490;  alias, 1 drivers
v0x6000005586c0_0 .net/s "product", 15 0, L_0x60000066a1c0;  1 drivers
v0x600000558750_0 .net/s "product_ext", 31 0, L_0x60000066a3a0;  1 drivers
v0x6000005587e0_0 .net "psum_in", 31 0, v0x600000553210_0;  alias, 1 drivers
v0x600000558870_0 .var "psum_out", 31 0;
v0x600000558900_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000558990_0 .net/s "w_signed", 7 0, v0x600000558ab0_0;  1 drivers
v0x600000558a20_0 .net "weight_in", 7 0, L_0x600000669d60;  alias, 1 drivers
v0x600000558ab0_0 .var "weight_reg", 7 0;
L_0x60000066a080 .extend/s 16, v0x6000005583f0_0;
L_0x60000066a120 .extend/s 16, v0x600000558ab0_0;
L_0x60000066a1c0 .arith/mult 16, L_0x60000066a080, L_0x60000066a120;
L_0x60000066a260 .part L_0x60000066a1c0, 15, 1;
LS_0x60000066a300_0_0 .concat [ 1 1 1 1], L_0x60000066a260, L_0x60000066a260, L_0x60000066a260, L_0x60000066a260;
LS_0x60000066a300_0_4 .concat [ 1 1 1 1], L_0x60000066a260, L_0x60000066a260, L_0x60000066a260, L_0x60000066a260;
LS_0x60000066a300_0_8 .concat [ 1 1 1 1], L_0x60000066a260, L_0x60000066a260, L_0x60000066a260, L_0x60000066a260;
LS_0x60000066a300_0_12 .concat [ 1 1 1 1], L_0x60000066a260, L_0x60000066a260, L_0x60000066a260, L_0x60000066a260;
L_0x60000066a300 .concat [ 4 4 4 4], LS_0x60000066a300_0_0, LS_0x60000066a300_0_4, LS_0x60000066a300_0_8, LS_0x60000066a300_0_12;
L_0x60000066a3a0 .concat [ 16 16 0 0], L_0x60000066a1c0, L_0x60000066a300;
S_0x14cf73d10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14cf82460;
 .timescale 0 0;
P_0x600002201600 .param/l "col" 1 7 214, +C4<011>;
L_0x600001c73c60 .functor AND 1, v0x600000526be0_0, L_0x60000066a4e0, C4<1>, C4<1>;
L_0x600001c6fe90 .functor AND 1, L_0x60000066a6c0, v0x600000525680_0, C4<1>, C4<1>;
L_0x600001c6fa30 .functor OR 1, L_0x60000066a620, L_0x600001c6fe90, C4<0>, C4<0>;
L_0x600001c6f5d0 .functor AND 1, L_0x15009a4a0, L_0x600001c6fa30, C4<1>, C4<1>;
L_0x600001c6f560 .functor AND 1, L_0x600001c6f5d0, L_0x60000066a800, C4<1>, C4<1>;
v0x60000055a0a0_0 .net *"_ivl_0", 3 0, L_0x60000066a440;  1 drivers
L_0x15009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000055a130_0 .net/2u *"_ivl_11", 2 0, L_0x15009a068;  1 drivers
v0x60000055a1c0_0 .net *"_ivl_13", 0 0, L_0x60000066a620;  1 drivers
L_0x15009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000055a250_0 .net/2u *"_ivl_15", 2 0, L_0x15009a0b0;  1 drivers
v0x60000055a2e0_0 .net *"_ivl_17", 0 0, L_0x60000066a6c0;  1 drivers
v0x60000055a370_0 .net *"_ivl_20", 0 0, L_0x600001c6fe90;  1 drivers
v0x60000055a400_0 .net *"_ivl_22", 0 0, L_0x600001c6fa30;  1 drivers
v0x60000055a490_0 .net *"_ivl_24", 0 0, L_0x600001c6f5d0;  1 drivers
v0x60000055a520_0 .net *"_ivl_25", 31 0, L_0x60000066a760;  1 drivers
L_0x15009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055a5b0_0 .net *"_ivl_28", 15 0, L_0x15009a0f8;  1 drivers
L_0x15009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000055a640_0 .net/2u *"_ivl_29", 31 0, L_0x15009a140;  1 drivers
L_0x150099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000055a6d0_0 .net *"_ivl_3", 1 0, L_0x150099fd8;  1 drivers
v0x60000055a760_0 .net *"_ivl_31", 0 0, L_0x60000066a800;  1 drivers
L_0x15009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000055a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x15009a020;  1 drivers
v0x60000055a880_0 .net *"_ivl_6", 0 0, L_0x60000066a4e0;  1 drivers
v0x60000055a910_0 .net "do_clear", 0 0, L_0x600001c6f560;  1 drivers
v0x60000055a9a0_0 .net "load_weight", 0 0, L_0x600001c73c60;  1 drivers
v0x60000055aa30_0 .net "weight_in", 7 0, L_0x60000066a580;  1 drivers
L_0x60000066a440 .concat [ 2 2 0 0], v0x600000526b50_0, L_0x150099fd8;
L_0x60000066a4e0 .cmp/eq 4, L_0x60000066a440, L_0x15009a020;
L_0x60000066a620 .cmp/eq 3, v0x60000055c990_0, L_0x15009a068;
L_0x60000066a6c0 .cmp/eq 3, v0x60000055c990_0, L_0x15009a0b0;
L_0x60000066a760 .concat [ 16 16 0 0], v0x60000055c090_0, L_0x15009a0f8;
L_0x60000066a800 .cmp/eq 32, L_0x60000066a760, L_0x15009a140;
S_0x14cf73e80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14cf73d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000197ff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000197ffc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000559560_0 .net *"_ivl_11", 0 0, L_0x60000066aa80;  1 drivers
v0x6000005595f0_0 .net *"_ivl_12", 15 0, L_0x60000066ab20;  1 drivers
v0x600000559680_0 .net/s *"_ivl_4", 15 0, L_0x60000066a8a0;  1 drivers
v0x600000559710_0 .net/s *"_ivl_6", 15 0, L_0x60000066a940;  1 drivers
v0x6000005597a0_0 .net/s "a_signed", 7 0, v0x600000559950_0;  1 drivers
v0x600000559830_0 .net "act_in", 7 0, v0x600000558360_0;  alias, 1 drivers
v0x6000005598c0_0 .var "act_out", 7 0;
v0x600000559950_0 .var "act_reg", 7 0;
v0x6000005599e0_0 .net "clear_acc", 0 0, L_0x600001c6f560;  alias, 1 drivers
v0x600000559a70_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000559b00_0 .net "enable", 0 0, L_0x600001c785b0;  alias, 1 drivers
v0x600000559b90_0 .net "load_weight", 0 0, L_0x600001c73c60;  alias, 1 drivers
v0x600000559c20_0 .net/s "product", 15 0, L_0x60000066a9e0;  1 drivers
v0x600000559cb0_0 .net/s "product_ext", 31 0, L_0x60000066abc0;  1 drivers
v0x600000559d40_0 .net "psum_in", 31 0, v0x6000005547e0_0;  alias, 1 drivers
v0x600000559dd0_0 .var "psum_out", 31 0;
v0x600000559e60_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000559ef0_0 .net/s "w_signed", 7 0, v0x60000055a010_0;  1 drivers
v0x600000559f80_0 .net "weight_in", 7 0, L_0x60000066a580;  alias, 1 drivers
v0x60000055a010_0 .var "weight_reg", 7 0;
L_0x60000066a8a0 .extend/s 16, v0x600000559950_0;
L_0x60000066a940 .extend/s 16, v0x60000055a010_0;
L_0x60000066a9e0 .arith/mult 16, L_0x60000066a8a0, L_0x60000066a940;
L_0x60000066aa80 .part L_0x60000066a9e0, 15, 1;
LS_0x60000066ab20_0_0 .concat [ 1 1 1 1], L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80;
LS_0x60000066ab20_0_4 .concat [ 1 1 1 1], L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80;
LS_0x60000066ab20_0_8 .concat [ 1 1 1 1], L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80;
LS_0x60000066ab20_0_12 .concat [ 1 1 1 1], L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80, L_0x60000066aa80;
L_0x60000066ab20 .concat [ 4 4 4 4], LS_0x60000066ab20_0_0, LS_0x60000066ab20_0_4, LS_0x60000066ab20_0_8, LS_0x60000066ab20_0_12;
L_0x60000066abc0 .concat [ 16 16 0 0], L_0x60000066a9e0, L_0x60000066ab20;
S_0x14cf716c0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201700 .param/l "row" 1 7 198, +C4<00>;
L_0x600001c74ee0 .functor BUFZ 8, v0x600000544870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14cf71830 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201780 .param/l "row" 1 7 198, +C4<01>;
L_0x600001c74d90 .functor BUFZ 8, v0x600000544b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14cf6f070 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201800 .param/l "row" 1 7 198, +C4<010>;
L_0x600001c74e00 .functor BUFZ 8, v0x600000544e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14cf6f1e0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201880 .param/l "row" 1 7 198, +C4<011>;
L_0x600001c74cb0 .functor BUFZ 8, v0x6000005450e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14cfa7b10 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201900 .param/l "col" 1 7 279, +C4<00>;
L_0x600001c782a0 .functor BUFZ 32, v0x600000544510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000055aac0_0 .net *"_ivl_2", 31 0, L_0x600001c782a0;  1 drivers
S_0x14cfa7c80 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201980 .param/l "col" 1 7 279, +C4<01>;
L_0x600001c78310 .functor BUFZ 32, v0x600000544630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000055ab50_0 .net *"_ivl_2", 31 0, L_0x600001c78310;  1 drivers
S_0x14cf9aff0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201a00 .param/l "col" 1 7 279, +C4<010>;
L_0x600001c78380 .functor BUFZ 32, v0x600000544750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000055abe0_0 .net *"_ivl_2", 31 0, L_0x600001c78380;  1 drivers
S_0x14cf9b160 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201a80 .param/l "col" 1 7 279, +C4<011>;
L_0x600001c783f0 .functor BUFZ 32, L_0x600001c78230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000055ac70_0 .net *"_ivl_2", 31 0, L_0x600001c783f0;  1 drivers
S_0x14cf9b2d0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201b00 .param/l "col" 1 7 206, +C4<00>;
S_0x14cf9b440 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201b80 .param/l "col" 1 7 206, +C4<01>;
S_0x14cf6a550 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201c00 .param/l "col" 1 7 206, +C4<010>;
S_0x14cf6a6c0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14cf8f7d0;
 .timescale 0 0;
P_0x600002201c80 .param/l "col" 1 7 206, +C4<011>;
S_0x14cf6b800 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14cf96670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14cf6b970 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14cf6b9b0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14cf6b9f0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14cf6ba30 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14cf6ba70 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14cf6bab0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600001c793b0 .functor BUFZ 256, v0x60000055f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001c79420 .functor BUFZ 256, v0x60000055ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001c79490 .functor BUFZ 256, v0x60000055ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000055e2e0_0 .var/i "b", 31 0;
v0x60000055e370 .array "bank_addr", 3 0, 7 0;
v0x60000055e400_0 .net "bank_dma", 1 0, L_0x60000066e760;  1 drivers
v0x60000055e490_0 .var "bank_dma_d", 1 0;
v0x60000055e520_0 .net "bank_mxu_a", 1 0, L_0x60000066e580;  1 drivers
v0x60000055e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x60000055e640_0 .net "bank_mxu_o", 1 0, L_0x60000066e620;  1 drivers
v0x60000055e6d0_0 .net "bank_mxu_w", 1 0, L_0x60000066e4e0;  1 drivers
v0x60000055e760_0 .var "bank_mxu_w_d", 1 0;
v0x60000055e7f0 .array "bank_rdata", 3 0;
v0x60000055e7f0_0 .net v0x60000055e7f0 0, 255 0, v0x60000055cf30_0; 1 drivers
v0x60000055e7f0_1 .net v0x60000055e7f0 1, 255 0, v0x60000055d440_0; 1 drivers
v0x60000055e7f0_2 .net v0x60000055e7f0 2, 255 0, v0x60000055d950_0; 1 drivers
v0x60000055e7f0_3 .net v0x60000055e7f0 3, 255 0, v0x60000055de60_0; 1 drivers
v0x60000055e880_0 .var "bank_re", 3 0;
v0x60000055e910_0 .net "bank_vpu", 1 0, L_0x60000066e6c0;  1 drivers
v0x60000055e9a0_0 .var "bank_vpu_d", 1 0;
v0x60000055ea30 .array "bank_wdata", 3 0, 255 0;
v0x60000055eac0_0 .var "bank_we", 3 0;
v0x60000055eb50_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000055ebe0_0 .net "dma_addr", 19 0, v0x600000540e10_0;  alias, 1 drivers
v0x60000055ec70_0 .net "dma_rdata", 255 0, L_0x600001c79490;  alias, 1 drivers
v0x60000055ed00_0 .var "dma_rdata_reg", 255 0;
v0x60000055ed90_0 .net "dma_re", 0 0, L_0x600001c78e70;  alias, 1 drivers
v0x60000055ee20_0 .net "dma_ready", 0 0, L_0x60000066eda0;  alias, 1 drivers
v0x60000055eeb0_0 .net "dma_wdata", 255 0, L_0x600001c78d90;  alias, 1 drivers
v0x60000055ef40_0 .net "dma_we", 0 0, L_0x600001c78e00;  alias, 1 drivers
v0x60000055efd0_0 .var "grant_dma", 3 0;
v0x60000055f060_0 .var "grant_mxu_a", 3 0;
v0x60000055f0f0_0 .var "grant_mxu_o", 3 0;
v0x60000055f180_0 .var "grant_mxu_w", 3 0;
v0x60000055f210_0 .var "grant_vpu", 3 0;
v0x60000055f2a0_0 .net "mxu_a_addr", 19 0, L_0x60000066b980;  alias, 1 drivers
v0x60000055f330_0 .net "mxu_a_rdata", 255 0, L_0x600001c793b0;  alias, 1 drivers
v0x60000055f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000055f450_0 .net "mxu_a_re", 0 0, L_0x60000066ba20;  alias, 1 drivers
v0x60000055f4e0_0 .net "mxu_a_ready", 0 0, L_0x60000066ec60;  alias, 1 drivers
v0x60000055f570_0 .net "mxu_o_addr", 19 0, L_0x60000066bc00;  alias, 1 drivers
v0x60000055f600_0 .net "mxu_o_ready", 0 0, L_0x60000066ed00;  alias, 1 drivers
v0x60000055f690_0 .net "mxu_o_wdata", 255 0, L_0x60000066bde0;  alias, 1 drivers
v0x60000055f720_0 .net "mxu_o_we", 0 0, L_0x600001c78850;  alias, 1 drivers
v0x60000055f7b0_0 .net "mxu_w_addr", 19 0, L_0x60000066b700;  alias, 1 drivers
v0x60000055f840_0 .net "mxu_w_rdata", 255 0, v0x60000055f8d0_0;  alias, 1 drivers
v0x60000055f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000055f960_0 .net "mxu_w_re", 0 0, L_0x60000066b7a0;  alias, 1 drivers
v0x60000055f9f0_0 .net "mxu_w_ready", 0 0, L_0x60000066eb20;  alias, 1 drivers
v0x60000055fa80_0 .var "req_dma", 3 0;
v0x60000055fb10_0 .var "req_mxu_a", 3 0;
v0x60000055fba0_0 .var "req_mxu_o", 3 0;
v0x60000055fc30_0 .var "req_mxu_w", 3 0;
v0x60000055fcc0_0 .var "req_vpu", 3 0;
v0x60000055fd50_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x60000055fde0_0 .net "vpu_addr", 19 0, v0x600000521710_0;  alias, 1 drivers
v0x60000055fe70_0 .net "vpu_rdata", 255 0, L_0x600001c79420;  alias, 1 drivers
v0x60000055ff00_0 .var "vpu_rdata_reg", 255 0;
v0x600000520000_0 .net "vpu_re", 0 0, L_0x600001c78c40;  alias, 1 drivers
v0x600000520090_0 .net "vpu_ready", 0 0, L_0x60000066ebc0;  alias, 1 drivers
v0x600000520120_0 .net "vpu_wdata", 255 0, L_0x600001c78b60;  alias, 1 drivers
v0x6000005201b0_0 .net "vpu_we", 0 0, L_0x600001c78bd0;  alias, 1 drivers
v0x600000520240_0 .net "word_dma", 7 0, L_0x60000066ea80;  1 drivers
v0x6000005202d0_0 .net "word_mxu_a", 7 0, L_0x60000066e8a0;  1 drivers
v0x600000520360_0 .net "word_mxu_o", 7 0, L_0x60000066e940;  1 drivers
v0x6000005203f0_0 .net "word_mxu_w", 7 0, L_0x60000066e800;  1 drivers
v0x600000520480_0 .net "word_vpu", 7 0, L_0x60000066e9e0;  1 drivers
E_0x600002202480/0 .event anyedge, v0x60000055e760_0, v0x60000055cf30_0, v0x60000055d440_0, v0x60000055d950_0;
E_0x600002202480/1 .event anyedge, v0x60000055de60_0, v0x60000055e5b0_0, v0x60000055e9a0_0, v0x60000055e490_0;
E_0x600002202480 .event/or E_0x600002202480/0, E_0x600002202480/1;
E_0x600002202500/0 .event anyedge, v0x60000055fc30_0, v0x60000055fb10_0, v0x60000055fba0_0, v0x60000055fcc0_0;
E_0x600002202500/1 .event anyedge, v0x60000055fa80_0, v0x60000055f180_0, v0x6000005203f0_0, v0x60000055f060_0;
E_0x600002202500/2 .event anyedge, v0x6000005202d0_0, v0x60000055f0f0_0, v0x600000520360_0, v0x60000055f690_0;
E_0x600002202500/3 .event anyedge, v0x60000055f210_0, v0x600000520480_0, v0x600000520120_0, v0x6000005201b0_0;
E_0x600002202500/4 .event anyedge, v0x600000520000_0, v0x60000055efd0_0, v0x600000520240_0, v0x6000005410e0_0;
E_0x600002202500/5 .event anyedge, v0x600000541200_0, v0x600000540f30_0;
E_0x600002202500 .event/or E_0x600002202500/0, E_0x600002202500/1, E_0x600002202500/2, E_0x600002202500/3, E_0x600002202500/4, E_0x600002202500/5;
E_0x600002202540/0 .event anyedge, v0x60000055f960_0, v0x60000055e6d0_0, v0x60000055f450_0, v0x60000055e520_0;
E_0x600002202540/1 .event anyedge, v0x60000055f720_0, v0x60000055e640_0, v0x6000005201b0_0, v0x600000520000_0;
E_0x600002202540/2 .event anyedge, v0x60000055e910_0, v0x600000541200_0, v0x600000540f30_0, v0x60000055e400_0;
E_0x600002202540 .event/or E_0x600002202540/0, E_0x600002202540/1, E_0x600002202540/2;
L_0x60000066dfe0 .part v0x60000055eac0_0, 0, 1;
L_0x60000066e080 .part v0x60000055e880_0, 0, 1;
L_0x60000066e120 .part v0x60000055eac0_0, 1, 1;
L_0x60000066e1c0 .part v0x60000055e880_0, 1, 1;
L_0x60000066e260 .part v0x60000055eac0_0, 2, 1;
L_0x60000066e300 .part v0x60000055e880_0, 2, 1;
L_0x60000066e3a0 .part v0x60000055eac0_0, 3, 1;
L_0x60000066e440 .part v0x60000055e880_0, 3, 1;
L_0x60000066e4e0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x60000066b700 (v0x60000055e0a0_0) S_0x14cf9c390;
L_0x60000066e580 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x60000066b980 (v0x60000055e0a0_0) S_0x14cf9c390;
L_0x60000066e620 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, L_0x60000066bc00 (v0x60000055e0a0_0) S_0x14cf9c390;
L_0x60000066e6c0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, v0x600000521710_0 (v0x60000055e0a0_0) S_0x14cf9c390;
L_0x60000066e760 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_bank, 2, v0x600000540e10_0 (v0x60000055e0a0_0) S_0x14cf9c390;
L_0x60000066e800 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x60000066b700 (v0x60000055e1c0_0) S_0x14cf9c500;
L_0x60000066e8a0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x60000066b980 (v0x60000055e1c0_0) S_0x14cf9c500;
L_0x60000066e940 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, L_0x60000066bc00 (v0x60000055e1c0_0) S_0x14cf9c500;
L_0x60000066e9e0 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, v0x600000521710_0 (v0x60000055e1c0_0) S_0x14cf9c500;
L_0x60000066ea80 .ufunc/vec4 TD_tb_conv2d_multichannel.dut.sram_inst.get_word, 8, v0x600000540e10_0 (v0x60000055e1c0_0) S_0x14cf9c500;
L_0x60000066eb20 .part/v v0x60000055f180_0, L_0x60000066e4e0, 1;
L_0x60000066ec60 .part/v v0x60000055f060_0, L_0x60000066e580, 1;
L_0x60000066ed00 .part/v v0x60000055f0f0_0, L_0x60000066e620, 1;
L_0x60000066ebc0 .part/v v0x60000055f210_0, L_0x60000066e6c0, 1;
L_0x60000066eda0 .part/v v0x60000055efd0_0, L_0x60000066e760, 1;
S_0x14cf6baf0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14cf6b800;
 .timescale 0 0;
P_0x600002202580 .param/l "i" 1 9 184, +C4<00>;
S_0x14cfa1cd0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14cf6baf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001964100 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001964140 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000055e370_0 .array/port v0x60000055e370, 0;
v0x60000055ccf0_0 .net "addr", 7 0, v0x60000055e370_0;  1 drivers
v0x60000055cd80_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000055ce10_0 .var/i "i", 31 0;
v0x60000055cea0 .array "mem", 255 0, 255 0;
v0x60000055cf30_0 .var "rdata", 255 0;
v0x60000055cfc0_0 .net "re", 0 0, L_0x60000066e080;  1 drivers
v0x60000055ea30_0 .array/port v0x60000055ea30, 0;
v0x60000055d050_0 .net "wdata", 255 0, v0x60000055ea30_0;  1 drivers
v0x60000055d0e0_0 .net "we", 0 0, L_0x60000066dfe0;  1 drivers
E_0x600002202680 .event posedge, v0x600000540090_0;
S_0x14cfa1e40 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14cf6b800;
 .timescale 0 0;
P_0x600002202700 .param/l "i" 1 9 184, +C4<01>;
S_0x14cf9bc60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14cfa1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000197f700 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000197f740 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000055e370_1 .array/port v0x60000055e370, 1;
v0x60000055d200_0 .net "addr", 7 0, v0x60000055e370_1;  1 drivers
v0x60000055d290_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000055d320_0 .var/i "i", 31 0;
v0x60000055d3b0 .array "mem", 255 0, 255 0;
v0x60000055d440_0 .var "rdata", 255 0;
v0x60000055d4d0_0 .net "re", 0 0, L_0x60000066e1c0;  1 drivers
v0x60000055ea30_1 .array/port v0x60000055ea30, 1;
v0x60000055d560_0 .net "wdata", 255 0, v0x60000055ea30_1;  1 drivers
v0x60000055d5f0_0 .net "we", 0 0, L_0x60000066e120;  1 drivers
S_0x14cf9bdd0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14cf6b800;
 .timescale 0 0;
P_0x600002202840 .param/l "i" 1 9 184, +C4<010>;
S_0x14cf9bf40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14cf9bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000197f780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000197f7c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000055e370_2 .array/port v0x60000055e370, 2;
v0x60000055d710_0 .net "addr", 7 0, v0x60000055e370_2;  1 drivers
v0x60000055d7a0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000055d830_0 .var/i "i", 31 0;
v0x60000055d8c0 .array "mem", 255 0, 255 0;
v0x60000055d950_0 .var "rdata", 255 0;
v0x60000055d9e0_0 .net "re", 0 0, L_0x60000066e300;  1 drivers
v0x60000055ea30_2 .array/port v0x60000055ea30, 2;
v0x60000055da70_0 .net "wdata", 255 0, v0x60000055ea30_2;  1 drivers
v0x60000055db00_0 .net "we", 0 0, L_0x60000066e260;  1 drivers
S_0x14cf9c0b0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14cf6b800;
 .timescale 0 0;
P_0x600002202980 .param/l "i" 1 9 184, +C4<011>;
S_0x14cf9c220 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14cf9c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600001940000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600001940040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000055e370_3 .array/port v0x60000055e370, 3;
v0x60000055dc20_0 .net "addr", 7 0, v0x60000055e370_3;  1 drivers
v0x60000055dcb0_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x60000055dd40_0 .var/i "i", 31 0;
v0x60000055ddd0 .array "mem", 255 0, 255 0;
v0x60000055de60_0 .var "rdata", 255 0;
v0x60000055def0_0 .net "re", 0 0, L_0x60000066e440;  1 drivers
v0x60000055ea30_3 .array/port v0x60000055ea30, 3;
v0x60000055df80_0 .net "wdata", 255 0, v0x60000055ea30_3;  1 drivers
v0x60000055e010_0 .net "we", 0 0, L_0x60000066e3a0;  1 drivers
S_0x14cf9c390 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14cf6b800;
 .timescale 0 0;
v0x60000055e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14cf9c390
TD_tb_conv2d_multichannel.dut.sram_inst.get_bank ;
    %load/vec4 v0x60000055e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000055e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14cf9c500 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14cf6b800;
 .timescale 0 0;
v0x60000055e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14cf9c500
TD_tb_conv2d_multichannel.dut.sram_inst.get_word ;
    %load/vec4 v0x60000055e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14cf9c870 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14cf96670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14d80e800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14d80e840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14d80e880 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14d80e8c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14d80e900 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14d80e940 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14d80e980 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14d80e9c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14d80ea00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14d80ea40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14d80ea80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14d80eac0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14d80eb00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14d80eb40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14d80eb80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14d80ebc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14d80ec00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14d80ec40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14d80ec80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14d80ecc0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14d80ed00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14d80ed40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14d80ed80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14d80edc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14d80ee00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14d80ee40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14d80ee80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14d80eec0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14d80ef00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600001c789a0 .functor BUFZ 256, L_0x60000066d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001c78a10 .functor BUFZ 256, L_0x60000066d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001c78a80 .functor BUFZ 1, v0x600000520ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600001c78b60 .functor BUFZ 256, v0x600000521a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001c78bd0 .functor BUFZ 1, v0x600000521b90_0, C4<0>, C4<0>, C4<0>;
L_0x600001c78c40 .functor BUFZ 1, v0x6000005218c0_0, C4<0>, C4<0>, C4<0>;
v0x600000520510_0 .net *"_ivl_48", 255 0, L_0x60000066d7c0;  1 drivers
v0x6000005205a0_0 .net *"_ivl_50", 6 0, L_0x60000066d860;  1 drivers
L_0x15009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000520630_0 .net *"_ivl_53", 1 0, L_0x15009a848;  1 drivers
v0x6000005206c0_0 .net *"_ivl_56", 255 0, L_0x60000066d900;  1 drivers
v0x600000520750_0 .net *"_ivl_58", 6 0, L_0x60000066d9a0;  1 drivers
L_0x15009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000005207e0_0 .net *"_ivl_61", 1 0, L_0x15009a890;  1 drivers
L_0x15009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000520870_0 .net/2u *"_ivl_64", 2 0, L_0x15009a8d8;  1 drivers
v0x600000520900_0 .var "addr_reg", 19 0;
v0x600000520990_0 .var "alu_result", 255 0;
v0x600000520a20_0 .net "clk", 0 0, v0x6000005277b0_0;  alias, 1 drivers
v0x600000520ab0_0 .net "cmd", 127 0, v0x600000544240_0;  alias, 1 drivers
v0x600000520b40_0 .net "cmd_done", 0 0, L_0x600001c78a80;  alias, 1 drivers
v0x600000520bd0_0 .net "cmd_ready", 0 0, L_0x60000066da40;  alias, 1 drivers
v0x600000520c60_0 .var "cmd_reg", 127 0;
v0x600000520cf0_0 .net "cmd_valid", 0 0, L_0x600001c75420;  alias, 1 drivers
v0x600000520d80_0 .net "count", 15 0, L_0x60000066d720;  1 drivers
v0x600000520e10_0 .var "count_reg", 15 0;
v0x600000520ea0_0 .var "done_reg", 0 0;
v0x600000520f30_0 .var "elem_count", 15 0;
v0x600000520fc0_0 .net "imm", 15 0, L_0x60000066d5e0;  1 drivers
v0x600000521050_0 .var "imm_reg", 15 0;
v0x6000005210e0_0 .var/i "lane", 31 0;
v0x600000521170 .array "lane_a", 15 0;
v0x600000521170_0 .net v0x600000521170 0, 15 0, L_0x60000066bf20; 1 drivers
v0x600000521170_1 .net v0x600000521170 1, 15 0, L_0x60000066c000; 1 drivers
v0x600000521170_2 .net v0x600000521170 2, 15 0, L_0x60000066c140; 1 drivers
v0x600000521170_3 .net v0x600000521170 3, 15 0, L_0x60000066c280; 1 drivers
v0x600000521170_4 .net v0x600000521170 4, 15 0, L_0x60000066c3c0; 1 drivers
v0x600000521170_5 .net v0x600000521170 5, 15 0, L_0x60000066c500; 1 drivers
v0x600000521170_6 .net v0x600000521170 6, 15 0, L_0x60000066c640; 1 drivers
v0x600000521170_7 .net v0x600000521170 7, 15 0, L_0x60000066c780; 1 drivers
v0x600000521170_8 .net v0x600000521170 8, 15 0, L_0x60000066c8c0; 1 drivers
v0x600000521170_9 .net v0x600000521170 9, 15 0, L_0x60000066ca00; 1 drivers
v0x600000521170_10 .net v0x600000521170 10, 15 0, L_0x60000066cbe0; 1 drivers
v0x600000521170_11 .net v0x600000521170 11, 15 0, L_0x60000066cc80; 1 drivers
v0x600000521170_12 .net v0x600000521170 12, 15 0, L_0x60000066cdc0; 1 drivers
v0x600000521170_13 .net v0x600000521170 13, 15 0, L_0x60000066cf00; 1 drivers
v0x600000521170_14 .net v0x600000521170 14, 15 0, L_0x60000066d040; 1 drivers
v0x600000521170_15 .net v0x600000521170 15, 15 0, L_0x60000066d180; 1 drivers
v0x600000521200 .array "lane_b", 15 0;
v0x600000521200_0 .net v0x600000521200 0, 15 0, L_0x600000660640; 1 drivers
v0x600000521200_1 .net v0x600000521200 1, 15 0, L_0x60000066c0a0; 1 drivers
v0x600000521200_2 .net v0x600000521200 2, 15 0, L_0x60000066c1e0; 1 drivers
v0x600000521200_3 .net v0x600000521200 3, 15 0, L_0x60000066c320; 1 drivers
v0x600000521200_4 .net v0x600000521200 4, 15 0, L_0x60000066c460; 1 drivers
v0x600000521200_5 .net v0x600000521200 5, 15 0, L_0x60000066c5a0; 1 drivers
v0x600000521200_6 .net v0x600000521200 6, 15 0, L_0x60000066c6e0; 1 drivers
v0x600000521200_7 .net v0x600000521200 7, 15 0, L_0x60000066c820; 1 drivers
v0x600000521200_8 .net v0x600000521200 8, 15 0, L_0x60000066c960; 1 drivers
v0x600000521200_9 .net v0x600000521200 9, 15 0, L_0x60000066cb40; 1 drivers
v0x600000521200_10 .net v0x600000521200 10, 15 0, L_0x60000066caa0; 1 drivers
v0x600000521200_11 .net v0x600000521200 11, 15 0, L_0x60000066cd20; 1 drivers
v0x600000521200_12 .net v0x600000521200 12, 15 0, L_0x60000066ce60; 1 drivers
v0x600000521200_13 .net v0x600000521200 13, 15 0, L_0x60000066cfa0; 1 drivers
v0x600000521200_14 .net v0x600000521200 14, 15 0, L_0x60000066d0e0; 1 drivers
v0x600000521200_15 .net v0x600000521200 15, 15 0, L_0x60000066d220; 1 drivers
v0x600000521290 .array "lane_result", 15 0, 15 0;
v0x600000521320_0 .net "mem_addr", 19 0, L_0x60000066d680;  1 drivers
v0x6000005213b0_0 .var "mem_addr_reg", 19 0;
v0x600000521440_0 .net "opcode", 7 0, L_0x60000066d2c0;  1 drivers
v0x6000005214d0_0 .var "reduce_result", 15 0;
v0x600000521560 .array "reduce_tree", 79 0, 15 0;
v0x6000005215f0_0 .net "rst_n", 0 0, v0x600000527f00_0;  alias, 1 drivers
v0x600000521680_0 .net "sram_addr", 19 0, v0x600000521710_0;  alias, 1 drivers
v0x600000521710_0 .var "sram_addr_reg", 19 0;
v0x6000005217a0_0 .net "sram_rdata", 255 0, L_0x600001c79420;  alias, 1 drivers
v0x600000521830_0 .net "sram_re", 0 0, L_0x600001c78c40;  alias, 1 drivers
v0x6000005218c0_0 .var "sram_re_reg", 0 0;
v0x600000521950_0 .net "sram_ready", 0 0, L_0x60000066ebc0;  alias, 1 drivers
v0x6000005219e0_0 .net "sram_wdata", 255 0, L_0x600001c78b60;  alias, 1 drivers
v0x600000521a70_0 .var "sram_wdata_reg", 255 0;
v0x600000521b00_0 .net "sram_we", 0 0, L_0x600001c78bd0;  alias, 1 drivers
v0x600000521b90_0 .var "sram_we_reg", 0 0;
v0x600000521c20_0 .var/i "stage", 31 0;
v0x600000521cb0_0 .var "state", 2 0;
v0x600000521d40_0 .net "subop", 7 0, L_0x60000066d360;  1 drivers
v0x600000521dd0_0 .var "subop_reg", 7 0;
v0x600000521e60_0 .net "vd", 4 0, L_0x60000066d400;  1 drivers
v0x600000521ef0_0 .var "vd_reg", 4 0;
v0x600000521f80 .array "vrf", 31 0, 255 0;
v0x600000522010_0 .net "vs1", 4 0, L_0x60000066d4a0;  1 drivers
v0x6000005220a0_0 .net "vs1_data", 255 0, L_0x600001c789a0;  1 drivers
v0x600000522130_0 .var "vs1_reg", 4 0;
v0x6000005221c0_0 .net "vs2", 4 0, L_0x60000066d540;  1 drivers
v0x600000522250_0 .net "vs2_data", 255 0, L_0x600001c78a10;  1 drivers
v0x6000005222e0_0 .var "vs2_reg", 4 0;
E_0x600002203280/0 .event anyedge, v0x600000521170_0, v0x600000521170_1, v0x600000521170_2, v0x600000521170_3;
E_0x600002203280/1 .event anyedge, v0x600000521170_4, v0x600000521170_5, v0x600000521170_6, v0x600000521170_7;
E_0x600002203280/2 .event anyedge, v0x600000521170_8, v0x600000521170_9, v0x600000521170_10, v0x600000521170_11;
E_0x600002203280/3 .event anyedge, v0x600000521170_12, v0x600000521170_13, v0x600000521170_14, v0x600000521170_15;
v0x600000521560_0 .array/port v0x600000521560, 0;
v0x600000521560_1 .array/port v0x600000521560, 1;
v0x600000521560_2 .array/port v0x600000521560, 2;
E_0x600002203280/4 .event anyedge, v0x600000521dd0_0, v0x600000521560_0, v0x600000521560_1, v0x600000521560_2;
v0x600000521560_3 .array/port v0x600000521560, 3;
v0x600000521560_4 .array/port v0x600000521560, 4;
v0x600000521560_5 .array/port v0x600000521560, 5;
v0x600000521560_6 .array/port v0x600000521560, 6;
E_0x600002203280/5 .event anyedge, v0x600000521560_3, v0x600000521560_4, v0x600000521560_5, v0x600000521560_6;
v0x600000521560_7 .array/port v0x600000521560, 7;
v0x600000521560_8 .array/port v0x600000521560, 8;
v0x600000521560_9 .array/port v0x600000521560, 9;
v0x600000521560_10 .array/port v0x600000521560, 10;
E_0x600002203280/6 .event anyedge, v0x600000521560_7, v0x600000521560_8, v0x600000521560_9, v0x600000521560_10;
v0x600000521560_11 .array/port v0x600000521560, 11;
v0x600000521560_12 .array/port v0x600000521560, 12;
v0x600000521560_13 .array/port v0x600000521560, 13;
v0x600000521560_14 .array/port v0x600000521560, 14;
E_0x600002203280/7 .event anyedge, v0x600000521560_11, v0x600000521560_12, v0x600000521560_13, v0x600000521560_14;
v0x600000521560_15 .array/port v0x600000521560, 15;
v0x600000521560_16 .array/port v0x600000521560, 16;
v0x600000521560_17 .array/port v0x600000521560, 17;
v0x600000521560_18 .array/port v0x600000521560, 18;
E_0x600002203280/8 .event anyedge, v0x600000521560_15, v0x600000521560_16, v0x600000521560_17, v0x600000521560_18;
v0x600000521560_19 .array/port v0x600000521560, 19;
v0x600000521560_20 .array/port v0x600000521560, 20;
v0x600000521560_21 .array/port v0x600000521560, 21;
v0x600000521560_22 .array/port v0x600000521560, 22;
E_0x600002203280/9 .event anyedge, v0x600000521560_19, v0x600000521560_20, v0x600000521560_21, v0x600000521560_22;
v0x600000521560_23 .array/port v0x600000521560, 23;
v0x600000521560_24 .array/port v0x600000521560, 24;
v0x600000521560_25 .array/port v0x600000521560, 25;
v0x600000521560_26 .array/port v0x600000521560, 26;
E_0x600002203280/10 .event anyedge, v0x600000521560_23, v0x600000521560_24, v0x600000521560_25, v0x600000521560_26;
v0x600000521560_27 .array/port v0x600000521560, 27;
v0x600000521560_28 .array/port v0x600000521560, 28;
v0x600000521560_29 .array/port v0x600000521560, 29;
v0x600000521560_30 .array/port v0x600000521560, 30;
E_0x600002203280/11 .event anyedge, v0x600000521560_27, v0x600000521560_28, v0x600000521560_29, v0x600000521560_30;
v0x600000521560_31 .array/port v0x600000521560, 31;
v0x600000521560_32 .array/port v0x600000521560, 32;
v0x600000521560_33 .array/port v0x600000521560, 33;
v0x600000521560_34 .array/port v0x600000521560, 34;
E_0x600002203280/12 .event anyedge, v0x600000521560_31, v0x600000521560_32, v0x600000521560_33, v0x600000521560_34;
v0x600000521560_35 .array/port v0x600000521560, 35;
v0x600000521560_36 .array/port v0x600000521560, 36;
v0x600000521560_37 .array/port v0x600000521560, 37;
v0x600000521560_38 .array/port v0x600000521560, 38;
E_0x600002203280/13 .event anyedge, v0x600000521560_35, v0x600000521560_36, v0x600000521560_37, v0x600000521560_38;
v0x600000521560_39 .array/port v0x600000521560, 39;
v0x600000521560_40 .array/port v0x600000521560, 40;
v0x600000521560_41 .array/port v0x600000521560, 41;
v0x600000521560_42 .array/port v0x600000521560, 42;
E_0x600002203280/14 .event anyedge, v0x600000521560_39, v0x600000521560_40, v0x600000521560_41, v0x600000521560_42;
v0x600000521560_43 .array/port v0x600000521560, 43;
v0x600000521560_44 .array/port v0x600000521560, 44;
v0x600000521560_45 .array/port v0x600000521560, 45;
v0x600000521560_46 .array/port v0x600000521560, 46;
E_0x600002203280/15 .event anyedge, v0x600000521560_43, v0x600000521560_44, v0x600000521560_45, v0x600000521560_46;
v0x600000521560_47 .array/port v0x600000521560, 47;
v0x600000521560_48 .array/port v0x600000521560, 48;
v0x600000521560_49 .array/port v0x600000521560, 49;
v0x600000521560_50 .array/port v0x600000521560, 50;
E_0x600002203280/16 .event anyedge, v0x600000521560_47, v0x600000521560_48, v0x600000521560_49, v0x600000521560_50;
v0x600000521560_51 .array/port v0x600000521560, 51;
v0x600000521560_52 .array/port v0x600000521560, 52;
v0x600000521560_53 .array/port v0x600000521560, 53;
v0x600000521560_54 .array/port v0x600000521560, 54;
E_0x600002203280/17 .event anyedge, v0x600000521560_51, v0x600000521560_52, v0x600000521560_53, v0x600000521560_54;
v0x600000521560_55 .array/port v0x600000521560, 55;
v0x600000521560_56 .array/port v0x600000521560, 56;
v0x600000521560_57 .array/port v0x600000521560, 57;
v0x600000521560_58 .array/port v0x600000521560, 58;
E_0x600002203280/18 .event anyedge, v0x600000521560_55, v0x600000521560_56, v0x600000521560_57, v0x600000521560_58;
v0x600000521560_59 .array/port v0x600000521560, 59;
v0x600000521560_60 .array/port v0x600000521560, 60;
v0x600000521560_61 .array/port v0x600000521560, 61;
v0x600000521560_62 .array/port v0x600000521560, 62;
E_0x600002203280/19 .event anyedge, v0x600000521560_59, v0x600000521560_60, v0x600000521560_61, v0x600000521560_62;
v0x600000521560_63 .array/port v0x600000521560, 63;
v0x600000521560_64 .array/port v0x600000521560, 64;
v0x600000521560_65 .array/port v0x600000521560, 65;
v0x600000521560_66 .array/port v0x600000521560, 66;
E_0x600002203280/20 .event anyedge, v0x600000521560_63, v0x600000521560_64, v0x600000521560_65, v0x600000521560_66;
v0x600000521560_67 .array/port v0x600000521560, 67;
v0x600000521560_68 .array/port v0x600000521560, 68;
v0x600000521560_69 .array/port v0x600000521560, 69;
v0x600000521560_70 .array/port v0x600000521560, 70;
E_0x600002203280/21 .event anyedge, v0x600000521560_67, v0x600000521560_68, v0x600000521560_69, v0x600000521560_70;
v0x600000521560_71 .array/port v0x600000521560, 71;
v0x600000521560_72 .array/port v0x600000521560, 72;
v0x600000521560_73 .array/port v0x600000521560, 73;
v0x600000521560_74 .array/port v0x600000521560, 74;
E_0x600002203280/22 .event anyedge, v0x600000521560_71, v0x600000521560_72, v0x600000521560_73, v0x600000521560_74;
v0x600000521560_75 .array/port v0x600000521560, 75;
v0x600000521560_76 .array/port v0x600000521560, 76;
v0x600000521560_77 .array/port v0x600000521560, 77;
v0x600000521560_78 .array/port v0x600000521560, 78;
E_0x600002203280/23 .event anyedge, v0x600000521560_75, v0x600000521560_76, v0x600000521560_77, v0x600000521560_78;
v0x600000521560_79 .array/port v0x600000521560, 79;
E_0x600002203280/24 .event anyedge, v0x600000521560_79;
E_0x600002203280 .event/or E_0x600002203280/0, E_0x600002203280/1, E_0x600002203280/2, E_0x600002203280/3, E_0x600002203280/4, E_0x600002203280/5, E_0x600002203280/6, E_0x600002203280/7, E_0x600002203280/8, E_0x600002203280/9, E_0x600002203280/10, E_0x600002203280/11, E_0x600002203280/12, E_0x600002203280/13, E_0x600002203280/14, E_0x600002203280/15, E_0x600002203280/16, E_0x600002203280/17, E_0x600002203280/18, E_0x600002203280/19, E_0x600002203280/20, E_0x600002203280/21, E_0x600002203280/22, E_0x600002203280/23, E_0x600002203280/24;
L_0x60000066bf20 .part L_0x600001c789a0, 0, 16;
L_0x600000660640 .part L_0x600001c78a10, 0, 16;
L_0x60000066c000 .part L_0x600001c789a0, 16, 16;
L_0x60000066c0a0 .part L_0x600001c78a10, 16, 16;
L_0x60000066c140 .part L_0x600001c789a0, 32, 16;
L_0x60000066c1e0 .part L_0x600001c78a10, 32, 16;
L_0x60000066c280 .part L_0x600001c789a0, 48, 16;
L_0x60000066c320 .part L_0x600001c78a10, 48, 16;
L_0x60000066c3c0 .part L_0x600001c789a0, 64, 16;
L_0x60000066c460 .part L_0x600001c78a10, 64, 16;
L_0x60000066c500 .part L_0x600001c789a0, 80, 16;
L_0x60000066c5a0 .part L_0x600001c78a10, 80, 16;
L_0x60000066c640 .part L_0x600001c789a0, 96, 16;
L_0x60000066c6e0 .part L_0x600001c78a10, 96, 16;
L_0x60000066c780 .part L_0x600001c789a0, 112, 16;
L_0x60000066c820 .part L_0x600001c78a10, 112, 16;
L_0x60000066c8c0 .part L_0x600001c789a0, 128, 16;
L_0x60000066c960 .part L_0x600001c78a10, 128, 16;
L_0x60000066ca00 .part L_0x600001c789a0, 144, 16;
L_0x60000066cb40 .part L_0x600001c78a10, 144, 16;
L_0x60000066cbe0 .part L_0x600001c789a0, 160, 16;
L_0x60000066caa0 .part L_0x600001c78a10, 160, 16;
L_0x60000066cc80 .part L_0x600001c789a0, 176, 16;
L_0x60000066cd20 .part L_0x600001c78a10, 176, 16;
L_0x60000066cdc0 .part L_0x600001c789a0, 192, 16;
L_0x60000066ce60 .part L_0x600001c78a10, 192, 16;
L_0x60000066cf00 .part L_0x600001c789a0, 208, 16;
L_0x60000066cfa0 .part L_0x600001c78a10, 208, 16;
L_0x60000066d040 .part L_0x600001c789a0, 224, 16;
L_0x60000066d0e0 .part L_0x600001c78a10, 224, 16;
L_0x60000066d180 .part L_0x600001c789a0, 240, 16;
L_0x60000066d220 .part L_0x600001c78a10, 240, 16;
L_0x60000066d2c0 .part v0x600000544240_0, 120, 8;
L_0x60000066d360 .part v0x600000544240_0, 112, 8;
L_0x60000066d400 .part v0x600000544240_0, 107, 5;
L_0x60000066d4a0 .part v0x600000544240_0, 102, 5;
L_0x60000066d540 .part v0x600000544240_0, 97, 5;
L_0x60000066d5e0 .part v0x600000544240_0, 32, 16;
L_0x60000066d680 .part v0x600000544240_0, 76, 20;
L_0x60000066d720 .part v0x600000544240_0, 48, 16;
L_0x60000066d7c0 .array/port v0x600000521f80, L_0x60000066d860;
L_0x60000066d860 .concat [ 5 2 0 0], v0x600000522130_0, L_0x15009a848;
L_0x60000066d900 .array/port v0x600000521f80, L_0x60000066d9a0;
L_0x60000066d9a0 .concat [ 5 2 0 0], v0x6000005222e0_0, L_0x15009a890;
L_0x60000066da40 .cmp/eq 3, v0x600000521cb0_0, L_0x15009a8d8;
S_0x14cf9ccf0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x6000022032c0 .param/l "i" 1 10 137, +C4<00>;
v0x600000521290_0 .array/port v0x600000521290, 0;
v0x600000521290_1 .array/port v0x600000521290, 1;
v0x600000521290_2 .array/port v0x600000521290, 2;
v0x600000521290_3 .array/port v0x600000521290, 3;
E_0x600002203340/0 .event anyedge, v0x600000521290_0, v0x600000521290_1, v0x600000521290_2, v0x600000521290_3;
v0x600000521290_4 .array/port v0x600000521290, 4;
v0x600000521290_5 .array/port v0x600000521290, 5;
v0x600000521290_6 .array/port v0x600000521290, 6;
v0x600000521290_7 .array/port v0x600000521290, 7;
E_0x600002203340/1 .event anyedge, v0x600000521290_4, v0x600000521290_5, v0x600000521290_6, v0x600000521290_7;
v0x600000521290_8 .array/port v0x600000521290, 8;
v0x600000521290_9 .array/port v0x600000521290, 9;
v0x600000521290_10 .array/port v0x600000521290, 10;
v0x600000521290_11 .array/port v0x600000521290, 11;
E_0x600002203340/2 .event anyedge, v0x600000521290_8, v0x600000521290_9, v0x600000521290_10, v0x600000521290_11;
v0x600000521290_12 .array/port v0x600000521290, 12;
v0x600000521290_13 .array/port v0x600000521290, 13;
v0x600000521290_14 .array/port v0x600000521290, 14;
v0x600000521290_15 .array/port v0x600000521290, 15;
E_0x600002203340/3 .event anyedge, v0x600000521290_12, v0x600000521290_13, v0x600000521290_14, v0x600000521290_15;
E_0x600002203340 .event/or E_0x600002203340/0, E_0x600002203340/1, E_0x600002203340/2, E_0x600002203340/3;
E_0x600002203380/0 .event anyedge, v0x600000521dd0_0, v0x600000521170_0, v0x600000521170_1, v0x600000521170_2;
E_0x600002203380/1 .event anyedge, v0x600000521170_3, v0x600000521170_4, v0x600000521170_5, v0x600000521170_6;
E_0x600002203380/2 .event anyedge, v0x600000521170_7, v0x600000521170_8, v0x600000521170_9, v0x600000521170_10;
E_0x600002203380/3 .event anyedge, v0x600000521170_11, v0x600000521170_12, v0x600000521170_13, v0x600000521170_14;
E_0x600002203380/4 .event anyedge, v0x600000521170_15, v0x600000521200_0, v0x600000521200_1, v0x600000521200_2;
E_0x600002203380/5 .event anyedge, v0x600000521200_3, v0x600000521200_4, v0x600000521200_5, v0x600000521200_6;
E_0x600002203380/6 .event anyedge, v0x600000521200_7, v0x600000521200_8, v0x600000521200_9, v0x600000521200_10;
E_0x600002203380/7 .event anyedge, v0x600000521200_11, v0x600000521200_12, v0x600000521200_13, v0x600000521200_14;
E_0x600002203380/8 .event anyedge, v0x600000521200_15, v0x600000521050_0;
E_0x600002203380 .event/or E_0x600002203380/0, E_0x600002203380/1, E_0x600002203380/2, E_0x600002203380/3, E_0x600002203380/4, E_0x600002203380/5, E_0x600002203380/6, E_0x600002203380/7, E_0x600002203380/8;
S_0x14cf9ce60 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x6000022033c0 .param/l "i" 1 10 137, +C4<01>;
S_0x14cf9cfd0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203440 .param/l "i" 1 10 137, +C4<010>;
S_0x14cf9d140 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x6000022034c0 .param/l "i" 1 10 137, +C4<011>;
S_0x14cf9d2b0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203580 .param/l "i" 1 10 137, +C4<0100>;
S_0x14cf9d420 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203600 .param/l "i" 1 10 137, +C4<0101>;
S_0x14cf9d590 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203680 .param/l "i" 1 10 137, +C4<0110>;
S_0x14cf9d700 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203700 .param/l "i" 1 10 137, +C4<0111>;
S_0x14cf9d870 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203540 .param/l "i" 1 10 137, +C4<01000>;
S_0x14cf9d9e0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x6000022037c0 .param/l "i" 1 10 137, +C4<01001>;
S_0x14cf9db50 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203840 .param/l "i" 1 10 137, +C4<01010>;
S_0x14cf9dcc0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x6000022038c0 .param/l "i" 1 10 137, +C4<01011>;
S_0x14cf9de30 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203940 .param/l "i" 1 10 137, +C4<01100>;
S_0x14cf9dfa0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x6000022039c0 .param/l "i" 1 10 137, +C4<01101>;
S_0x14cf9e110 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203a40 .param/l "i" 1 10 137, +C4<01110>;
S_0x14cf9e280 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14cf9c870;
 .timescale 0 0;
P_0x600002203ac0 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14cf6bf90;
T_2 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000543ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000543a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000543b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005439f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000543690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000543a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600000543a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000543a80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000005442d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000543b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600000543b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000543b10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000005429a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000005439f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000005439f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000005439f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600000543840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600000543720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600000543a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000543a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600000544480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600000544360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600000543b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000543b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600000542b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600000542a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000005439f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000005439f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14cf6bf90;
T_3 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000543ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000543210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000005433c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000542f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005430f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000543600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000543840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000544240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000544480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000542910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000544090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005426d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000542760_0, 0;
    %fork t_1, S_0x14cf91e20;
    %jmp t_0;
    .scope S_0x14cf91e20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000541440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000541440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000541440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000543450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000541440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000543330, 0, 4;
    %load/vec4 v0x600000541440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000541440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14cf6bf90;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000543840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600000543720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000543840_0, 0;
T_3.4 ;
    %load/vec4 v0x600000544480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600000544360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000544480_0, 0;
T_3.7 ;
    %load/vec4 v0x600000542b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600000542a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005430f0_0, 0;
    %load/vec4 v0x600000543d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600000543c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600000543cc0_0;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000005433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600000543960_0;
    %assign/vec4 v0x600000542f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005430f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600000543180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600000542fd0_0;
    %assign/vec4 v0x600000543210_0, 0;
    %load/vec4 v0x600000542fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000005426d0_0, 0;
    %load/vec4 v0x600000542fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600000542760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000005426d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000542d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000543450, 0, 4;
    %load/vec4 v0x600000543210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000543330, 0, 4;
    %load/vec4 v0x6000005433c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000005433c0_0, 0;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000542d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000543330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000543330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000543330, 0, 4;
    %load/vec4 v0x6000005433c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000543450, 4;
    %assign/vec4 v0x600000543960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000005433c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000005433c0_0, 0;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000542d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000544090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600000542520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000542c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600000542520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000005426d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600000543210_0;
    %assign/vec4 v0x600000543600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000543840_0, 0;
    %load/vec4 v0x600000543720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600000543210_0;
    %assign/vec4 v0x600000544240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000544480_0, 0;
    %load/vec4 v0x600000544360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600000543210_0;
    %assign/vec4 v0x600000542910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000542b50_0, 0;
    %load/vec4 v0x600000542a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600000542760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000005434e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600000544120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000005427f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600000542520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600000543e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000544090_0, 0;
    %load/vec4 v0x600000543960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600000543c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600000543cc0_0;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000005433c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600000543c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000542d90_0, 0;
    %load/vec4 v0x600000543cc0_0;
    %assign/vec4 v0x600000543960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000005433c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000543d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14cf72c10;
T_4 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000544870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000055c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055c7e0, 4;
    %assign/vec4 v0x600000544870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14cf6df70;
T_5 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000544ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000544ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000544ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544a20, 0, 4;
    %load/vec4 v0x600000544ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000544ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000544b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000055c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000544ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600000544ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600000544ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000544a20, 4;
    %ix/getv/s 3, v0x600000544ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544a20, 0, 4;
    %load/vec4 v0x600000544ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000544ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000544a20, 4;
    %assign/vec4 v0x600000544b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14cf20300;
T_6 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000544d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600000544d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000544d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544cf0, 0, 4;
    %load/vec4 v0x600000544d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000544d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000544e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000055c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000544d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600000544d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600000544d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000544cf0, 4;
    %ix/getv/s 3, v0x600000544d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544cf0, 0, 4;
    %load/vec4 v0x600000544d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000544d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000544cf0, 4;
    %assign/vec4 v0x600000544e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14cf0b510;
T_7 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000545050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000545050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000545050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544fc0, 0, 4;
    %load/vec4 v0x600000545050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000545050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005450e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000055c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000545050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600000545050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600000545050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000544fc0, 4;
    %ix/getv/s 3, v0x600000545050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544fc0, 0, 4;
    %load/vec4 v0x600000545050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000545050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000544fc0, 4;
    %assign/vec4 v0x6000005450e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14cf1b9a0;
T_8 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000545b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000545d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000545680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005455f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000545b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000005458c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600000545cb0_0;
    %assign/vec4 v0x600000545d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600000545830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600000545560_0;
    %assign/vec4 v0x600000545680_0, 0;
    %load/vec4 v0x600000545680_0;
    %assign/vec4 v0x6000005455f0_0, 0;
    %load/vec4 v0x600000545710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000005459e0_0;
    %assign/vec4 v0x600000545b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600000545a70_0;
    %load/vec4 v0x6000005459e0_0;
    %add;
    %assign/vec4 v0x600000545b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14cf0f840;
T_9 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x6000005470f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005472a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000546be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000546b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000547060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000546e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600000547210_0;
    %assign/vec4 v0x6000005472a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600000546d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600000546ac0_0;
    %assign/vec4 v0x600000546be0_0, 0;
    %load/vec4 v0x600000546be0_0;
    %assign/vec4 v0x600000546b50_0, 0;
    %load/vec4 v0x600000546c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600000546f40_0;
    %assign/vec4 v0x600000547060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600000546fd0_0;
    %load/vec4 v0x600000546f40_0;
    %add;
    %assign/vec4 v0x600000547060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14cf04410;
T_10 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x6000005486c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000548870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005481b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000548120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000548630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000005483f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000005487e0_0;
    %assign/vec4 v0x600000548870_0, 0;
T_10.2 ;
    %load/vec4 v0x600000548360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600000548090_0;
    %assign/vec4 v0x6000005481b0_0, 0;
    %load/vec4 v0x6000005481b0_0;
    %assign/vec4 v0x600000548120_0, 0;
    %load/vec4 v0x600000548240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600000548510_0;
    %assign/vec4 v0x600000548630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000005485a0_0;
    %load/vec4 v0x600000548510_0;
    %add;
    %assign/vec4 v0x600000548630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14cf15a00;
T_11 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000549c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000549dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000549710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000549680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000549b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000549950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600000549d40_0;
    %assign/vec4 v0x600000549dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000005498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000005495f0_0;
    %assign/vec4 v0x600000549710_0, 0;
    %load/vec4 v0x600000549710_0;
    %assign/vec4 v0x600000549680_0, 0;
    %load/vec4 v0x6000005497a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600000549a70_0;
    %assign/vec4 v0x600000549b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600000549b00_0;
    %load/vec4 v0x600000549a70_0;
    %add;
    %assign/vec4 v0x600000549b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14cf98a50;
T_12 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000054b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000054b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000054aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000054b2a0_0;
    %assign/vec4 v0x60000054b330_0, 0;
T_12.2 ;
    %load/vec4 v0x60000054ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000054ab50_0;
    %assign/vec4 v0x60000054ac70_0, 0;
    %load/vec4 v0x60000054ac70_0;
    %assign/vec4 v0x60000054abe0_0, 0;
    %load/vec4 v0x60000054ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000054afd0_0;
    %assign/vec4 v0x60000054b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000054b060_0;
    %load/vec4 v0x60000054afd0_0;
    %add;
    %assign/vec4 v0x60000054b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14cf93090;
T_13 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000054c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000054c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000054c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60000054c870_0;
    %assign/vec4 v0x60000054c900_0, 0;
T_13.2 ;
    %load/vec4 v0x60000054c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000054c120_0;
    %assign/vec4 v0x60000054c240_0, 0;
    %load/vec4 v0x60000054c240_0;
    %assign/vec4 v0x60000054c1b0_0, 0;
    %load/vec4 v0x60000054c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x60000054c5a0_0;
    %assign/vec4 v0x60000054c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x60000054c630_0;
    %load/vec4 v0x60000054c5a0_0;
    %add;
    %assign/vec4 v0x60000054c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14cf90a40;
T_14 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000054dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000054dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000054d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60000054ddd0_0;
    %assign/vec4 v0x60000054de60_0, 0;
T_14.2 ;
    %load/vec4 v0x60000054d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x60000054d680_0;
    %assign/vec4 v0x60000054d7a0_0, 0;
    %load/vec4 v0x60000054d7a0_0;
    %assign/vec4 v0x60000054d710_0, 0;
    %load/vec4 v0x60000054d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000054db00_0;
    %assign/vec4 v0x60000054dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000054db90_0;
    %load/vec4 v0x60000054db00_0;
    %add;
    %assign/vec4 v0x60000054dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14cf8e3f0;
T_15 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000054f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000054ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000054f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000054ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000054f330_0;
    %assign/vec4 v0x60000054f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x60000054eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000054ebe0_0;
    %assign/vec4 v0x60000054ed00_0, 0;
    %load/vec4 v0x60000054ed00_0;
    %assign/vec4 v0x60000054ec70_0, 0;
    %load/vec4 v0x60000054ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000054f060_0;
    %assign/vec4 v0x60000054f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000054f0f0_0;
    %load/vec4 v0x60000054f060_0;
    %add;
    %assign/vec4 v0x60000054f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14cf895e0;
T_16 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x6000005507e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000550990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005502d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000550240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000550750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600000550510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600000550900_0;
    %assign/vec4 v0x600000550990_0, 0;
T_16.2 ;
    %load/vec4 v0x600000550480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000005501b0_0;
    %assign/vec4 v0x6000005502d0_0, 0;
    %load/vec4 v0x6000005502d0_0;
    %assign/vec4 v0x600000550240_0, 0;
    %load/vec4 v0x600000550360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600000550630_0;
    %assign/vec4 v0x600000550750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000005506c0_0;
    %load/vec4 v0x600000550630_0;
    %add;
    %assign/vec4 v0x600000550750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14cf86f90;
T_17 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000551d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000551ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000551830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005517a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000551cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600000551a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600000551e60_0;
    %assign/vec4 v0x600000551ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000005519e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600000551710_0;
    %assign/vec4 v0x600000551830_0, 0;
    %load/vec4 v0x600000551830_0;
    %assign/vec4 v0x6000005517a0_0, 0;
    %load/vec4 v0x6000005518c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600000551b90_0;
    %assign/vec4 v0x600000551cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600000551c20_0;
    %load/vec4 v0x600000551b90_0;
    %add;
    %assign/vec4 v0x600000551cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14cf84940;
T_18 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x6000005532a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000553450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000552d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000552d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000553210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600000552fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000005533c0_0;
    %assign/vec4 v0x600000553450_0, 0;
T_18.2 ;
    %load/vec4 v0x600000552f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600000552c70_0;
    %assign/vec4 v0x600000552d90_0, 0;
    %load/vec4 v0x600000552d90_0;
    %assign/vec4 v0x600000552d00_0, 0;
    %load/vec4 v0x600000552e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000005530f0_0;
    %assign/vec4 v0x600000553210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600000553180_0;
    %load/vec4 v0x6000005530f0_0;
    %add;
    %assign/vec4 v0x600000553210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14cf822f0;
T_19 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000554870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000554a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000554360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005542d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000005547e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000005545a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600000554990_0;
    %assign/vec4 v0x600000554a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600000554510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600000554240_0;
    %assign/vec4 v0x600000554360_0, 0;
    %load/vec4 v0x600000554360_0;
    %assign/vec4 v0x6000005542d0_0, 0;
    %load/vec4 v0x6000005543f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000005546c0_0;
    %assign/vec4 v0x6000005547e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600000554750_0;
    %load/vec4 v0x6000005546c0_0;
    %add;
    %assign/vec4 v0x6000005547e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14cf7fe10;
T_20 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000555dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000555f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005558c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000555830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000555d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000555b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000555ef0_0;
    %assign/vec4 v0x600000555f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600000555a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000005557a0_0;
    %assign/vec4 v0x6000005558c0_0, 0;
    %load/vec4 v0x6000005558c0_0;
    %assign/vec4 v0x600000555830_0, 0;
    %load/vec4 v0x600000555950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600000555c20_0;
    %assign/vec4 v0x600000555d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600000555cb0_0;
    %load/vec4 v0x600000555c20_0;
    %add;
    %assign/vec4 v0x600000555d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14cf7d7c0;
T_21 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000557330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005574e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000556e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000556d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000005572a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600000557060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000557450_0;
    %assign/vec4 v0x6000005574e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600000556fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600000556d00_0;
    %assign/vec4 v0x600000556e20_0, 0;
    %load/vec4 v0x600000556e20_0;
    %assign/vec4 v0x600000556d90_0, 0;
    %load/vec4 v0x600000556eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600000557180_0;
    %assign/vec4 v0x6000005572a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600000557210_0;
    %load/vec4 v0x600000557180_0;
    %add;
    %assign/vec4 v0x6000005572a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14cf7b170;
T_22 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000558900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000558ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005583f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000558360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000558870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600000558630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600000558a20_0;
    %assign/vec4 v0x600000558ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000005585a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000005582d0_0;
    %assign/vec4 v0x6000005583f0_0, 0;
    %load/vec4 v0x6000005583f0_0;
    %assign/vec4 v0x600000558360_0, 0;
    %load/vec4 v0x600000558480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600000558750_0;
    %assign/vec4 v0x600000558870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000005587e0_0;
    %load/vec4 v0x600000558750_0;
    %add;
    %assign/vec4 v0x600000558870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14cf73e80;
T_23 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000559e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000055a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000559950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000005598c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000559dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000559b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000559f80_0;
    %assign/vec4 v0x60000055a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600000559b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600000559830_0;
    %assign/vec4 v0x600000559950_0, 0;
    %load/vec4 v0x600000559950_0;
    %assign/vec4 v0x6000005598c0_0, 0;
    %load/vec4 v0x6000005599e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000559cb0_0;
    %assign/vec4 v0x600000559dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600000559d40_0;
    %load/vec4 v0x600000559cb0_0;
    %add;
    %assign/vec4 v0x600000559dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14cf85e90;
T_24 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005445a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000005445a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000005445a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544510, 0, 4;
    %load/vec4 v0x6000005445a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005445a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000055c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000005445a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000005445a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000005445a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000544510, 4;
    %ix/getv/s 3, v0x6000005445a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544510, 0, 4;
    %load/vec4 v0x6000005445a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005445a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14cf811f0;
T_25 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005446c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000005446c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000005446c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544630, 0, 4;
    %load/vec4 v0x6000005446c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005446c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000055c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000005446c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000005446c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000005446c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000544630, 4;
    %ix/getv/s 3, v0x6000005446c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544630, 0, 4;
    %load/vec4 v0x6000005446c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005446c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14cf7c550;
T_26 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005447e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000005447e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000005447e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544750, 0, 4;
    %load/vec4 v0x6000005447e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005447e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000055c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000005447e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000005447e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000005447e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000544750, 4;
    %ix/getv/s 3, v0x6000005447e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000544750, 0, 4;
    %load/vec4 v0x6000005447e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005447e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14cf8f7d0;
T_27 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x60000055c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000055c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000055c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000055ca20_0;
    %assign/vec4 v0x60000055c990_0, 0;
    %load/vec4 v0x60000055c120_0;
    %assign/vec4 v0x60000055c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14cf8f7d0;
T_28 ;
    %wait E_0x6000022000c0;
    %load/vec4 v0x60000055c990_0;
    %store/vec4 v0x60000055ca20_0, 0, 3;
    %load/vec4 v0x60000055c090_0;
    %store/vec4 v0x60000055c120_0, 0, 16;
    %load/vec4 v0x60000055c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x60000055c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x60000055cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x60000055ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000055c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x60000055cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000055ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000055c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x60000055c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000055c120_0, 0, 16;
    %load/vec4 v0x60000055be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000055c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000055ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000055c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x60000055c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000055c120_0, 0, 16;
    %load/vec4 v0x60000055c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000055c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000055ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000055c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000055ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14cf9ccf0;
T_29 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14cf9ccf0;
T_30 ;
    %wait E_0x600002203340;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14cf9ce60;
T_31 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14cf9ce60;
T_32 ;
    %wait E_0x600002203340;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14cf9cfd0;
T_33 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14cf9cfd0;
T_34 ;
    %wait E_0x600002203340;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14cf9d140;
T_35 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14cf9d140;
T_36 ;
    %wait E_0x600002203340;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14cf9d2b0;
T_37 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14cf9d2b0;
T_38 ;
    %wait E_0x600002203340;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14cf9d420;
T_39 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14cf9d420;
T_40 ;
    %wait E_0x600002203340;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14cf9d590;
T_41 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14cf9d590;
T_42 ;
    %wait E_0x600002203340;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14cf9d700;
T_43 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14cf9d700;
T_44 ;
    %wait E_0x600002203340;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14cf9d870;
T_45 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14cf9d870;
T_46 ;
    %wait E_0x600002203340;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14cf9d9e0;
T_47 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14cf9d9e0;
T_48 ;
    %wait E_0x600002203340;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14cf9db50;
T_49 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14cf9db50;
T_50 ;
    %wait E_0x600002203340;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14cf9dcc0;
T_51 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14cf9dcc0;
T_52 ;
    %wait E_0x600002203340;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14cf9de30;
T_53 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14cf9de30;
T_54 ;
    %wait E_0x600002203340;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14cf9dfa0;
T_55 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14cf9dfa0;
T_56 ;
    %wait E_0x600002203340;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14cf9e110;
T_57 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14cf9e110;
T_58 ;
    %wait E_0x600002203340;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14cf9e280;
T_59 ;
    %wait E_0x600002203380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600000521050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000521290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14cf9e280;
T_60 ;
    %wait E_0x600002203340;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000520990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14cf9c870;
T_61 ;
    %wait E_0x600002203280;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005210e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000005210e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000005210e0_0;
    %load/vec4a v0x600000521170, 4;
    %ix/getv/s 4, v0x6000005210e0_0;
    %store/vec4a v0x600000521560, 4, 0;
    %load/vec4 v0x6000005210e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005210e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000521c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600000521c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000005210e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000005210e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000521c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %load/vec4 v0x600000521c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000521560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %add;
    %load/vec4 v0x600000521c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000521560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600000521c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000521560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600000521c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000521560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600000521c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000005210e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000521560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000005210e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000005210e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600000521c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000521c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000521560, 4;
    %store/vec4 v0x6000005214d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14cf9c870;
T_62 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x6000005215f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000520c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000520f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000520900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000521b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005218c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000520ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000521dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000521ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000522130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000005222e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000521050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000005213b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000520e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000521b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005218c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000520ea0_0, 0;
    %load/vec4 v0x600000521cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600000520cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600000520ab0_0;
    %assign/vec4 v0x600000520c60_0, 0;
    %load/vec4 v0x600000521d40_0;
    %assign/vec4 v0x600000521dd0_0, 0;
    %load/vec4 v0x600000521e60_0;
    %assign/vec4 v0x600000521ef0_0, 0;
    %load/vec4 v0x600000522010_0;
    %assign/vec4 v0x600000522130_0, 0;
    %load/vec4 v0x6000005221c0_0;
    %assign/vec4 v0x6000005222e0_0, 0;
    %load/vec4 v0x600000520fc0_0;
    %assign/vec4 v0x600000521050_0, 0;
    %load/vec4 v0x600000521320_0;
    %assign/vec4 v0x6000005213b0_0, 0;
    %load/vec4 v0x600000520d80_0;
    %assign/vec4 v0x600000520e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600000520e10_0;
    %assign/vec4 v0x600000520f30_0, 0;
    %load/vec4 v0x6000005213b0_0;
    %assign/vec4 v0x600000520900_0, 0;
    %load/vec4 v0x600000521dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005218c0_0, 0;
    %load/vec4 v0x6000005213b0_0;
    %assign/vec4 v0x600000521710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000521b90_0, 0;
    %load/vec4 v0x6000005213b0_0;
    %assign/vec4 v0x600000521710_0, 0;
    %load/vec4 v0x6000005220a0_0;
    %assign/vec4 v0x600000521a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600000520990_0;
    %load/vec4 v0x600000521ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000521f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600000521950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600000521dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000005217a0_0;
    %load/vec4 v0x600000521ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000521f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000005214d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000521ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000521f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000520ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000521cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14cf6c3d0;
T_63 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000540cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000540b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000540bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000540360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000540c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000005403f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000005407e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000540ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000540630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000005406c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000540900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000540990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000540480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000540e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000541170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000541290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000540fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000057f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000057f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000057f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000057f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000057fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005786c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000540510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000541290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000540fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000540510_0, 0;
    %load/vec4 v0x600000541320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000005402d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000005413b0_0;
    %assign/vec4 v0x600000540b40_0, 0;
    %load/vec4 v0x6000005405a0_0;
    %assign/vec4 v0x600000540630_0, 0;
    %load/vec4 v0x600000540870_0;
    %assign/vec4 v0x600000540900_0, 0;
    %load/vec4 v0x600000540000_0;
    %assign/vec4 v0x600000540c60_0, 0;
    %load/vec4 v0x600000578630_0;
    %assign/vec4 v0x6000005403f0_0, 0;
    %load/vec4 v0x600000540750_0;
    %assign/vec4 v0x6000005407e0_0, 0;
    %load/vec4 v0x600000540a20_0;
    %assign/vec4 v0x600000540ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600000540630_0;
    %assign/vec4 v0x6000005406c0_0, 0;
    %load/vec4 v0x600000540900_0;
    %assign/vec4 v0x600000540990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000540bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000540360_0, 0;
    %load/vec4 v0x600000540b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000005406c0_0;
    %assign/vec4 v0x60000057f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000057f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000057f330_0, 0;
    %load/vec4 v0x60000057f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x60000057f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000057fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x60000057fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x60000057fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x60000057f960_0;
    %assign/vec4 v0x600000540480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600000540990_0;
    %assign/vec4 v0x600000540e10_0, 0;
    %load/vec4 v0x600000540480_0;
    %assign/vec4 v0x600000541170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000541290_0, 0;
    %load/vec4 v0x600000541050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600000540990_0;
    %assign/vec4 v0x600000540e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000540fc0_0, 0;
    %load/vec4 v0x600000541050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600000540ea0_0;
    %assign/vec4 v0x600000540480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000005406c0_0;
    %assign/vec4 v0x60000057f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000057f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000057f720_0, 0;
    %load/vec4 v0x60000057f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x60000057f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600000540480_0;
    %assign/vec4 v0x60000057fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000057fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005786c0_0, 0;
    %load/vec4 v0x60000057fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000005786c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005786c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000057fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x60000057f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600000540360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000540360_0, 0;
    %load/vec4 v0x6000005406c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000005406c0_0, 0;
    %load/vec4 v0x600000540990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600000540990_0, 0;
    %load/vec4 v0x6000005403f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000540360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600000540b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600000540bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000540bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000540360_0, 0;
    %load/vec4 v0x600000540c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000540bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600000540630_0;
    %load/vec4 v0x600000540bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000005407e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000005406c0_0, 0;
    %load/vec4 v0x600000540900_0;
    %load/vec4 v0x600000540bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600000540ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000540990_0, 0;
    %load/vec4 v0x600000540b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000540510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000541320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14cfa1cd0;
T_64 ;
    %wait E_0x600002202680;
    %load/vec4 v0x60000055d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x60000055d050_0;
    %load/vec4 v0x60000055ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000055cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x60000055cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x60000055ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000055cea0, 4;
    %assign/vec4 v0x60000055cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14cfa1cd0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000055ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x60000055ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000055ce10_0;
    %store/vec4a v0x60000055cea0, 4, 0;
    %load/vec4 v0x60000055ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000055ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14cf9bc60;
T_66 ;
    %wait E_0x600002202680;
    %load/vec4 v0x60000055d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x60000055d560_0;
    %load/vec4 v0x60000055d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000055d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x60000055d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x60000055d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000055d3b0, 4;
    %assign/vec4 v0x60000055d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14cf9bc60;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000055d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x60000055d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000055d320_0;
    %store/vec4a v0x60000055d3b0, 4, 0;
    %load/vec4 v0x60000055d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000055d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14cf9bf40;
T_68 ;
    %wait E_0x600002202680;
    %load/vec4 v0x60000055db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x60000055da70_0;
    %load/vec4 v0x60000055d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000055d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x60000055d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x60000055d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000055d8c0, 4;
    %assign/vec4 v0x60000055d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14cf9bf40;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000055d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x60000055d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000055d830_0;
    %store/vec4a v0x60000055d8c0, 4, 0;
    %load/vec4 v0x60000055d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000055d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14cf9c220;
T_70 ;
    %wait E_0x600002202680;
    %load/vec4 v0x60000055e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x60000055df80_0;
    %load/vec4 v0x60000055dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000055ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x60000055def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x60000055dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000055ddd0, 4;
    %assign/vec4 v0x60000055de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14cf9c220;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000055dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000055dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000055dd40_0;
    %store/vec4a v0x60000055ddd0, 4, 0;
    %load/vec4 v0x60000055dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000055dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14cf6b800;
T_72 ;
    %wait E_0x600002202540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000055e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x60000055e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x60000055f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x60000055e6d0_0;
    %pad/u 32;
    %load/vec4 v0x60000055e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055fc30_0, 4, 1;
    %load/vec4 v0x60000055f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x60000055e520_0;
    %pad/u 32;
    %load/vec4 v0x60000055e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055fb10_0, 4, 1;
    %load/vec4 v0x60000055f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x60000055e640_0;
    %pad/u 32;
    %load/vec4 v0x60000055e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055fba0_0, 4, 1;
    %load/vec4 v0x6000005201b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600000520000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x60000055e910_0;
    %pad/u 32;
    %load/vec4 v0x60000055e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055fcc0_0, 4, 1;
    %load/vec4 v0x60000055ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x60000055ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x60000055e400_0;
    %pad/u 32;
    %load/vec4 v0x60000055e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055fa80_0, 4, 1;
    %load/vec4 v0x60000055e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000055e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14cf6b800;
T_73 ;
    %wait E_0x600002202500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000055e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x60000055e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x60000055fc30_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055f180_0, 4, 1;
    %load/vec4 v0x60000055fb10_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x60000055fc30_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055f060_0, 4, 1;
    %load/vec4 v0x60000055fba0_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x60000055fc30_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x60000055fb10_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055f0f0_0, 4, 1;
    %load/vec4 v0x60000055fcc0_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x60000055fc30_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x60000055fb10_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x60000055fba0_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055f210_0, 4, 1;
    %load/vec4 v0x60000055fa80_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x60000055fc30_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x60000055fb10_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x60000055fba0_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x60000055fcc0_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055efd0_0, 4, 1;
    %load/vec4 v0x60000055f180_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000005203f0_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x60000055f060_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000005202d0_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x60000055f0f0_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600000520360_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055e370, 4, 0;
    %load/vec4 v0x60000055f690_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x60000055f210_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600000520480_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055e370, 4, 0;
    %load/vec4 v0x600000520120_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055ea30, 4, 0;
    %load/vec4 v0x6000005201b0_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055eac0_0, 4, 1;
    %load/vec4 v0x600000520000_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x60000055efd0_0;
    %load/vec4 v0x60000055e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600000520240_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055e370, 4, 0;
    %load/vec4 v0x60000055eeb0_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055ea30, 4, 0;
    %load/vec4 v0x60000055ef40_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055eac0_0, 4, 1;
    %load/vec4 v0x60000055ed90_0;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4a v0x60000055ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000055e2e0_0;
    %store/vec4 v0x60000055e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x60000055e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000055e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14cf6b800;
T_74 ;
    %wait E_0x600002202680;
    %load/vec4 v0x60000055e6d0_0;
    %assign/vec4 v0x60000055e760_0, 0;
    %load/vec4 v0x60000055e520_0;
    %assign/vec4 v0x60000055e5b0_0, 0;
    %load/vec4 v0x60000055e910_0;
    %assign/vec4 v0x60000055e9a0_0, 0;
    %load/vec4 v0x60000055e400_0;
    %assign/vec4 v0x60000055e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14cf6b800;
T_75 ;
    %wait E_0x600002202480;
    %load/vec4 v0x60000055e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000055e7f0, 4;
    %store/vec4 v0x60000055f8d0_0, 0, 256;
    %load/vec4 v0x60000055e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000055e7f0, 4;
    %store/vec4 v0x60000055f3c0_0, 0, 256;
    %load/vec4 v0x60000055e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000055e7f0, 4;
    %store/vec4 v0x60000055ff00_0, 0, 256;
    %load/vec4 v0x60000055e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000055e7f0, 4;
    %store/vec4 v0x60000055ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14cf96670;
T_76 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000526010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000524360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005243f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000005246c0_0;
    %assign/vec4 v0x6000005243f0_0, 0;
    %load/vec4 v0x6000005246c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000005245a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000005242d0, 4;
    %assign/vec4 v0x600000524360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14cf96670;
T_77 ;
    %wait E_0x600002202680;
    %load/vec4 v0x600000525d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600000525cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600000525c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600000525b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000525b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000005242d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14cf96670;
T_78 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000526010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000526be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000526b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005230f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000523180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000525680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000523060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600000525710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000526be0_0, 0;
    %load/vec4 v0x600000524e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600000526b50_0, 0;
    %load/vec4 v0x600000525710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000005230f0_0, 0;
    %load/vec4 v0x6000005230f0_0;
    %assign/vec4 v0x600000523180_0, 0;
    %load/vec4 v0x6000005255f0_0;
    %assign/vec4 v0x600000525680_0, 0;
    %load/vec4 v0x600000524ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600000523060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14cf96670;
T_79 ;
    %wait E_0x60000223f800;
    %load/vec4 v0x600000526010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000525710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000524ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000005253b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000524e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005255f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000525440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000524f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000005255f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000524f30_0, 0;
    %load/vec4 v0x600000526370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600000525200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600000525710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600000525710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000005253b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000005253b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600000525710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000525440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000005253b0_0, 0;
    %load/vec4 v0x600000524870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000525440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000524e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000525710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000005259e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600000524e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000524e10_0, 0;
    %load/vec4 v0x600000524e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000005255f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000524ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000525710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600000524bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600000524ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000524ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600000526250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000525710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000005253b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000525710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000524f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000525710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14cf9b860;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005277b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000527f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005282d0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000528360_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005278d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000528000_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000527a80_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000005279f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000527c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000527b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000527de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000527060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000526e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000527690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005272a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005274e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005273c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000527210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000527330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14cf9b860;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000005277b0_0;
    %inv;
    %store/vec4 v0x6000005277b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14cf9b860;
T_82 ;
    %vpi_call/w 3 109 "$display", "\000" {0 0 0};
    %vpi_call/w 3 110 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 111 "$display", "\342\225\221     Multi-Channel Conv2D Test: im2col + GEMM approach        \342\225\221" {0 0 0};
    %vpi_call/w 3 112 "$display", "\342\225\221     4 output channels, 4 positions, 4 features               \342\225\221" {0 0 0};
    %vpi_call/w 3 113 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000527840_0, 0, 32;
    %vpi_call/w 3 121 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055cea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055d3b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055d8c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055ddd0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055cea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055d3b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055d8c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000055ddd0, 4, 0;
    %vpi_call/w 3 149 "$display", "  Weights: 4\303\2274 (4 output channels \303\227 4 features)" {0 0 0};
    %vpi_call/w 3 150 "$display", "  Patches: 4\303\2274 (4 features \303\227 4 positions)" {0 0 0};
    %vpi_call/w 3 151 "$display", "  Expected output: 4\303\2274, all 4s" {0 0 0};
    %vpi_call/w 3 156 "$display", "\000" {0 0 0};
    %vpi_call/w 3 157 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600000527960_0;
    %store/vec4a v0x6000005242d0, 4, 0;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000527960_0;
    %store/vec4a v0x6000005242d0, 4, 0;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600000527960_0;
    %store/vec4a v0x6000005242d0, 4, 0;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 167 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 168 "$display", "  Single GEMM: Output = Patches \303\227 Weights" {0 0 0};
    %vpi_call/w 3 173 "$display", "\000" {0 0 0};
    %vpi_call/w 3 174 "$display", "[EXEC] Running conv2d via GEMM..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000527f00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000527f00_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x60000223ee40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000005282d0_0, 0, 1;
    %wait E_0x600002202680;
    %wait E_0x600002202680;
    %wait E_0x60000223ee40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000005282d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600000527960_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600002202680;
    %load/vec4 v0x6000005281b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 188 "$display", "  Completed in %0d cycles", v0x600000527960_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600000527960_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 194 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600000527840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 203 "$display", "\000" {0 0 0};
    %vpi_call/w 3 204 "$display", "[VERIFY] Checking conv2d output..." {0 0 0};
    %vpi_call/w 3 207 "$display", "  Output rows (should all be [4,4,4,4]):" {0 0 0};
    %vpi_call/w 3 210 "$display", "    Row 0: %h", &APV<v0x60000055cea0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600000527960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055cea0, 4;
    %load/vec4 v0x600000527960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600000526c70_0, 0, 32;
    %load/vec4 v0x600000526c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 214 "$display", "    FAIL: Output[0,%0d] = %0d, expected 4", v0x600000527960_0, v0x600000526c70_0 {0 0 0};
    %load/vec4 v0x600000527840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527840_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 220 "$display", "    Row 1: %h", &APV<v0x60000055d3b0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x600000527960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.11, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055d3b0, 4;
    %load/vec4 v0x600000527960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600000526c70_0, 0, 32;
    %load/vec4 v0x600000526c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 224 "$display", "    FAIL: Output[1,%0d] = %0d, expected 4", v0x600000527960_0, v0x600000526c70_0 {0 0 0};
    %load/vec4 v0x600000527840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527840_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %jmp T_82.10;
T_82.11 ;
    %vpi_call/w 3 230 "$display", "    Row 2: %h", &APV<v0x60000055d8c0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600000527960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.15, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055d8c0, 4;
    %load/vec4 v0x600000527960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600000526c70_0, 0, 32;
    %load/vec4 v0x600000526c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.16, 4;
    %vpi_call/w 3 234 "$display", "    FAIL: Output[2,%0d] = %0d, expected 4", v0x600000527960_0, v0x600000526c70_0 {0 0 0};
    %load/vec4 v0x600000527840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527840_0, 0, 32;
T_82.16 ;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %jmp T_82.14;
T_82.15 ;
    %vpi_call/w 3 240 "$display", "    Row 3: %h", &APV<v0x60000055ddd0, 8, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
T_82.18 ;
    %load/vec4 v0x600000527960_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.19, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000055ddd0, 4;
    %load/vec4 v0x600000527960_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x600000526c70_0, 0, 32;
    %load/vec4 v0x600000526c70_0;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_82.20, 4;
    %vpi_call/w 3 244 "$display", "    FAIL: Output[3,%0d] = %0d, expected 4", v0x600000527960_0, v0x600000526c70_0 {0 0 0};
    %load/vec4 v0x600000527840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527840_0, 0, 32;
T_82.20 ;
    %load/vec4 v0x600000527960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000527960_0, 0, 32;
    %jmp T_82.18;
T_82.19 ;
    %load/vec4 v0x600000527840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.22, 4;
    %vpi_call/w 3 250 "$display", "    All 16 output values correct!" {0 0 0};
T_82.22 ;
    %vpi_call/w 3 256 "$display", "\000" {0 0 0};
    %vpi_call/w 3 257 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 258 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 259 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600000527840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 261 "$display", "\342\225\221   PASSED: Multi-Channel Conv2D (im2col + GEMM)              \342\225\221" {0 0 0};
    %vpi_call/w 3 262 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 263 "$display", ">>> CONV2D MULTICHANNEL TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 265 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600000527840_0 {0 0 0};
    %vpi_call/w 3 266 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 267 "$display", ">>> CONV2D MULTICHANNEL TEST FAILED <<<" {0 0 0};
T_82.25 ;
    %delay 100000, 0;
    %vpi_call/w 3 271 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14cf9b860;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 276 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 277 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_conv2d_multichannel.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
