#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  3 18:47:46 2024
# Process ID: 38360
# Current directory: C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38188 C:\Users\chris\OneDrive\Documentos\ViCON\ViCON\2.FPGA\1.FPGA_Project\1.FPGA_Project.xpr
# Log file: C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/vivado.log
# Journal file: C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FT245_IF.vhd C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FT245.vhd C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DISPLAY_bb.vhd C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FIFO.vhd C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/TOP.vhd C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/DEBOUNCE_bb.vhd C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/FT245_RxIF.vhd C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/EDGE_bb.vhd}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/Basys3_GPIO.xdc
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 10 clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.ip_user_files -ipstatic_source_dir C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.cache/compile_simlib/modelsim} {questa=C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.cache/compile_simlib/questa} {riviera=C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.cache/compile_simlib/riviera} {activehdl=C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source TOP.tcl
cd ./
ls
exec ls
cd ../
exec ls
cd ./2.SRC
run sum.tcl
run sim.tcl
exec ls
run sim.tcl
run 'sim.tcl'
run "sim.tcl"
source sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FT245 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FT245 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
source sim.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
source sim.tcl
source sim.tcl
close_sim
update_compile_order -fileset sources_1
