Analysis & Synthesis report for Tarea1_Clock
Tue Aug 22 08:47:37 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 17. Source assignments for Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 18. Source assignments for Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated
 19. Source assignments for Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated
 20. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_demux:cmd_demux
 21. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux
 22. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_001
 23. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_002
 24. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_003
 25. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_004
 26. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_005
 27. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_006
 28. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_007
 29. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_008
 30. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_009
 31. Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_010
 32. Source assignments for Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_demux:cmd_demux
 33. Source assignments for Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_demux:rsp_demux
 34. Source assignments for Design1:desi1|altera_reset_controller:rst_controller
 35. Source assignments for Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a
 38. Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 39. Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b
 40. Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: Design1:desi1|Design1_ram_0:ram_0
 42. Parameter Settings for User Entity Instance: Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: Design1:desi1|Design1_rom_0:rom_0
 44. Parameter Settings for User Entity Instance: Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 46. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator
 47. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 48. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator
 49. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator
 50. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator
 51. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator
 52. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator
 53. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator
 54. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator
 55. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator
 56. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator
 57. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 58. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent
 59. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 60. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo
 61. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 62. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent
 65. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent
 68. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent
 71. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent
 74. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent
 77. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent
 80. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent
 83. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent
 86. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent
 89. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router|Design1_mm_interconnect_0_router_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_001|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_002|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_003|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_004|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_005|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_006|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_007|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_008|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_009|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_010|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_011|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
106. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
107. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
108. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
109. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
110. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
111. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
112. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
113. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
114. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
115. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
116. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
117. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator
118. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
119. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent
120. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router:router|Design1_mm_interconnect_1_router_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router_001:router_001|Design1_mm_interconnect_1_router_001_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
125. Parameter Settings for User Entity Instance: Design1:desi1|altera_reset_controller:rst_controller
126. Parameter Settings for User Entity Instance: Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
127. Parameter Settings for User Entity Instance: Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
128. altsyncram Parameter Settings by Entity Instance
129. Port Connectivity Checks: "Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
130. Port Connectivity Checks: "Design1:desi1|altera_reset_controller:rst_controller"
131. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router_001:router_001|Design1_mm_interconnect_1_router_001_default_decode:the_default_decode"
132. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router:router|Design1_mm_interconnect_1_router_default_decode:the_default_decode"
133. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo"
134. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent"
135. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
136. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator"
137. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
138. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
139. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_001|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode"
140. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router|Design1_mm_interconnect_0_router_default_decode:the_default_decode"
141. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo"
142. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent"
143. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo"
144. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent"
145. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo"
146. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent"
147. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo"
148. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent"
149. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo"
150. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent"
151. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo"
152. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent"
153. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo"
154. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent"
155. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo"
156. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent"
157. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo"
158. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent"
159. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
160. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
161. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo"
162. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent"
163. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
164. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator"
165. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator"
166. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator"
167. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator"
168. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator"
169. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator"
170. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator"
171. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator"
172. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator"
173. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
174. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator"
175. Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
176. Port Connectivity Checks: "Design1:desi1|Design1_rom_0:rom_0"
177. Port Connectivity Checks: "Design1:desi1|Design1_ram_0:ram_0"
178. Port Connectivity Checks: "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_test_bench:the_Design1_nios2_gen2_0_cpu_test_bench"
179. Port Connectivity Checks: "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0"
180. Post-Synthesis Netlist Statistics for Top Partition
181. Elapsed Time Per Partition
182. Analysis & Synthesis Messages
183. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 22 08:47:37 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; Tarea1_Clock                                   ;
; Top-level Entity Name           ; tarea_1_clock                                  ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 492                                            ;
; Total pins                      ; 50                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 198,656                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; tarea_1_clock      ; Tarea1_Clock       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                   ; Library ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tarea_1_clock.sv                                                                                                                               ; yes             ; User SystemVerilog HDL File            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/tarea_1_clock.sv                                                                        ;         ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/design1.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/design1.v                                                                 ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_irq_mapper.sv                                          ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v                                    ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v                  ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv                         ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv                           ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv                            ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv                        ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv                         ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv                           ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v                                    ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v                                    ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv                         ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv                           ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv                            ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv                        ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv                           ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0.v                                         ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v                                     ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v                                     ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v                          ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_miliseconds_0.v                                    ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_miliseconds_0.v                                    ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_selectmode_0.v                                     ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_selectmode_0.v                                     ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_start_0.v                                          ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_pio_start_0.v                                          ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_ram_0.v                                                ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_ram_0.v                                                ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_rom_0.v                                                ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_rom_0.v                                                ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_timer_0.v                                              ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/design1_timer_0.v                                              ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_avalon_sc_fifo.v                                        ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv                                    ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv                            ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_master_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_master_agent.sv                                  ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_master_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_master_translator.sv                             ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv                                   ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_slave_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_merlin_slave_translator.sv                              ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_reset_controller.v                                      ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_reset_controller.v                                      ; Design1 ;
; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_reset_synchronizer.v                                    ; yes             ; Auto-Found Verilog HDL File            ; c:/users/zaet/desktop/ce4303-operating_systems/tarea_1/db/ip/design1/submodules/altera_reset_synchronizer.v                                    ; Design1 ;
; altsyncram.tdf                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;         ;
; stratix_ram_block.inc                                                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;         ;
; lpm_mux.inc                                                                                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;         ;
; lpm_decode.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;         ;
; aglobal221.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                       ;         ;
; a_rdenreg.inc                                                                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;         ;
; altrom.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                           ;         ;
; altram.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                           ;         ;
; altdpram.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                         ;         ;
; db/altsyncram_msi1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_msi1.tdf                                                                  ;         ;
; db/altsyncram_g6m1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_g6m1.tdf                                                                  ;         ;
; Design1_RAM_0.hex                                                                                                                              ; yes             ; Auto-Found Memory Initialization File  ; Design1_RAM_0.hex                                                                                                                              ;         ;
; db/altsyncram_j6m1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_j6m1.tdf                                                                  ;         ;
; Design1_rom_0.hex                                                                                                                              ; yes             ; Auto-Found Memory Initialization File  ; Design1_rom_0.hex                                                                                                                              ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 428       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 656       ;
;     -- 7 input functions                    ; 4         ;
;     -- 6 input functions                    ; 149       ;
;     -- 5 input functions                    ; 178       ;
;     -- 4 input functions                    ; 96        ;
;     -- <=3 input functions                  ; 229       ;
;                                             ;           ;
; Dedicated logic registers                   ; 492       ;
;                                             ;           ;
; I/O pins                                    ; 50        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 198656    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 620       ;
; Total fan-out                               ; 6634      ;
; Average fan-out                             ; 4.82      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                           ; Entity Name                                     ; Library Name ;
+--------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |tarea_1_clock                                                                                         ; 656 (1)             ; 492 (0)                   ; 198656            ; 0          ; 50   ; 0            ; |tarea_1_clock                                                                                                                                                                                                                                ; tarea_1_clock                                   ; work         ;
;    |Design1:desi1|                                                                                     ; 655 (0)             ; 492 (0)                   ; 198656            ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1                                                                                                                                                                                                                  ; Design1                                         ; Design1      ;
;       |Design1_mm_interconnect_0:mm_interconnect_0|                                                    ; 162 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                      ; Design1_mm_interconnect_0                       ; Design1      ;
;          |Design1_mm_interconnect_0_cmd_demux:cmd_demux|                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                        ; Design1_mm_interconnect_0_cmd_demux             ; Design1      ;
;          |Design1_mm_interconnect_0_router:router|                                                     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router                                                                                                                              ; Design1_mm_interconnect_0_router                ; Design1      ;
;          |Design1_mm_interconnect_0_rsp_mux:rsp_mux|                                                   ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                            ; Design1_mm_interconnect_0_rsp_mux               ; Design1      ;
;          |altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo                                                                                                            ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo                                                                                                            ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|                                       ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo                                                                                                                ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|                                       ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo                                                                                                                ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|                                       ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo                                                                                                                ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|                                       ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo                                                                                                                ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo                                                                                                             ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|                                         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo                                                                                                                  ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|                                          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo                                                                                                                   ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|                                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo                                                                                                                        ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                             ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                      ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                            ; altera_merlin_master_agent                      ; Design1      ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                         ; 10 (10)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                  ; altera_merlin_master_translator                 ; Design1      ;
;          |altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent                                                                                                                 ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:pio_minutes_0_s1_agent|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent                                                                                                                     ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:pio_minutes_1_s1_agent|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent                                                                                                                     ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:pio_seconds_0_s1_agent|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent                                                                                                                     ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:pio_seconds_1_s1_agent|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent                                                                                                                     ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:pio_selectmode_0_s1_agent|                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent                                                                                                                  ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:pio_start_0_s1_agent|                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent                                                                                                                       ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:pio_stop_0_s1_agent|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent                                                                                                                        ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                           ; altera_merlin_slave_agent                       ; Design1      ;
;          |altera_merlin_slave_translator:pio_miliseconds_0_s1_translator|                              ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator                                                                                                       ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_miliseconds_1_s1_translator|                              ; 5 (5)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator                                                                                                       ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_minutes_0_s1_translator|                                  ; 5 (5)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator                                                                                                           ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_minutes_1_s1_translator|                                  ; 4 (4)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator                                                                                                           ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_seconds_0_s1_translator|                                  ; 5 (5)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator                                                                                                           ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_seconds_1_s1_translator|                                  ; 4 (4)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator                                                                                                           ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_selectmode_0_s1_translator|                               ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator                                                                                                        ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_start_0_s1_translator|                                    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator                                                                                                             ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:pio_stop_0_s1_translator|                                     ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator                                                                                                              ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:ram_0_s1_translator|                                          ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator                                                                                                                   ; altera_merlin_slave_translator                  ; Design1      ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                        ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                 ; altera_merlin_slave_translator                  ; Design1      ;
;       |Design1_mm_interconnect_1:mm_interconnect_1|                                                    ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                      ; Design1_mm_interconnect_1                       ; Design1      ;
;          |altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|                                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo                                                                                                                        ; altera_avalon_sc_fifo                           ; Design1      ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                           ; altera_merlin_master_translator                 ; Design1      ;
;          |altera_merlin_slave_translator:rom_0_s1_translator|                                          ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator                                                                                                                   ; altera_merlin_slave_translator                  ; Design1      ;
;       |Design1_nios2_gen2_0:nios2_gen2_0|                                                              ; 420 (0)             ; 298 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                ; Design1_nios2_gen2_0                            ; Design1      ;
;          |Design1_nios2_gen2_0_cpu:cpu|                                                                ; 420 (420)           ; 298 (298)                 ; 2048              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu                                                                                                                                                   ; Design1_nios2_gen2_0_cpu                        ; Design1      ;
;             |Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a                                                          ; Design1_nios2_gen2_0_cpu_register_bank_a_module ; Design1      ;
;                |altsyncram:the_altsyncram|                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                      ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ; altsyncram_msi1                                 ; work         ;
;             |Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b                                                          ; Design1_nios2_gen2_0_cpu_register_bank_b_module ; Design1      ;
;                |altsyncram:the_altsyncram|                                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                      ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ; altsyncram_msi1                                 ; work         ;
;       |Design1_pio_miliseconds_0:pio_miliseconds_0|                                                    ; 4 (4)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_miliseconds_0                                                                                                                                                                      ; Design1_pio_miliseconds_0                       ; Design1      ;
;       |Design1_pio_miliseconds_0:pio_miliseconds_1|                                                    ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_miliseconds_1                                                                                                                                                                      ; Design1_pio_miliseconds_0                       ; Design1      ;
;       |Design1_pio_miliseconds_0:pio_minutes_0|                                                        ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_minutes_0                                                                                                                                                                          ; Design1_pio_miliseconds_0                       ; Design1      ;
;       |Design1_pio_miliseconds_0:pio_minutes_1|                                                        ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_minutes_1                                                                                                                                                                          ; Design1_pio_miliseconds_0                       ; Design1      ;
;       |Design1_pio_miliseconds_0:pio_seconds_0|                                                        ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_seconds_0                                                                                                                                                                          ; Design1_pio_miliseconds_0                       ; Design1      ;
;       |Design1_pio_miliseconds_0:pio_seconds_1|                                                        ; 2 (2)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_seconds_1                                                                                                                                                                          ; Design1_pio_miliseconds_0                       ; Design1      ;
;       |Design1_pio_selectmode_0:pio_selectmode_0|                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0                                                                                                                                                                        ; Design1_pio_selectmode_0                        ; Design1      ;
;       |Design1_pio_start_0:pio_start_0|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_start_0:pio_start_0                                                                                                                                                                                  ; Design1_pio_start_0                             ; Design1      ;
;       |Design1_pio_start_0:pio_stop_0|                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_pio_start_0:pio_stop_0                                                                                                                                                                                   ; Design1_pio_start_0                             ; Design1      ;
;       |Design1_ram_0:ram_0|                                                                            ; 1 (1)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_ram_0:ram_0                                                                                                                                                                                              ; Design1_ram_0                                   ; Design1      ;
;          |altsyncram:the_altsyncram|                                                                   ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram                                                                                                                                                                    ; altsyncram                                      ; work         ;
;             |altsyncram_g6m1:auto_generated|                                                           ; 0 (0)               ; 0 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated                                                                                                                                     ; altsyncram_g6m1                                 ; work         ;
;       |Design1_rom_0:rom_0|                                                                            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_rom_0:rom_0                                                                                                                                                                                              ; Design1_rom_0                                   ; Design1      ;
;          |altsyncram:the_altsyncram|                                                                   ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram                                                                                                                                                                    ; altsyncram                                      ; work         ;
;             |altsyncram_j6m1:auto_generated|                                                           ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated                                                                                                                                     ; altsyncram_j6m1                                 ; work         ;
;       |Design1_timer_0:timer_0|                                                                        ; 47 (47)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|Design1_timer_0:timer_0                                                                                                                                                                                          ; Design1_timer_0                                 ; Design1      ;
;       |altera_reset_controller:rst_controller|                                                         ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|altera_reset_controller:rst_controller                                                                                                                                                                           ; altera_reset_controller                         ; Design1      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                              ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                            ; altera_reset_synchronizer                       ; Design1      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tarea_1_clock|Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                ; altera_reset_synchronizer                       ; Design1      ;
+--------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None              ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None              ;
; Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; Design1_RAM_0.hex ;
; Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536  ; Design1_rom_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                        ; IP Include File                                                     ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1                                                                                                                                                                                           ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_irq_mapper               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_irq_mapper:irq_mapper                                                                                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0                                                                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                           ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent                                                                                          ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo                                                                                     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator                                                                                ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent                                                                                          ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo                                                                                     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator                                                                                ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent                                                                                              ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo                                                                                         ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator                                                                                    ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent                                                                                              ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo                                                                                         ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator                                                                                    ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent                                                                                              ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo                                                                                         ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator                                                                                    ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent                                                                                              ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo                                                                                         ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator                                                                                    ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent                                                                                           ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo                                                                                      ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent                                                                                                ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo                                                                                           ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator                                                                                      ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo                                                                                            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator                                                                                       ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent                                                                                                      ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator                                                                                            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router                                                                                                       ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_001                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_002                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_003                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_004                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_005                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_006                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_007                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_008                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_009                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_010                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_011                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                             ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                    ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                          ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1                                                                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                              ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                    ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent                                                                                                      ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator                                                                                            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router:router                                                                                                       ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router_001:router_001                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                     ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_nios2_gen2               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                         ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu                                                                                                                            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_miliseconds_0                                                                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_miliseconds_1                                                                                                                                               ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_minutes_0                                                                                                                                                   ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_minutes_1                                                                                                                                                   ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_seconds_0                                                                                                                                                   ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_miliseconds_0:pio_seconds_1                                                                                                                                                   ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0                                                                                                                                                 ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_start_0:pio_start_0                                                                                                                                                           ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_pio               ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_pio_start_0:pio_stop_0                                                                                                                                                            ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_ram_0:ram_0                                                                                                                                                                       ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_rom_0:rom_0                                                                                                                                                                       ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|altera_reset_controller:rst_controller                                                                                                                                                    ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
; Altera ; altera_avalon_timer             ; 22.1    ; N/A          ; N/A          ; |tarea_1_clock|Design1:desi1|Design1_timer_0:timer_0                                                                                                                                                                   ; C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/Design1.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator|av_chipselect_pre                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator|av_readdata_pre[7..31]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator|av_chipselect_pre                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator|av_readdata_pre[7..31]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator|av_chipselect_pre                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator|av_readdata_pre[7..31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator|av_readdata_pre[7..31]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator|av_chipselect_pre                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator|av_readdata_pre[7..31]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator|av_chipselect_pre                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator|av_readdata_pre[7..31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator|av_chipselect_pre                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[2..15]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[1..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[1..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[2..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][52]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][70]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][79]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][78]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][77]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][76]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][79]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][78]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][77]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][76]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][79]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][78]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][77]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][79]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][78]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][77]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][76]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][79]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][78]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][77]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][79]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][78]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][79]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][78]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][77]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][76]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[1..31]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[1..31]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[2..31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2..15]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][70]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][52]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][79]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][78]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][77]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][76]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][79]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][78]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][77]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][76]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][79]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][78]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][77]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][79]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][78]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][77]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][79]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][78]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][77]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][76]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][79]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][78]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][77]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][79]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][78]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][79]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][78]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][77]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][76]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][49]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][85]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][56]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][85]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][55]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][85]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][57]                                                                         ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][64]                                                                      ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][63]                                                                         ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][64]                                                                      ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][63]                                                                          ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][64]                                                                       ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][57]                                                                          ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][64]                                                                       ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][57]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][57]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][57]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][64]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][63]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][64]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][63]                                                                    ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][64]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][57]                                                                    ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][64]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][57]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][57]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][64]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][63]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][64]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][57]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][64]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][63]                                                                             ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][57]                                                                             ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][63]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][64]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][57]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][64]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator|waitrequest_reset_override                                              ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator|waitrequest_reset_override                                              ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator|waitrequest_reset_override                                                  ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator|waitrequest_reset_override                                                  ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator|waitrequest_reset_override                                                  ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator|waitrequest_reset_override                                                  ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|waitrequest_reset_override                                               ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|waitrequest_reset_override                                                    ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|waitrequest_reset_override                                                     ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator|waitrequest_reset_override                                                          ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                        ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                      ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator|waitrequest_reset_override                                                          ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][63]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][57]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][64]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][57]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][63]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][57]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][64]                                                                   ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][57]                                                                ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][64]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][64]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][64]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][63]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][64]                                                                       ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][57]                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][63]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][57]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][64]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][57]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][63]                                                                             ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][57]                                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                             ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][57]                                                                          ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][63]                                                                    ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][57]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][64]                                                                    ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][57]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][63]                                                                          ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][57]                                                                       ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][64]                                                                          ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][57]                                                                       ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][63]                                                                         ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][57]                                                                      ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][64]                                                                         ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][57]                                                                      ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][55]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][49]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][56]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][49]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][85]                                                                               ; Merged with Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][49]                                                                            ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ; Merged with Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]             ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]       ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]        ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]        ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ; Merged with Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]             ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][85]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][64]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][64]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][64]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][64]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][64]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][64]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][64]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][64]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][64]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][64]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][49]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][57]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][57]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][65]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][57]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][65]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]        ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][57]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]     ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][57]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]     ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][57]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][65]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][57]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][65]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][57]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]     ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][57]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]     ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][57]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][65]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][57]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]           ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][57]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][65]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][57]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][65]                                                                         ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][65]                                                                          ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][65]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][65]                                                                    ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][65]                                                                       ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][65]                                                                   ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][65]                                                                             ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][65]                                                                               ; Lost fanout                                                                                                                                                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][97]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][97]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][97]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][97]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][97]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][97]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][97]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][97]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][97]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][97]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][97]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                    ;
; Total Number of Removed Registers = 789                                                                                                                                                          ;                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][79]       ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][79],                                                          ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy       ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][79]        ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][79],                                                           ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy        ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][79]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][79],                                                        ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][79]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][79],                                                        ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][79] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][79],                                                    ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][79]  ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][79],                                                     ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy  ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][79]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][79],                                                        ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][79]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][79],                                                        ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][79] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][79],                                                    ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][79]           ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][79],                                                              ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy           ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][79]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][79],                                                                ;
;                                                                                                                                ;                           ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][85]             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][49],                                                                ;
;                                                                                                                                ; due to stuck port data_in ; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[3]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[3]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[2]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[31]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[31]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[30]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[30]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[29]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[29]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[28]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[28]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[27]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[27]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[26]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[26]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[25]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[25]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[24]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[24]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[23]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[23]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[22]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[22]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[21]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[21]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[20]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[20]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[19]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[19]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[18]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[18]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[17]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[17]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[16]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[16]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[15]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[15]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[14]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[14]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[13]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[13]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[12]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[12]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[11]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[11]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[10]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[10]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[9]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[9]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[8]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[8]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[7]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[7]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[6]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[6]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[5]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[5]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[4]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[4]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[3]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[3]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[2]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[2]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_stop_0|readdata[1]                                                                       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|av_readdata_pre[1]                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[31]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[31]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[30]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[30]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[29]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[29]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[28]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[28]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[27]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[27]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[26]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[26]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[25]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[25]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[24]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[24]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[23]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[23]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[22]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[22]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[21]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[21]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[20]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[20]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[19]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[19]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[18]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[18]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[17]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[17]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[16]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[16]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[15]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[15]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[14]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[14]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[13]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[13]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[12]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[12]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[11]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[11]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[10]                                                                     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[10]                                             ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[9]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[9]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[8]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[8]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[7]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[7]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[6]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[6]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[5]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[5]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[4]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[4]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[3]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[3]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[2]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[2]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_start_0:pio_start_0|readdata[1]                                                                      ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|av_readdata_pre[1]                                              ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[31]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[31]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[30]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[30]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[29]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[29]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[28]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[28]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[27]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[27]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[26]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[26]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[25]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[25]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[24]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[24]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[23]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[23]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[22]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[22]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[21]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[21]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[20]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[20]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[19]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[19]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[18]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[18]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[17]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[17]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[16]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[16]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[15]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[15]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[14]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[14]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[13]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[13]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[12]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[12]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[11]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[11]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[10]                                                           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[10]                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[9]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[9]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[8]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[8]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[7]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[7]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[6]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[6]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[5]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[5]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[4]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[4]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[3]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[3]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0|readdata[2]                                                            ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|av_readdata_pre[2]                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                       ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                     ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                 ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                  ; Stuck at GND              ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][52]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][52]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][70]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][70]                                                                 ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[15]                                                                             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][78]       ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][78]                                                           ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][77]       ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][77]                                                           ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][76]       ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][76]                                                           ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[14]                                                                             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][78]        ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][78]                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][77]        ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][77]                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][76]        ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][76]                                                            ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[13]                                                                             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][78]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][78]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][77]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][77]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][76]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][76]                                                         ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[12]                                                                             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12]                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][78]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][78]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][77]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][77]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][76]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][76]                                                         ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[11]                                                                             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][78] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][78]                                                     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][77] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][77]                                                     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][76] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][76]                                                     ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[10]                                                                             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][78]  ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][78]                                                      ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][77]  ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][77]                                                      ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][76]  ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][76]                                                      ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[9]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][78]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][78]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][77]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][77]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][76]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][76]                                                         ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[8]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][78]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][78]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][77]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][77]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][76]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][76]                                                         ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[7]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][78] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][78]                                                     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][77] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][77]                                                     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][76] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][76]                                                     ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[6]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][78]           ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][78]                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]           ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]           ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                               ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[5]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][78]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][78]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][77]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][77]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][76]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][76]                                                                 ;
; Design1:desi1|Design1_timer_0:timer_0|readdata[4]                                                                              ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]                                                  ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][64]       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][57]                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][64]        ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][57]                                                            ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][64]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][57]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][64]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][57]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][64] ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][57]                                                     ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][64]  ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][57]                                                      ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][64]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][57]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][64]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][57]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][64] ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][57]                                                     ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][57]                                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][64]             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][57]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[0][57]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo|mem[1][57]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][65]       ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][65]                                                           ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][65]        ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][65]                                                            ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][65]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][65]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][65]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][65]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][65] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][65]                                                     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][65]  ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][65]                                                      ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][65]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][65]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][65]     ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][65]                                                         ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][65] ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][65]                                                     ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]           ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][65]                                                               ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][65]             ; Lost Fanouts              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][65]                                                                 ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[1][97]             ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo|mem[0][97]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][97]           ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][97]                                                               ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[1][97] ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo|mem[0][97]                                                     ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[1][97]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo|mem[0][97]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[1][97]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo|mem[0][97]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[1][97]  ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo|mem[0][97]                                                      ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[1][97] ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo|mem[0][97]                                                     ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[1][97]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo|mem[0][97]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[1][97]     ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo|mem[0][97]                                                         ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[1][97]        ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo|mem[0][97]                                                            ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[1][97]       ; Stuck at GND              ; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo|mem[0][97]                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 492   ;
; Number of registers using Synchronous Clear  ; 155   ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 479   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 127   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest    ; 24      ;
; Design1:desi1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                ; 1       ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                             ; 1       ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                             ; 4       ;
; Design1:desi1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                ; 2       ;
; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|i_read                                                     ; 5       ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                             ; 1       ;
; Design1:desi1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                ; 1       ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                             ; 1       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[3]                                                                               ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[2]                                                                               ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[1]                                                                               ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[0]                                                                               ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[15]                                                                              ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[14]                                                                              ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[9]                                                                               ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[8]                                                                               ; 2       ;
; Design1:desi1|Design1_timer_0:timer_0|internal_counter[6]                                                                               ; 2       ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1       ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 21                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator|wait_latency_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator|wait_latency_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator|wait_latency_counter[0]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator|wait_latency_counter[1]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator|wait_latency_counter[1]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator|wait_latency_counter[1]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator|wait_latency_counter[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator|wait_latency_counter[0]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator|wait_latency_counter[0]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|E_src1[2]                                                           ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|E_src1[22]                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|E_src2[4]                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|E_src2[9]                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|E_src2[27]                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|F_pc[9]                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|E_logic_result[14]                                                  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |tarea_1_clock|Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |tarea_1_clock|Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router|src_channel[1]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for Design1:desi1|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_ram_0:ram_0 ;
+----------------+-------------------+-------------------------------------------+
; Parameter Name ; Value             ; Type                                      ;
+----------------+-------------------+-------------------------------------------+
; INIT_FILE      ; Design1_ram_0.hex ; String                                    ;
+----------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; Design1_ram_0.hex    ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_g6m1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_rom_0:rom_0 ;
+----------------+-------------------+-------------------------------------------+
; Parameter Name ; Value             ; Type                                      ;
+----------------+-------------------+-------------------------------------------+
; INIT_FILE      ; Design1_rom_0.hex ; String                                    ;
+----------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; Design1_rom_0.hex    ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_j6m1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router|Design1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_001|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_002|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_003|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_004|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_005|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_006|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_007|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_008|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_009|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_010|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_011|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 13    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 13    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 13    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 69    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 66    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 66    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 79    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 76    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 13    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 68    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 70    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 60    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 58    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 63    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 61    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 13    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 13    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router:router|Design1_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router_001:router_001|Design1_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                               ;
; Entity Instance                           ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                       ;
; Entity Instance                           ; Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                       ;
; Entity Instance                           ; Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                       ;
; Entity Instance                           ; Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router_001:router_001|Design1_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router:router|Design1_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_001|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router|Design1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_start_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_start_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_stop_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_stop_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_selectmode_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_selectmode_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_minutes_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_minutes_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_seconds_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_seconds_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_miliseconds_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_miliseconds_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_start_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_stop_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_selectmode_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_minutes_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_seconds_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_rom_0:rom_0" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                      ;
+--------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_ram_0:ram_0" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                      ;
+--------+-------+----------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_test_bench:the_Design1_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------+
; Port          ; Type   ; Severity ; Details                                 ;
+---------------+--------+----------+-----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                  ;
+---------------+--------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 492                         ;
;     CLR               ; 173                         ;
;     CLR SCLR          ; 115                         ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 53                          ;
;     ENA CLR           ; 82                          ;
;     ENA CLR SCLR      ; 19                          ;
;     ENA CLR SCLR SLD  ; 10                          ;
;     ENA CLR SLD       ; 16                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 656                         ;
;     arith             ; 61                          ;
;         1 data inputs ; 29                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 591                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 86                          ;
;         4 data inputs ; 95                          ;
;         5 data inputs ; 178                         ;
;         6 data inputs ; 149                         ;
; boundary_port         ; 50                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue Aug 22 08:47:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1_Clock -c Tarea1_Clock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12248): Elaborating Platform Designer system entity "Design1.qsys"
Info (12250): 2023.08.22.08:47:15 Progress: Loading Tarea_1/Design1.qsys
Info (12250): 2023.08.22.08:47:15 Progress: Reading input file
Info (12250): 2023.08.22.08:47:15 Progress: Adding clk_0 [clock_source 22.1]
Info (12250): 2023.08.22.08:47:15 Progress: Parameterizing module clk_0
Info (12250): 2023.08.22.08:47:15 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_miliseconds_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_miliseconds_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_miliseconds_1 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_miliseconds_1
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_minutes_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_minutes_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_minutes_1 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_minutes_1
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_seconds_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_seconds_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_seconds_1 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_seconds_1
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_selectmode_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_selectmode_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_start_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_start_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding pio_stop_0 [altera_avalon_pio 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module pio_stop_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding ram_0 [altera_avalon_onchip_memory2 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module ram_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding rom_0 [altera_avalon_onchip_memory2 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module rom_0
Info (12250): 2023.08.22.08:47:16 Progress: Adding timer_0 [altera_avalon_timer 22.1]
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing module timer_0
Info (12250): 2023.08.22.08:47:16 Progress: Building connections
Info (12250): 2023.08.22.08:47:16 Progress: Parameterizing connections
Info (12250): 2023.08.22.08:47:16 Progress: Validating
Info (12250): 2023.08.22.08:47:16 Progress: Done reading input file
Warning (12251): Design1.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs
Info (12250): Design1.pio_selectmode_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Design1.pio_start_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Design1.pio_stop_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Design1: Generating Design1 "Design1" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has address signal 13 bit wide, but the slave is 11 bit wide.
Info (12250): Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Nios2_gen2_0: "Design1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Pio_miliseconds_0: Starting RTL generation for module 'Design1_pio_miliseconds_0'
Info (12250): Pio_miliseconds_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_miliseconds_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0002_pio_miliseconds_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0002_pio_miliseconds_0_gen//Design1_pio_miliseconds_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_miliseconds_0: Done RTL generation for module 'Design1_pio_miliseconds_0'
Info (12250): Pio_miliseconds_0: "Design1" instantiated altera_avalon_pio "pio_miliseconds_0"
Info (12250): Pio_selectmode_0: Starting RTL generation for module 'Design1_pio_selectmode_0'
Info (12250): Pio_selectmode_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_selectmode_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0003_pio_selectmode_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0003_pio_selectmode_0_gen//Design1_pio_selectmode_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_selectmode_0: Done RTL generation for module 'Design1_pio_selectmode_0'
Info (12250): Pio_selectmode_0: "Design1" instantiated altera_avalon_pio "pio_selectmode_0"
Info (12250): Pio_start_0: Starting RTL generation for module 'Design1_pio_start_0'
Info (12250): Pio_start_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Design1_pio_start_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0004_pio_start_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0004_pio_start_0_gen//Design1_pio_start_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_start_0: Done RTL generation for module 'Design1_pio_start_0'
Info (12250): Pio_start_0: "Design1" instantiated altera_avalon_pio "pio_start_0"
Info (12250): Ram_0: Starting RTL generation for module 'Design1_ram_0'
Info (12250): Ram_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Design1_ram_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0005_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0005_ram_0_gen//Design1_ram_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ram_0: Done RTL generation for module 'Design1_ram_0'
Info (12250): Ram_0: "Design1" instantiated altera_avalon_onchip_memory2 "ram_0"
Info (12250): Rom_0: Starting RTL generation for module 'Design1_rom_0'
Info (12250): Rom_0:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Design1_rom_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0006_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0006_rom_0_gen//Design1_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Rom_0: Done RTL generation for module 'Design1_rom_0'
Info (12250): Rom_0: "Design1" instantiated altera_avalon_onchip_memory2 "rom_0"
Info (12250): Timer_0: Starting RTL generation for module 'Design1_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Design1_timer_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0007_timer_0_gen//Design1_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'Design1_timer_0'
Info (12250): Timer_0: "Design1" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Design1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "Design1" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "Design1" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "Design1" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'Design1_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Design1_nios2_gen2_0_cpu --dir=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9591_3832157848113405063.dir/0010_cpu_gen//Design1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.08.22 08:47:31 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.08.22 08:47:31 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.08.22 08:47:31 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.08.22 08:47:31 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.08.22 08:47:31 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2023.08.22 08:47:32 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Design1_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Ram_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_0_s1_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Ram_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_0_s1_agent"
Info (12250): Ram_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_0_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/Design1/submodules/altera_merlin_arbitrator.sv
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Design1: Done "Design1" with 31 modules, 40 files
Info (12249): Finished elaborating Platform Designer system entity "Design1.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file tarea_1_clock.sv
    Info (12023): Found entity 1: tarea_1_clock File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/tarea_1_clock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/design1.v
    Info (12023): Found entity 1: Design1 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_irq_mapper.sv
    Info (12023): Found entity 1: Design1_irq_mapper File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0.v
    Info (12023): Found entity 1: Design1_mm_interconnect_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Design1_mm_interconnect_0_avalon_st_adapter File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_0_cmd_demux File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_0_cmd_mux File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_0_router_default_decode File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Design1_mm_interconnect_0_router File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_0_router_001_default_decode File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Design1_mm_interconnect_0_router_001 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_0_rsp_demux File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_0_rsp_mux File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1.v
    Info (12023): Found entity 1: Design1_mm_interconnect_1 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_1_cmd_demux File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_1_cmd_mux File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_1_router_default_decode File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Design1_mm_interconnect_1_router File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_1_router_001_default_decode File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: Design1_mm_interconnect_1_router_001 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Design1_mm_interconnect_1_rsp_mux File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_nios2_gen2_0.v
    Info (12023): Found entity 1: Design1_nios2_gen2_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0.v Line: 9
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: Design1_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: Design1_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: Design1_nios2_gen2_0_cpu File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: Design1_nios2_gen2_0_cpu_test_bench File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_pio_miliseconds_0.v
    Info (12023): Found entity 1: Design1_pio_miliseconds_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_pio_miliseconds_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_pio_selectmode_0.v
    Info (12023): Found entity 1: Design1_pio_selectmode_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_pio_selectmode_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_pio_start_0.v
    Info (12023): Found entity 1: Design1_pio_start_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_pio_start_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_ram_0.v
    Info (12023): Found entity 1: Design1_ram_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_rom_0.v
    Info (12023): Found entity 1: Design1_rom_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/design1_timer_0.v
    Info (12023): Found entity 1: Design1_timer_0 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/design1/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/design1/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_synchronizer.v Line: 24
Info (12127): Elaborating entity "tarea_1_clock" for the top level hierarchy
Info (12128): Elaborating entity "Design1" for hierarchy "Design1:desi1" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/tarea_1_clock.sv Line: 32
Info (12128): Elaborating entity "Design1_nios2_gen2_0" for hierarchy "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 108
Info (12128): Elaborating entity "Design1_nios2_gen2_0_cpu" for hierarchy "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0.v Line: 43
Info (12128): Elaborating entity "Design1_nios2_gen2_0_cpu_test_bench" for hierarchy "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_test_bench:the_Design1_nios2_gen2_0_cpu_test_bench" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 829
Info (12128): Elaborating entity "Design1_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 1323
Info (12128): Elaborating entity "altsyncram" for hierarchy "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_a_module:Design1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Design1_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "Design1:desi1|Design1_nios2_gen2_0:nios2_gen2_0|Design1_nios2_gen2_0_cpu:cpu|Design1_nios2_gen2_0_cpu_register_bank_b_module:Design1_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_nios2_gen2_0_cpu.v Line: 1341
Info (12128): Elaborating entity "Design1_pio_miliseconds_0" for hierarchy "Design1:desi1|Design1_pio_miliseconds_0:pio_miliseconds_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 119
Info (12128): Elaborating entity "Design1_pio_selectmode_0" for hierarchy "Design1:desi1|Design1_pio_selectmode_0:pio_selectmode_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 182
Info (12128): Elaborating entity "Design1_pio_start_0" for hierarchy "Design1:desi1|Design1_pio_start_0:pio_start_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 190
Info (12128): Elaborating entity "Design1_ram_0" for hierarchy "Design1:desi1|Design1_ram_0:ram_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 212
Info (12128): Elaborating entity "altsyncram" for hierarchy "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v Line: 69
Info (12133): Instantiated megafunction "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_ram_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Design1_ram_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g6m1.tdf
    Info (12023): Found entity 1: altsyncram_g6m1 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_g6m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g6m1" for hierarchy "Design1:desi1|Design1_ram_0:ram_0|altsyncram:the_altsyncram|altsyncram_g6m1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "Design1_RAM_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "Design1_RAM_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_RAM_0.hex Line: 11
Info (12128): Elaborating entity "Design1_rom_0" for hierarchy "Design1:desi1|Design1_rom_0:rom_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 227
Info (12128): Elaborating entity "altsyncram" for hierarchy "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v Line: 71
Info (12130): Elaborated megafunction instantiation "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v Line: 71
Info (12133): Instantiated megafunction "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_rom_0.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Design1_rom_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6m1.tdf
    Info (12023): Found entity 1: altsyncram_j6m1 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/altsyncram_j6m1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j6m1" for hierarchy "Design1:desi1|Design1_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_j6m1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "Design1_rom_0.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "Design1_rom_0.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/software/Tarea1_Clock/mem_init/Design1_rom_0.hex Line: 11
Info (12128): Elaborating entity "Design1_timer_0" for hierarchy "Design1:desi1|Design1_timer_0:timer_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 238
Info (12128): Elaborating entity "Design1_mm_interconnect_0" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 298
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 783
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_0_s1_translator" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 847
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 911
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_miliseconds_0_s1_translator" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 975
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 1568
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 1652
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 1693
Info (12128): Elaborating entity "Design1_mm_interconnect_0_router" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 2959
Info (12128): Elaborating entity "Design1_mm_interconnect_0_router_default_decode" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router:router|Design1_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router.sv Line: 194
Info (12128): Elaborating entity "Design1_mm_interconnect_0_router_001" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_001" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 2975
Info (12128): Elaborating entity "Design1_mm_interconnect_0_router_001_default_decode" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_router_001:router_001|Design1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "Design1_mm_interconnect_0_cmd_demux" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 3212
Info (12128): Elaborating entity "Design1_mm_interconnect_0_cmd_mux" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 3229
Info (12128): Elaborating entity "Design1_mm_interconnect_0_rsp_demux" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 3416
Info (12128): Elaborating entity "Design1_mm_interconnect_0_rsp_mux" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 3663
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Design1_mm_interconnect_0_avalon_st_adapter" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0.v Line: 3692
Info (12128): Elaborating entity "Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Design1:desi1|Design1_mm_interconnect_0:mm_interconnect_0|Design1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Design1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Design1_mm_interconnect_1" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 315
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 170
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_0_s1_translator" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 234
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 315
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 399
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 440
Info (12128): Elaborating entity "Design1_mm_interconnect_1_router" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router:router" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 456
Info (12128): Elaborating entity "Design1_mm_interconnect_1_router_default_decode" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router:router|Design1_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "Design1_mm_interconnect_1_router_001" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router_001:router_001" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 472
Info (12128): Elaborating entity "Design1_mm_interconnect_1_router_001_default_decode" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_router_001:router_001|Design1_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "Design1_mm_interconnect_1_cmd_demux" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 489
Info (12128): Elaborating entity "Design1_mm_interconnect_1_cmd_mux" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 506
Info (12128): Elaborating entity "Design1_mm_interconnect_1_rsp_mux" for hierarchy "Design1:desi1|Design1_mm_interconnect_1:mm_interconnect_1|Design1_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/design1_mm_interconnect_1.v Line: 540
Info (12128): Elaborating entity "Design1_irq_mapper" for hierarchy "Design1:desi1|Design1_irq_mapper:irq_mapper" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 322
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Design1:desi1|altera_reset_controller:rst_controller" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/design1.v Line: 385
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Design1:desi1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/db/ip/design1/submodules/altera_reset_controller.v Line: 220
Info (286030): Timing-Driven Synthesis is running
Info (17049): 165 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/output_files/Tarea1_Clock.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1044 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 866 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4968 megabytes
    Info: Processing ended: Tue Aug 22 08:47:37 2023
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Zaet/Desktop/CE4303-Operating_Systems/Tarea_1/output_files/Tarea1_Clock.map.smsg.


