// Seed: 2025975660
module module_0 (
    input  wand  id_0
    , id_4,
    input  tri0  id_1,
    output uwire id_2
);
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wand id_2,
    output tri id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    output wire id_9,
    output uwire id_10,
    input wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wire id_14,
    input uwire id_15,
    input uwire id_16,
    input tri id_17,
    output uwire id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wand id_21,
    output supply0 id_22
);
  assign id_22 = 1;
  assign id_22 = id_0;
  wire id_24;
  module_0(
      id_2, id_4, id_7
  );
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
  wand id_29, id_30;
  assign id_7 = 1;
  id_31 :
  assert property (@(posedge id_30) id_0)
  else $display(id_19);
endmodule
