#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 30 22:56:51 2024
# Process ID: 8156
# Current directory: E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16356 E:\Projects 專案\IC 同步資料夾\107_IC_Contest_Preround\Verilog\CONV_Vivado_Version2\CONV_Vivado_Version1.xpr
# Log file: E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/vivado.log
# Journal file: E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2\vivado.jou
# Running On: DESKTOP-9MD5LP4, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16778 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/Layer3_wave.wcfg}
source testfixture.tcl
run all
relaunch_sim
close_sim
launch_simulation
open_wave_config {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/Layer3_wave.wcfg}
source testfixture.tcl
run all
add_bp {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v} 257
remove_bps -file {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v} -line 257
add_bp {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v} 257
remove_bps -file {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v} -line 257
add_bp {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v} 257
remove_bps -file {E:/Projects 專案/IC 同步資料夾/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v} -line 257
close_sim
