{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543831179134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543831179136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 07:59:39 2018 " "Processing started: Mon Dec 03 07:59:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543831179136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543831179136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STM_MASTER -c STM_MASTER " "Command: quartus_map --read_settings_files=on --write_settings_files=off STM_MASTER -c STM_MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543831179136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543831179738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM_MASTER-behavioral " "Found design unit 1: STM_MASTER-behavioral" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831180690 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM_MASTER " "Found entity 1: STM_MASTER" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831180690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543831180690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_stm_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_stm_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_STM_MASTER-behavioral " "Found design unit 1: TB_STM_MASTER-behavioral" {  } { { "TB_STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/TB_STM_MASTER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831180695 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_STM_MASTER " "Found entity 1: TB_STM_MASTER" {  } { { "TB_STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/TB_STM_MASTER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543831180695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543831180695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STM_MASTER " "Elaborating entity \"STM_MASTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543831180759 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA_SW STM_MASTER.vhd(102) " "VHDL Process Statement warning at STM_MASTER.vhd(102): signal \"i_DATA_SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543831180775 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831180776 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831180776 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_START STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_START\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831180776 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_STOP STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_STOP\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831180776 "|STM_MASTER"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE_P2S STM_MASTER.vhd(81) " "VHDL Process Statement warning at STM_MASTER.vhd(81): inferring latch(es) for signal or variable \"o_ENABLE_P2S\", which holds its previous value in one or more paths through the process" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543831180777 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_P2S STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_P2S\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180778 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_STOP STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_STOP\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180778 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE_START STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE_START\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180778 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE STM_MASTER.vhd(81) " "Inferred latch for \"o_ENABLE\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180778 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[0\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[1\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[2\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[3\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[4\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[5\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[6\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[7\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180779 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[8\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[8\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[9\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[9\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[10\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[10\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[11\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[11\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[12\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[12\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[13\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[13\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[14\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[14\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[15\] STM_MASTER.vhd(81) " "Inferred latch for \"o_DATA\[15\]\" at STM_MASTER.vhd(81)" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543831180780 "|STM_MASTER"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|STM_MASTER\|state " "State machine \"\|STM_MASTER\|state\" will be implemented as a safe state machine." {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543831181188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE_START\$latch " "Latch o_ENABLE_START\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_SND_DATA " "Ports D and ENA on the latch are fed by the same signal state.st_SND_DATA" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831181492 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831181492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE_P2S\$latch " "Latch o_ENABLE_P2S\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_CLOSE_COM " "Ports D and ENA on the latch are fed by the same signal state.st_CLOSE_COM" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831181492 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831181492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE_STOP\$latch " "Latch o_ENABLE_STOP\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.st_CLOSE_COM " "Ports D and ENA on the latch are fed by the same signal state.st_CLOSE_COM" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831181492 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831181492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA\[9\]\$latch " "Latch o_DATA\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831181492 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831181492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA\[10\]\$latch " "Latch o_DATA\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_BT_A " "Ports D and ENA on the latch are fed by the same signal i_BT_A" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543831181492 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543831181492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543831181681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543831182148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543831182148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543831182599 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543831182599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543831182599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543831182599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543831182670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 07:59:42 2018 " "Processing ended: Mon Dec 03 07:59:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543831182670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543831182670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543831182670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543831182670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543831184961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543831184962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 07:59:44 2018 " "Processing started: Mon Dec 03 07:59:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543831184962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543831184962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off STM_MASTER -c STM_MASTER " "Command: quartus_fit --read_settings_files=off --write_settings_files=off STM_MASTER -c STM_MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543831184962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543831185088 ""}
{ "Info" "0" "" "Project  = STM_MASTER" {  } {  } 0 0 "Project  = STM_MASTER" 0 0 "Fitter" 0 0 1543831185089 ""}
{ "Info" "0" "" "Revision = STM_MASTER" {  } {  } 0 0 "Revision = STM_MASTER" 0 0 "Fitter" 0 0 1543831185089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1543831185220 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "STM_MASTER EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"STM_MASTER\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543831185227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543831185289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543831185294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543831185294 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543831185527 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543831185555 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543831185959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543831185959 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1543831185959 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543831185959 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543831185978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543831185978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543831185978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543831185978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1543831185978 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543831185978 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543831185999 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ENABLE_START " "Pin o_ENABLE_START not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_ENABLE_START } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE_START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ENABLE_P2S " "Pin o_ENABLE_P2S not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_ENABLE_P2S } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE_P2S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ENABLE_STOP " "Pin o_ENABLE_STOP not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_ENABLE_STOP } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE_STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_ENABLE " "Pin o_ENABLE not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_ENABLE } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[0\] " "Pin o_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[0] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[1\] " "Pin o_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[1] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[2\] " "Pin o_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[2] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[3\] " "Pin o_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[3] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[4\] " "Pin o_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[4] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[5\] " "Pin o_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[5] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[6\] " "Pin o_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[6] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[7\] " "Pin o_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[7] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[8\] " "Pin o_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[8] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[9\] " "Pin o_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[9] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[10\] " "Pin o_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[10] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[11\] " "Pin o_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[11] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[12\] " "Pin o_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[12] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[13\] " "Pin o_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[13] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[14\] " "Pin o_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[14] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_DATA\[15\] " "Pin o_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { o_DATA[15] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RST " "Pin i_RST not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_RST } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CTRL_STOP " "Pin i_CTRL_STOP not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CTRL_STOP } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CTRL_STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CTRL_START " "Pin i_CTRL_START not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CTRL_START } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CTRL_START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CTRL_P2S " "Pin i_CTRL_P2S not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CTRL_P2S } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CTRL_P2S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_BT_C " "Pin i_BT_C not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_BT_C } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_BT_C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_BT_A " "Pin i_BT_A not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_BT_A } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_BT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_BT_B " "Pin i_BT_B not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_BT_B } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_BT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CLK " "Pin i_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_CLK } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[0\] " "Pin i_DATA_SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[0] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[1\] " "Pin i_DATA_SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[1] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[2\] " "Pin i_DATA_SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[2] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[3\] " "Pin i_DATA_SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[3] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[4\] " "Pin i_DATA_SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[4] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[5\] " "Pin i_DATA_SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[5] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[6\] " "Pin i_DATA_SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[6] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_DATA_SW\[7\] " "Pin i_DATA_SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i_DATA_SW[7] } } } { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_DATA_SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1543831187064 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1543831187064 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1543831187353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "STM_MASTER.sdc " "Synopsys Design Constraints File file not found: 'STM_MASTER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543831187354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543831187355 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543831187356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543831187357 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543831187358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node i_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543831187387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.st_IDLE " "Destination node state.st_IDLE" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.st_IDLE" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.st_IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.st_START_COM " "Destination node state.st_START_COM" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.st_START_COM" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.st_START_COM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187387 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543831187387 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543831187387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.st_READ_SW  " "Automatically promoted node state.st_READ_SW " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.st_IDLE~0 " "Destination node state.st_IDLE~0" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.st_IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.st_START_COM~1 " "Destination node state.st_START_COM~1" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.st_START_COM~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~2 " "Destination node Selector0~2" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state~17 " "Destination node state~17" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state~23 " "Destination node state~23" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[1\]_228 " "Destination node o_DATA\[1\]_228" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[1]_228 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543831187388 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state.st_READ_SW" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.st_READ_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543831187388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector0~1  " "Automatically promoted node Selector0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~2 " "Destination node Selector0~2" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state~23 " "Destination node state~23" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 37 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[8\]_290 " "Destination node o_DATA\[8\]_290" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[8]_290 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187388 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543831187388 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 52 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543831187388 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_ENABLE_START\$latch " "Destination node o_ENABLE_START\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE_START$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_ENABLE_P2S\$latch " "Destination node o_ENABLE_P2S\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE_P2S$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_ENABLE_STOP\$latch " "Destination node o_ENABLE_STOP\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE_STOP$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_ENABLE\$latch " "Destination node o_ENABLE\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_ENABLE$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[0\]\$latch " "Destination node o_DATA\[0\]\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[0]$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[1\]_228 " "Destination node o_DATA\[1\]_228" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[1]_228 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[1\]\$latch " "Destination node o_DATA\[1\]\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[1]$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[2\]\$latch " "Destination node o_DATA\[2\]\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[2]$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[3\]\$latch " "Destination node o_DATA\[3\]\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[3]$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_DATA\[4\]\$latch " "Destination node o_DATA\[4\]\$latch" {  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_DATA[4]$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1543831187389 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1543831187389 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1543831187389 ""}  } { { "STM_MASTER.vhd" "" { Text "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/STM_MASTER.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543831187389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543831187605 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543831187606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543831187606 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543831187607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543831187608 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543831187608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543831187609 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543831187609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543831187610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1543831187610 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543831187610 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 14 20 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 14 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1543831187629 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1543831187629 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543831187629 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1543831187632 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1543831187632 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543831187632 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543831187685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543831188378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543831188473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543831188486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543831189212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543831189212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543831189393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y0 X20_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } { { "loc" "" { Generic "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} 10 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1543831190190 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543831190190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543831191082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1543831191082 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543831191082 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1543831191128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543831191207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543831191501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543831191547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543831191643 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543831192340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/output_files/STM_MASTER.fit.smsg " "Generated suppressed messages file D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/output_files/STM_MASTER.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543831193328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5380 " "Peak virtual memory: 5380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543831193881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 07:59:53 2018 " "Processing ended: Mon Dec 03 07:59:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543831193881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543831193881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543831193881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543831193881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543831195766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543831195767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 07:59:55 2018 " "Processing started: Mon Dec 03 07:59:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543831195767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543831195767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off STM_MASTER -c STM_MASTER " "Command: quartus_asm --read_settings_files=off --write_settings_files=off STM_MASTER -c STM_MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543831195767 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543831196672 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543831196701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543831197166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 07:59:57 2018 " "Processing ended: Mon Dec 03 07:59:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543831197166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543831197166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543831197166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543831197166 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543831197906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543831199166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 07:59:58 2018 " "Processing started: Mon Dec 03 07:59:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543831199167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543831199167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta STM_MASTER -c STM_MASTER " "Command: quartus_sta STM_MASTER -c STM_MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543831199167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1543831199274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543831199481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543831199482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543831199538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1543831199538 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1543831199666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "STM_MASTER.sdc " "Synopsys Design Constraints File file not found: 'STM_MASTER.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1543831199777 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1543831199777 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK i_CLK " "create_clock -period 1.000 -name i_CLK i_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.st_READ_SW state.st_READ_SW " "create_clock -period 1.000 -name state.st_READ_SW state.st_READ_SW" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_BT_A i_BT_A " "create_clock -period 1.000 -name i_BT_A i_BT_A" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.st_SND_DATA state.st_SND_DATA " "create_clock -period 1.000 -name state.st_SND_DATA state.st_SND_DATA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199778 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.st_CLOSE_COM state.st_CLOSE_COM " "create_clock -period 1.000 -name state.st_CLOSE_COM state.st_CLOSE_COM" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199778 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199778 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1543831199779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199781 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1543831199782 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1543831199798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543831199932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543831199932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.357 " "Worst-case setup slack is -1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357              -5.885 i_CLK  " "   -1.357              -5.885 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 i_BT_A  " "    0.082               0.000 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 state.st_CLOSE_COM  " "    0.095               0.000 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 state.st_SND_DATA  " "    0.106               0.000 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831199939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.152 " "Worst-case hold slack is -1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152              -2.164 i_BT_A  " "   -1.152              -2.164 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996              -4.460 i_CLK  " "   -0.996              -4.460 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744              -1.096 state.st_SND_DATA  " "   -0.744              -1.096 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.443              -0.772 state.st_CLOSE_COM  " "   -0.443              -0.772 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831199948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543831199956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543831199966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.000 i_CLK  " "   -3.000              -8.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_BT_A  " "   -3.000              -3.000 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 state.st_SND_DATA  " "    0.397               0.000 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 state.st_CLOSE_COM  " "    0.417               0.000 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 state.st_READ_SW  " "    0.417               0.000 state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831199972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543831200186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1543831200210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1543831200588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543831200636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543831200636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.154 " "Worst-case setup slack is -1.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154              -4.924 i_CLK  " "   -1.154              -4.924 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 i_BT_A  " "    0.096               0.000 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 state.st_CLOSE_COM  " "    0.136               0.000 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 state.st_SND_DATA  " "    0.147               0.000 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831200643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.005 " "Worst-case hold slack is -1.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -4.436 i_CLK  " "   -1.005              -4.436 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.974              -1.858 i_BT_A  " "   -0.974              -1.858 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -0.972 state.st_SND_DATA  " "   -0.663              -0.972 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -0.717 state.st_CLOSE_COM  " "   -0.395              -0.717 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831200653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543831200664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543831200672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.000 i_CLK  " "   -3.000              -8.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_BT_A  " "   -3.000              -3.000 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 state.st_SND_DATA  " "    0.415               0.000 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 state.st_CLOSE_COM  " "    0.436               0.000 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 state.st_READ_SW  " "    0.442               0.000 state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831200681 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1543831201242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1543831201324 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1543831201324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.269 " "Worst-case setup slack is -0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -0.933 i_CLK  " "   -0.269              -0.933 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 i_BT_A  " "   -0.001              -0.001 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 state.st_CLOSE_COM  " "    0.276               0.000 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 state.st_SND_DATA  " "    0.281               0.000 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831201332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.949 " "Worst-case hold slack is -0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949              -4.370 i_CLK  " "   -0.949              -4.370 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.776              -1.429 i_BT_A  " "   -0.776              -1.429 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -0.609 state.st_SND_DATA  " "   -0.412              -0.609 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -0.392 state.st_CLOSE_COM  " "   -0.242              -0.392 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831201345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543831201356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1543831201367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.340 i_CLK  " "   -3.000              -8.340 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.010 i_BT_A  " "   -3.000              -3.010 i_BT_A " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 state.st_READ_SW  " "    0.413               0.000 state.st_READ_SW " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 state.st_SND_DATA  " "    0.423               0.000 state.st_SND_DATA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 state.st_CLOSE_COM  " "    0.444               0.000 state.st_CLOSE_COM " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1543831201376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543831201762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1543831201762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543831201936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 08:00:01 2018 " "Processing ended: Mon Dec 03 08:00:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543831201936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543831201936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543831201936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543831201936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543831203813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543831203814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 03 08:00:03 2018 " "Processing started: Mon Dec 03 08:00:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543831203814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543831203814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off STM_MASTER -c STM_MASTER " "Command: quartus_eda --read_settings_files=off --write_settings_files=off STM_MASTER -c STM_MASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543831203814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER_6_1200mv_85c_slow.vho D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER_6_1200mv_85c_slow.vho in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER_6_1200mv_0c_slow.vho D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER_6_1200mv_0c_slow.vho in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER_min_1200mv_0c_fast.vho D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER_min_1200mv_0c_fast.vho in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204361 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER.vho D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER.vho in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER_6_1200mv_85c_vhd_slow.sdo D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER_6_1200mv_85c_vhd_slow.sdo in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER_6_1200mv_0c_vhd_slow.sdo D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER_6_1200mv_0c_vhd_slow.sdo in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER_min_1200mv_0c_vhd_fast.sdo D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER_min_1200mv_0c_vhd_fast.sdo in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "STM_MASTER_vhd.sdo D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/ simulation " "Generated file STM_MASTER_vhd.sdo in folder \"D:/VHDL/T8/IN WORKING/MASTER/STM_MASTER/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1543831204639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543831204982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 03 08:00:04 2018 " "Processing ended: Mon Dec 03 08:00:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543831204982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543831204982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543831204982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543831204982 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543831205655 ""}
