dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_11,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
triangular_rom256x8.v,verilog,xil_defaultlib,../../../../DDS.srcs/sources_1/ip/triangular_rom256x8/sim/triangular_rom256x8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
