LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.unsigned,all;
entity Lab6_2 is
	port (
		KEY: in std_logic_vector(2 downto 1);
		SW: in std_logic_vector(7 downto 0);
		LEDG: out std_logic_vector(9 downto 0)
	);
end  Lab6_2;
architecture behavor of Lab6_2 is
	signal clock:std_logic;
	signal reset:std_logic;
	signal sum:std_logic_vector(8 downto 0);
begin
	clock <= KEY(2);
	reset <= KEY(1);
	PROCESS(clock,reset)
	BEGIN
		IF (clock'EVENT and clock='1')THEN
			sum <= sum+('0'&SW);
			IF (sum(8)='1')THEN
				LEDG(9)<=1;
			END IF;
		END IF;
		IF (reset='0')THEN
			sum<="000000000";
		END IF;
	END PROCESS;
	LEDG(7 downto 0)<=sum(7 downto 0);
end behavor ;  


