{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599567714486 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599567714486 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599567714531 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599567714531 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599567714575 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599567714575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599567715064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599567715064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 15:21:54 2020 " "Processing started: Tue Sep 08 15:21:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599567715064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567715064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567715064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599567715689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sound_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sound_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sound_machine " "Found entity 1: sound_machine" {  } { { "RTL/sound_machine.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/sound_machine.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initial_y INITIAL_Y poopLogic.sv(12) " "Verilog HDL Declaration information at poopLogic.sv(12): object \"initial_y\" differs only in case from object \"INITIAL_Y\" in the same scope" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/pooplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/pooplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poopLogic " "Found entity 1: poopLogic" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poopdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poopdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poopDraw " "Found entity 1: poopDraw" {  } { { "RTL/Poop/poopDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poopbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poopbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poopBMP " "Found entity 1: poopBMP" {  } { { "RTL/Poop/poopBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poop_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poop_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 POOP_TOP " "Found entity 1: POOP_TOP" {  } { { "RTL/Poop/POOP_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/poop_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/poop_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 poop_mux " "Found entity 1: poop_mux" {  } { { "RTL/Poop/poop_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poop_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/poop/collision_player_poop.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/poop/collision_player_poop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_poop " "Found entity 1: collision_player_poop" {  } { { "RTL/Poop/collision_player_poop.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/collision_player_poop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/levels_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/levels_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levels_mux " "Found entity 1: levels_mux" {  } { { "RTL/Text/levels_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/levels_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/gameoverdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/gameoverdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverDraw " "Found entity 1: gameoverDraw" {  } { { "RTL/Text/gameoverDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/gameoverDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/gameoverbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/gameoverbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverBMP " "Found entity 1: gameoverBMP" {  } { { "RTL/Text/gameoverBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/gameoverBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heartdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heartdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heartDraw " "Found entity 1: heartDraw" {  } { { "RTL/Text/heartDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/heartDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heartbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heartbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heartBMP " "Found entity 1: heartBMP" {  } { { "RTL/Text/heartBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/heartBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heart_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heart_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_mux " "Found entity 1: heart_mux" {  } { { "RTL/Text/heart_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/heart_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/bardraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/bardraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barDraw " "Found entity 1: barDraw" {  } { { "RTL/Text/barDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/barDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/bar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/bar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bar_mux " "Found entity 1: bar_mux" {  } { { "RTL/Text/bar_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/bar_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickuplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickuplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupLogic " "Found entity 1: pickupLogic" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupDraw " "Found entity 1: pickupDraw" {  } { { "RTL/Pickup/pickupDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupBMP " "Found entity 1: pickupBMP" {  } { { "RTL/Pickup/pickupBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickup_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickup_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PICKUP_TOP " "Found entity 1: PICKUP_TOP" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_pickup.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_pickup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_pickup " "Found entity 1: collision_player_pickup" {  } { { "RTL/VGA/collision_player_pickup.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_pickup.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_bar_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_bar_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_BAR_TOP " "Found entity 1: TOP_BAR_TOP" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ground_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ground_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GROUND_TOP " "Found entity 1: GROUND_TOP" {  } { { "RTL/GROUND_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLAYER_TOP " "Found entity 1: PLAYER_TOP" {  } { { "RTL/PLAYER_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TREE_TOP " "Found entity 1: TREE_TOP" {  } { { "RTL/TREE_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHOT_TOP " "Found entity 1: SHOT_TOP" {  } { { "RTL/SHOT_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIRD_TOP " "Found entity 1: BIRD_TOP" {  } { { "RTL/BIRD_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundLogic " "Found entity 1: dynamic_groundLogic" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_grounddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_grounddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundDraw " "Found entity 1: dynamic_groundDraw" {  } { { "RTL/VGA/dynamic_groundDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundBMP " "Found entity 1: dynamic_groundBMP" {  } { { "RTL/VGA/dynamic_groundBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdBMP " "Found entity 1: birdBMP" {  } { { "RTL/Bird/birdBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeBMP " "Found entity 1: treeBMP" {  } { { "RTL/Tree/treeBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/digits_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/digits_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digits_mux " "Found entity 1: digits_mux" {  } { { "RTL/VGA/digits_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/digits_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/timer_4_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/timer_4_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_4_digits_counter " "Found entity 1: timer_4_digits_counter" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/Text/NumbersBitMap.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "RTL/Text/decimal_down_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/VGA/one_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/levelfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/levelfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelFSM " "Found entity 1: levelFSM" {  } { { "RTL/levelFsm.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/levelFsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GAME_TOP " "Found entity 1: GAME_TOP" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_tree " "Found entity 1: collision_player_tree" {  } { { "RTL/VGA/collision_player_tree.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_tree.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_bird_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_bird_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_bird_shot " "Found entity 1: collision_bird_shot" {  } { { "RTL/VGA/collision_bird_shot.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_bird_shot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/trees_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/trees_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trees_mux " "Found entity 1: trees_mux" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/birds_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/birds_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birds_mux " "Found entity 1: birds_mux" {  } { { "RTL/VGA/birds_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/birds_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/shots_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/shots_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shots_mux " "Found entity 1: shots_mux" {  } { { "RTL/VGA/shots_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/shots_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeLogic " "Found entity 1: treeLogic" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treedraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treedraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeDraw " "Found entity 1: treeDraw" {  } { { "RTL/Tree/treeDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotLogic " "Found entity 1: shotLogic" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotDraw " "Found entity 1: shotDraw" {  } { { "RTL/Shot/shotDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "birdLogic.sv(3) " "Verilog HDL syntax warning at birdLogic.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdLogic " "Found entity 1: birdLogic" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdDraw " "Found entity 1: birdDraw" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLogic " "Found entity 1: playerLogic" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerDraw " "Found entity 1: playerDraw" {  } { { "RTL/Player/playerDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/objects_mux_all.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724798 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 random.sv(43) " "Verilog HDL Expression warning at random.sv(43): truncated literal to match 26 bits" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599567724798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_architecture_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_architecture_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 game_architecture_TOP " "Found entity 1: game_architecture_TOP" {  } { { "RTL/game_architecture_TOP.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/game_architecture_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotBMP " "Found entity 1: shotBMP" {  } { { "RTL/Shot/shotBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599567724814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_ones timer_4_digits_counter.sv(39) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(39): created implicit net for \"tc_ones\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_tens timer_4_digits_counter.sv(54) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(54): created implicit net for \"tc_tens\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724814 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_BAR_TOP.sv(94) " "Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(94): instance has no name" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1599567724829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_BAR_TOP.sv(172) " "Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(172): instance has no name" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 172 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1599567724829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GAME_TOP " "Elaborating entity \"GAME_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599567724904 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_collision 0 GAME_TOP.sv(74) " "Net \"player_collision\" at GAME_TOP.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599567724915 "|GAME_TOP"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567724915 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567724915 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567724915 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567724915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:gamecontroller " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:gamecontroller\"" {  } { { "RTL/GAME_TOP.sv" "gamecontroller" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_64 game_controller.sv(40) " "Verilog HDL or VHDL warning at game_controller.sv(40): object \"bit_64\" assigned a value but never read" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|game_controller:gamecontroller"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "trees_to_add game_controller.sv(43) " "Verilog HDL warning at game_controller.sv(43): object trees_to_add used but never assigned" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|game_controller:gamecontroller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_tree game_controller.sv(92) " "Verilog HDL Always Construct warning at game_controller.sv(92): inferring latch(es) for variable \"current_tree\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|game_controller:gamecontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_controller.sv(215) " "Verilog HDL assignment warning at game_controller.sv(215): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|game_controller:gamecontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelFSM game_controller:gamecontroller\|levelFSM:level_fsm " "Elaborating entity \"levelFSM\" for hierarchy \"game_controller:gamecontroller\|levelFSM:level_fsm\"" {  } { { "RTL/VGA/game_controller.sv" "level_fsm" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLAYER_TOP PLAYER_TOP:player_top " "Elaborating entity \"PLAYER_TOP\" for hierarchy \"PLAYER_TOP:player_top\"" {  } { { "RTL/GAME_TOP.sv" "player_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLogic PLAYER_TOP:player_top\|playerLogic:playerlogic " "Elaborating entity \"playerLogic\" for hierarchy \"PLAYER_TOP:player_top\|playerLogic:playerlogic\"" {  } { { "RTL/PLAYER_TOP.sv" "playerlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerLogic.sv(32) " "Verilog HDL or VHDL warning at playerLogic.sv(32): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint playerLogic.sv(43) " "Verilog HDL Always Construct warning at playerLogic.sv(43): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(65) " "Verilog HDL assignment warning at playerLogic.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(66) " "Verilog HDL assignment warning at playerLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724947 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object PLAYER_TOP:player_top\|square_object:playersquare " "Elaborating entity \"square_object\" for hierarchy \"PLAYER_TOP:player_top\|square_object:playersquare\"" {  } { { "RTL/PLAYER_TOP.sv" "playersquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerDraw PLAYER_TOP:player_top\|playerDraw:playerdraw " "Elaborating entity \"playerDraw\" for hierarchy \"PLAYER_TOP:player_top\|playerDraw:playerdraw\"" {  } { { "RTL/PLAYER_TOP.sv" "playerdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "regular_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"regular_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shielded_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shielded_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567724954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIRD_TOP BIRD_TOP:bird_top " "Elaborating entity \"BIRD_TOP\" for hierarchy \"BIRD_TOP:bird_top\"" {  } { { "RTL/GAME_TOP.sv" "bird_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567724970 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdBMP BIRD_TOP:bird_top\|birdBMP:birdBMP " "Elaborating entity \"birdBMP\" for hierarchy \"BIRD_TOP:bird_top\|birdBMP:birdBMP\"" {  } { { "RTL/BIRD_TOP.sv" "birdBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725032 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[0].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[1].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[2].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(126) " "Verilog HDL Case Statement information at birdLogic.sv(126): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(149) " "Verilog HDL assignment warning at birdLogic.sv(149): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(150) " "Verilog HDL assignment warning at birdLogic.sv(150): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[3].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birds_mux BIRD_TOP:bird_top\|birds_mux:birds_mux " "Elaborating entity \"birds_mux\" for hierarchy \"BIRD_TOP:bird_top\|birds_mux:birds_mux\"" {  } { { "RTL/BIRD_TOP.sv" "birds_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHOT_TOP SHOT_TOP:shot_top " "Elaborating entity \"SHOT_TOP\" for hierarchy \"SHOT_TOP:shot_top\"" {  } { { "RTL/GAME_TOP.sv" "shot_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725329 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shot_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shot_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotBMP SHOT_TOP:shot_top\|shotBMP:shotBMP " "Elaborating entity \"shotBMP\" for hierarchy \"SHOT_TOP:shot_top\|shotBMP:shotBMP\"" {  } { { "RTL/SHOT_TOP.sv" "shotBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotLogic SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic " "Elaborating entity \"shotLogic\" for hierarchy \"SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE shotLogic.sv(33) " "Verilog HDL or VHDL warning at shotLogic.sv(33): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE shotLogic.sv(34) " "Verilog HDL or VHDL warning at shotLogic.sv(34): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(79) " "Verilog HDL assignment warning at shotLogic.sv(79): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(80) " "Verilog HDL assignment warning at shotLogic.sv(80): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare " "Elaborating entity \"square_object\" for hierarchy \"SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotDraw SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw " "Elaborating entity \"shotDraw\" for hierarchy \"SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shots_mux SHOT_TOP:shot_top\|shots_mux:shots_mux " "Elaborating entity \"shots_mux\" for hierarchy \"SHOT_TOP:shot_top\|shots_mux:shots_mux\"" {  } { { "RTL/SHOT_TOP.sv" "shots_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TREE_TOP TREE_TOP:tree_top " "Elaborating entity \"TREE_TOP\" for hierarchy \"TREE_TOP:tree_top\"" {  } { { "RTL/GAME_TOP.sv" "tree_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725373 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tree_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tree_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeBMP TREE_TOP:tree_top\|treeBMP:treeBMP " "Elaborating entity \"treeBMP\" for hierarchy \"TREE_TOP:tree_top\|treeBMP:treeBMP\"" {  } { { "RTL/TREE_TOP.sv" "treeBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare " "Elaborating entity \"square_object\" for hierarchy \"TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treessquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeDraw TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw " "Elaborating entity \"treeDraw\" for hierarchy \"TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treedraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725532 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[1\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[2\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725579 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[3\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[4\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[5\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[6\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[7\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725610 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[8\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[9\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725626 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[10\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[11\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[12\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725642 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[13\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[14\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725657 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[15\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(34) " "Verilog HDL or VHDL warning at treeLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(83) " "Verilog HDL assignment warning at treeLogic.sv(83): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(84) " "Verilog HDL assignment warning at treeLogic.sv(84): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trees_mux TREE_TOP:tree_top\|trees_mux:trees_mux " "Elaborating entity \"trees_mux\" for hierarchy \"TREE_TOP:tree_top\|trees_mux:trees_mux\"" {  } { { "RTL/TREE_TOP.sv" "trees_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[0\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[0\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[0\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[0\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[0\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[1\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[1\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[1\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[1\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[1\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[2\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[2\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[2\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[2\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[2\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[3\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[3\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[3\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[3\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[3\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[4\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[4\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[4\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[4\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[4\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[5\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[5\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[5\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[5\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[5\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[6\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[6\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[6\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[6\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[6\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[7\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[7\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[7\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[7\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[7\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[8\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[8\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[8\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[8\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[8\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[9\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[9\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[9\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[9\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[9\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[10\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[10\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[10\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[10\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[10\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[11\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[11\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[11\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[11\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[11\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[12\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[12\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[12\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[12\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[12\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[13\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[13\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[13\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[13\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[13\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[14\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[14\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[14\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[14\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[14\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[0\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[15\]\[0\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[1\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[15\]\[1\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[2\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[15\]\[2\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "order_to_tree_num\[15\]\[3\] trees_mux.sv(126) " "Inferred latch for \"order_to_tree_num\[15\]\[3\]\" at trees_mux.sv(126)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GROUND_TOP GROUND_TOP:ground_top " "Elaborating entity \"GROUND_TOP\" for hierarchy \"GROUND_TOP:ground_top\"" {  } { { "RTL/GAME_TOP.sv" "ground_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725673 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dynamic_ground_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dynamic_ground_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundBMP GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP " "Elaborating entity \"dynamic_groundBMP\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725720 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundLogic GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic " "Elaborating entity \"dynamic_groundLogic\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE dynamic_groundLogic.sv(27) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(27): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE dynamic_groundLogic.sv(28) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(28): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(66) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(67) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(67): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object GROUND_TOP:ground_top\|square_object:dynamic_ground_square " "Elaborating entity \"square_object\" for hierarchy \"GROUND_TOP:ground_top\|square_object:dynamic_ground_square\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_ground_square" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundDraw GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw " "Elaborating entity \"dynamic_groundDraw\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundDraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725798 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_BAR_TOP TOP_BAR_TOP:top_bar_top " "Elaborating entity \"TOP_BAR_TOP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\"" {  } { { "RTL/GAME_TOP.sv" "top_bar_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725798 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "TOP_BAR_TOP.sv(126) " "Verilog HDL warning at TOP_BAR_TOP.sv(126): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 126 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 "|GAME_TOP|TOP_BAR_TOP:top_bar_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "digit_number_offset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"digit_number_offset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "heartoffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"heartoffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "heart_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"heart_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gameover_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gameover_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_4_digits_counter TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst " "Elaborating entity \"timer_4_digits_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\"" {  } { { "RTL/TOP_BAR_TOP.sv" "timer_inst" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer_4_digits_counter.sv(20) " "Verilog HDL assignment warning at timer_4_digits_counter.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 "|GAME_TOP|TOP_BAR_TOP:top_bar_top|timer_4_digits_counter:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_down_counter TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\|decimal_down_counter:ones_counter " "Elaborating entity \"decimal_down_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\|decimal_down_counter:ones_counter\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "ones_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare\"" {  } { { "RTL/TOP_BAR_TOP.sv" "generate_timers_id\[0\].digitssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15\"" {  } { { "RTL/TOP_BAR_TOP.sv" "comb_15" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits_mux TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux " "Elaborating entity \"digits_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "digits_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter " "Elaborating entity \"one_sec_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter\"" {  } { { "RTL/TOP_BAR_TOP.sv" "one_sec_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levels_mux TOP_BAR_TOP:top_bar_top\|levels_mux:levels_mux " "Elaborating entity \"levels_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|levels_mux:levels_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "levels_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:background_square " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:background_square\"" {  } { { "RTL/TOP_BAR_TOP.sv" "background_square" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barDraw TOP_BAR_TOP:top_bar_top\|barDraw:barDraw " "Elaborating entity \"barDraw\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|barDraw:barDraw\"" {  } { { "RTL/TOP_BAR_TOP.sv" "barDraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartBMP TOP_BAR_TOP:top_bar_top\|heartBMP:heartBMP " "Elaborating entity \"heartBMP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|heartBMP:heartBMP\"" {  } { { "RTL/TOP_BAR_TOP.sv" "heartBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725907 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725949 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567725949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartDraw TOP_BAR_TOP:top_bar_top\|heartDraw:generate_hearts_id\[0\].heartdraw " "Elaborating entity \"heartDraw\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|heartDraw:generate_hearts_id\[0\].heartdraw\"" {  } { { "RTL/TOP_BAR_TOP.sv" "generate_hearts_id\[0\].heartdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567725954 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726001 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_mux TOP_BAR_TOP:top_bar_top\|heart_mux:heart_mux " "Elaborating entity \"heart_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|heart_mux:heart_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "heart_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverBMP TOP_BAR_TOP:top_bar_top\|gameoverBMP:gameoverBMP " "Elaborating entity \"gameoverBMP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|gameoverBMP:gameoverBMP\"" {  } { { "RTL/TOP_BAR_TOP.sv" "gameoverBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726017 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726111 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:gameoverSquare " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:gameoverSquare\"" {  } { { "RTL/TOP_BAR_TOP.sv" "gameoverSquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverDraw TOP_BAR_TOP:top_bar_top\|gameoverDraw:gameoverdraw " "Elaborating entity \"gameoverDraw\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|gameoverDraw:gameoverdraw\"" {  } { { "RTL/TOP_BAR_TOP.sv" "gameoverdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726111 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_mux TOP_BAR_TOP:top_bar_top\|bar_mux:bar_mux " "Elaborating entity \"bar_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|bar_mux:bar_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "bar_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PICKUP_TOP PICKUP_TOP:pickup_top " "Elaborating entity \"PICKUP_TOP\" for hierarchy \"PICKUP_TOP:pickup_top\"" {  } { { "RTL/GAME_TOP.sv" "pickup_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pickup_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pickup_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupBMP PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP " "Elaborating entity \"pickupBMP\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupLogic PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic " "Elaborating entity \"pickupLogic\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickuplogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE pickupLogic.sv(32) " "Verilog HDL or VHDL warning at pickupLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(85) " "Verilog HDL assignment warning at pickupLogic.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(86) " "Verilog HDL assignment warning at pickupLogic.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupDraw PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw " "Elaborating entity \"pickupDraw\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POOP_TOP POOP_TOP:poop_top " "Elaborating entity \"POOP_TOP\" for hierarchy \"POOP_TOP:poop_top\"" {  } { { "RTL/GAME_TOP.sv" "poop_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poopBMP POOP_TOP:poop_top\|poopBMP:poopBMP " "Elaborating entity \"poopBMP\" for hierarchy \"POOP_TOP:poop_top\|poopBMP:poopBMP\"" {  } { { "RTL/Poop/POOP_TOP.sv" "poopBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poopLogic POOP_TOP:poop_top\|poopLogic:generate_poops_id\[0\].pooplogic " "Elaborating entity \"poopLogic\" for hierarchy \"POOP_TOP:poop_top\|poopLogic:generate_poops_id\[0\].pooplogic\"" {  } { { "RTL/Poop/POOP_TOP.sv" "generate_poops_id\[0\].pooplogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INITIAL_Y poopLogic.sv(26) " "Verilog HDL or VHDL warning at poopLogic.sv(26): object \"INITIAL_Y\" assigned a value but never read" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567726267 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE poopLogic.sv(34) " "Verilog HDL or VHDL warning at poopLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599567726267 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 poopLogic.sv(97) " "Verilog HDL assignment warning at poopLogic.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726267 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 poopLogic.sv(98) " "Verilog HDL assignment warning at poopLogic.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Poop/poopLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/poopLogic.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726267 "|GAME_TOP|POOP_TOP:poop_top|poopLogic:generate_poops_id[0].pooplogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poopDraw POOP_TOP:poop_top\|poopDraw:generate_poops_id\[0\].poopdraw " "Elaborating entity \"poopDraw\" for hierarchy \"POOP_TOP:poop_top\|poopDraw:generate_poops_id\[0\].poopdraw\"" {  } { { "RTL/Poop/POOP_TOP.sv" "generate_poops_id\[0\].poopdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726267 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726274 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726274 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726274 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poop_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poop_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poop_mux POOP_TOP:poop_top\|poop_mux:poop_mux " "Elaborating entity \"poop_mux\" for hierarchy \"POOP_TOP:poop_top\|poop_mux:poop_mux\"" {  } { { "RTL/Poop/POOP_TOP.sv" "poop_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Poop/POOP_TOP.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726289 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "poopCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"poopCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:mux_all " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:mux_all\"" {  } { { "RTL/GAME_TOP.sv" "mux_all" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_tree collision_player_tree:collision_player_tree " "Elaborating entity \"collision_player_tree\" for hierarchy \"collision_player_tree:collision_player_tree\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_tree" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_pickup collision_player_pickup:collision_player_pickup " "Elaborating entity \"collision_player_pickup\" for hierarchy \"collision_player_pickup:collision_player_pickup\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_pickup" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_poop collision_player_poop:collision_player_poop " "Elaborating entity \"collision_player_poop\" for hierarchy \"collision_player_poop:collision_player_poop\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_poop" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_bird_shot collision_bird_shot:collision_bird_shot " "Elaborating entity \"collision_bird_shot\" for hierarchy \"collision_bird_shot:collision_bird_shot\"" {  } { { "RTL/GAME_TOP.sv" "collision_bird_shot" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:vga\"" {  } { { "RTL/GAME_TOP.sv" "vga" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 "|GAME_TOP|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 "|GAME_TOP|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_machine sound_machine:sound_machine " "Elaborating entity \"sound_machine\" for hierarchy \"sound_machine:sound_machine\"" {  } { { "RTL/GAME_TOP.sv" "sound_machine" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sound_machine.sv(120) " "Verilog HDL Case Statement warning at sound_machine.sv(120): incomplete case statement has no default case item" {  } { { "RTL/sound_machine.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/sound_machine.sv" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 "|GAME_TOP|sound_machine:sound_machine"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sound_machine.sv(120) " "Verilog HDL Case Statement information at sound_machine.sv(120): all case item expressions in this case statement are onehot" {  } { { "RTL/sound_machine.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/sound_machine.sv" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 "|GAME_TOP|sound_machine:sound_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO TOP_MSS_DEMO:top_mss_demo " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\"" {  } { { "RTL/GAME_TOP.sv" "top_mss_demo" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 1080 1352 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable TOP_MSS_DEMO:top_mss_demo\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|sintable:inst1\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 144 648 896 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726361 "|GAME_TOP|TOP_MSS_DEMO:top_mss_demo|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter TOP_MSS_DEMO:top_mss_demo\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|addr_counter:inst9\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 344 648 880 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726361 "|GAME_TOP|TOP_MSS_DEMO:top_mss_demo|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler TOP_MSS_DEMO:top_mss_demo\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"TOP_MSS_DEMO:top_mss_demo\|prescaler:inst3\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { { 432 360 600 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:randomizer " "Elaborating entity \"random\" for hierarchy \"random:randomizer\"" {  } { { "RTL/GAME_TOP.sv" "randomizer" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567726361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 random.sv(43) " "Verilog HDL assignment warning at random.sv(43): truncated value with size 26 to match size of target (25)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599567726361 "|GAME_TOP|random:randomizer"}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1599567744564 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599567753892 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[15].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[14\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1599567756401 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[14].treelogic|topLeftX_FixedPoint[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1599567756401 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[13].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[12\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[12].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[11\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[11].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[10\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[10].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[9\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[9].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[8\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[8].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[7\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[7].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[6\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[6].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[5\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[5].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[4\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[4].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[3\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[3].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[2\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[2].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[1\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[1].treelogic|topLeftX_FixedPoint[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[15\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[15\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[14\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[14\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[13\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[12\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[12\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[11\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[11\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[10\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[10\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[9\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[9\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[8\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[8\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[7\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[7\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\] TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\]~synth TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth " "Register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\]\" is converted into an equivalent circuit using register \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\|topLeftX_FixedPoint\[6\]~synth\" and latch \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[6\]~synth\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 0 1599567755595 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic|topLeftX_FixedPoint[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 0 1599567755595 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567760472 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567760472 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567760472 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567760472 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1599567760472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599567760472 "|GAME_TOP|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599567760472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567760939 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "190 " "190 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599567772491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567772876 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "142 " "Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773439 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1599567773439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599567773595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599567773595 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "265 " "Optimize away 265 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567773954 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1599567773954 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599567774486 "|GAME_TOP|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599567774486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13437 " "Implemented 13437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599567774517 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599567774517 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599567774517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13381 " "Implemented 13381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599567774517 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599567774517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599567774517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 286 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 286 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5550 " "Peak virtual memory: 5550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599567774610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 15:22:54 2020 " "Processing ended: Tue Sep 08 15:22:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599567774610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599567774610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599567774610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599567774610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1599567775985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599567775985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 15:22:55 2020 " "Processing started: Tue Sep 08 15:22:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599567775985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599567775985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599567775985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599567776142 ""}
{ "Info" "0" "" "Project  = Lab1Demo" {  } {  } 0 0 "Project  = Lab1Demo" 0 0 "Fitter" 0 0 1599567776142 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1599567776142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1599567776437 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599567776548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599567776595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599567776595 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599567777204 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599567777236 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599567777579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1599567777726 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 54 " "No exact pin location assignment(s) for 1 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1599567778042 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1599567789204 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 3395 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 3395 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599567789581 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599567789581 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 2495 global CLKCTRL_G5 " "resetN~inputCLKENA0 with 2495 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1599567789581 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599567789581 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 346 global CLKCTRL_G11 " "TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 with 346 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1599567789581 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599567789581 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599567789581 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver TOP_MSS_DEMO:top_mss_demo\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_AF30 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1599567789581 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1599567789581 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1599567789581 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1599567789581 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1599567789581 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599567789581 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599567789665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599567789675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599567789696 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599567789724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599567789724 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599567789724 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1599567790952 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GAME_TOP " "Entity GAME_TOP" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567790954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567790954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567790954 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567790954 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599567790954 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1599567790954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567790985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567790985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567790985 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567790985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567790985 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_Audio.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_Audio.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tdi port " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tck clock " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 30 altera_reserved_tms port " "Ignored filter at DE10_Standard_Audio.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 31 altera_reserved_tdo port " "Ignored filter at DE10_Standard_Audio.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567791001 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599567791001 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567791048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599567791048 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~1 resetN " "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[15\].treelogic\|topLeftX_FixedPoint\[15\]~1 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567791048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599567791048 "|GAME_TOP|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599567791142 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599567791142 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599567791142 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599567791142 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 282.805   clk_audbck " " 282.805   clk_audbck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599567791142 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599567791142 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599567791142 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599567791142 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599567791142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599567791892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1599567791908 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599567791908 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[0\] " "Node \"ir_key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[1\] " "Node \"ir_key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[2\] " "Node \"ir_key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[3\] " "Node \"ir_key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599567792173 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1599567792173 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599567792173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599567798198 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1599567799501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599567823808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599567851173 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599567870142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599567870142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599567872704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599567887235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599567887235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599567896395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599567896395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599567896411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.77 " "Total time spent on timing analysis during the Fitter is 21.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599567916845 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599567916970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599567923885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599567923895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599567929852 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599567946369 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599567947048 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599567947095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599567947095 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1599567947095 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1599567947095 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599567947814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 134 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6752 " "Peak virtual memory: 6752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599567951345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 15:25:51 2020 " "Processing ended: Tue Sep 08 15:25:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599567951345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:56 " "Elapsed time: 00:02:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599567951345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:11 " "Total CPU time (on all processors): 00:07:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599567951345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599567951345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599567952610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599567952626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 15:25:52 2020 " "Processing started: Tue Sep 08 15:25:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599567952626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599567952626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599567952626 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599567964720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599567965220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 15:26:05 2020 " "Processing ended: Tue Sep 08 15:26:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599567965220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599567965220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599567965220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599567965220 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599567966001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599567966673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599567966673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 15:26:06 2020 " "Processing started: Tue Sep 08 15:26:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599567966673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567966673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567966673 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1599567966813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567968829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567968876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567968876 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567969854 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GAME_TOP " "Entity GAME_TOP" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567970267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567970267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567970267 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1599567970267 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1599567970267 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970330 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970330 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_Audio.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_Audio.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tdi port " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tck clock " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 30 altera_reserved_tms port " "Ignored filter at DE10_Standard_Audio.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 31 altera_reserved_tdo port " "Ignored filter at DE10_Standard_Audio.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970333 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970333 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599567970341 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970341 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567970392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970392 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 resetN " "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567970392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970392 "|GAME_TOP|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970470 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1599567970470 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599567970485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599567970783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.761 " "Worst-case setup slack is -6.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.761             -79.315 clk_audbck  " "   -6.761             -79.315 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.257               0.000 CLOCK_50  " "    8.257               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.205 " "Worst-case hold slack is 0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 CLOCK_50  " "    0.205               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_audbck  " "    0.297               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.547 " "Worst-case recovery slack is -7.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.547           -1366.089 clk_audbck  " "   -7.547           -1366.089 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.269               0.000 CLOCK_50  " "   10.269               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.596 " "Worst-case removal slack is 0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 clk_audbck  " "    0.596               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 CLOCK_50  " "    1.348               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.875 " "Worst-case minimum pulse width slack is 8.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.875               0.000 CLOCK_50  " "    8.875               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.052               0.000 clk_audbck  " "  140.052               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567970907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567970907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.837 ns " "Worst Case Available Settling Time: 35.837 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567971001 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567971001 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599567971017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567971095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978008 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567978676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978676 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 resetN " "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567978676 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978676 "|GAME_TOP|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599567978829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.575 " "Worst-case setup slack is -6.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.575             -76.991 clk_audbck  " "   -6.575             -76.991 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.469               0.000 CLOCK_50  " "    8.469               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 CLOCK_50  " "    0.197               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk_audbck  " "    0.280               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.253 " "Worst-case recovery slack is -7.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.253           -1317.525 clk_audbck  " "   -7.253           -1317.525 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.723               0.000 CLOCK_50  " "   10.723               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.457 " "Worst-case removal slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk_audbck  " "    0.457               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 CLOCK_50  " "    1.276               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.905 " "Worst-case minimum pulse width slack is 8.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.905               0.000 CLOCK_50  " "    8.905               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.046               0.000 clk_audbck  " "  140.046               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567978907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.927 ns " "Worst Case Available Settling Time: 35.927 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567978986 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567978986 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599567979001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567979345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567986486 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567987158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987158 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 resetN " "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567987158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987158 "|GAME_TOP|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599567987220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.094 " "Worst-case setup slack is -5.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.094             -59.070 clk_audbck  " "   -5.094             -59.070 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.618               0.000 CLOCK_50  " "   12.618               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 CLOCK_50  " "    0.123               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk_audbck  " "    0.166               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.001 " "Worst-case recovery slack is -5.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.001           -1017.482 clk_audbck  " "   -5.001           -1017.482 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.190               0.000 CLOCK_50  " "   13.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.764 " "Worst-case removal slack is 0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 CLOCK_50  " "    0.764               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805               0.000 clk_audbck  " "    0.805               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.479 " "Worst-case minimum pulse width slack is 8.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.479               0.000 CLOCK_50  " "    8.479               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.659               0.000 clk_audbck  " "  139.659               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567987329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987329 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.472 ns " "Worst Case Available Settling Time: 37.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567987407 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567987407 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599567987423 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567988126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988126 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 resetN " "Latch TREE_TOP:tree_top\|treeLogic:generate_trees_id\[13\].treelogic\|topLeftX_FixedPoint\[13\]~5 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599567988126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988126 "|GAME_TOP|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988142 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599567988189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.422 " "Worst-case setup slack is -4.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.422             -51.177 clk_audbck  " "   -4.422             -51.177 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.352               0.000 CLOCK_50  " "   13.352               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 CLOCK_50  " "    0.113               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_audbck  " "    0.152               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.280 " "Worst-case recovery slack is -4.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.280            -876.902 clk_audbck  " "   -4.280            -876.902 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.058               0.000 CLOCK_50  " "   14.058               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.418 " "Worst-case removal slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clk_audbck  " "    0.418               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 CLOCK_50  " "    0.691               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.433 " "Worst-case minimum pulse width slack is 8.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.433               0.000 CLOCK_50  " "    8.433               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.618               0.000 clk_audbck  " "  139.618               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599567988298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988298 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 38 synchronizer chains. " "Report Metastability: Found 38 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 38 " "Number of Synchronizer Chains Found: 38" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.579" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.696 ns " "Worst Case Available Settling Time: 37.696 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1599567988376 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567988376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567990220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567990242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 67 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5339 " "Peak virtual memory: 5339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599567990423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 15:26:30 2020 " "Processing ended: Tue Sep 08 15:26:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599567990423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599567990423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599567990423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567990423 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 487 s " "Quartus Prime Full Compilation was successful. 0 errors, 487 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599567991244 ""}
