{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 16:44:14 2016 " "Info: Processing started: Mon Feb 29 16:44:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cmpt4_50Mhz -c cmpt4_50Mhz --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmpt4_50Mhz -c cmpt4_50Mhz --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register gen_ena:u1\|cmpt\[8\] register gen_ena:u1\|clk_ena 176.43 MHz 5.668 ns Internal " "Info: Clock \"clk\" has Internal fmax of 176.43 MHz between source register \"gen_ena:u1\|cmpt\[8\]\" and destination register \"gen_ena:u1\|clk_ena\" (period= 5.668 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.451 ns + Longest register register " "Info: + Longest register to register delay is 5.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gen_ena:u1\|cmpt\[8\] 1 REG LCFF_X21_Y19_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 3; REG Node = 'gen_ena:u1\|cmpt\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gen_ena:u1|cmpt[8] } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice8_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.455 ns) 1.639 ns gen_ena:u1\|Equal0~2 2 COMB LCCOMB_X20_Y17_N0 1 " "Info: 2: + IC(1.184 ns) + CELL(0.455 ns) = 1.639 ns; Loc. = LCCOMB_X20_Y17_N0; Fanout = 1; COMB Node = 'gen_ena:u1\|Equal0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { gen_ena:u1|cmpt[8] gen_ena:u1|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.512 ns) 2.983 ns gen_ena:u1\|Equal0~4 3 COMB LCCOMB_X21_Y19_N4 3 " "Info: 3: + IC(0.832 ns) + CELL(0.512 ns) = 2.983 ns; Loc. = LCCOMB_X21_Y19_N4; Fanout = 3; COMB Node = 'gen_ena:u1\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { gen_ena:u1|Equal0~2 gen_ena:u1|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.178 ns) 5.355 ns gen_ena:u1\|Equal0~8 4 COMB LCCOMB_X47_Y11_N8 1 " "Info: 4: + IC(2.194 ns) + CELL(0.178 ns) = 5.355 ns; Loc. = LCCOMB_X47_Y11_N8; Fanout = 1; COMB Node = 'gen_ena:u1\|Equal0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { gen_ena:u1|Equal0~4 gen_ena:u1|Equal0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.451 ns gen_ena:u1\|clk_ena 5 REG LCFF_X47_Y11_N9 4 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.451 ns; Loc. = LCFF_X47_Y11_N9; Fanout = 4; REG Node = 'gen_ena:u1\|clk_ena'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { gen_ena:u1|Equal0~8 gen_ena:u1|clk_ena } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice8_VHDL/gen_ena.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.241 ns ( 22.77 % ) " "Info: Total cell delay = 1.241 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 77.23 % ) " "Info: Total interconnect delay = 4.210 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { gen_ena:u1|cmpt[8] gen_ena:u1|Equal0~2 gen_ena:u1|Equal0~4 gen_ena:u1|Equal0~8 gen_ena:u1|clk_ena } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { gen_ena:u1|cmpt[8] {} gen_ena:u1|Equal0~2 {} gen_ena:u1|Equal0~4 {} gen_ena:u1|Equal0~8 {} gen_ena:u1|clk_ena {} } { 0.000ns 1.184ns 0.832ns 2.194ns 0.000ns } { 0.000ns 0.455ns 0.512ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.022 ns - Smallest " "Info: - Smallest clock skew is 0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.866 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.602 ns) 2.866 ns gen_ena:u1\|clk_ena 3 REG LCFF_X47_Y11_N9 4 " "Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.866 ns; Loc. = LCFF_X47_Y11_N9; Fanout = 4; REG Node = 'gen_ena:u1\|clk_ena'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clk~clkctrl gen_ena:u1|clk_ena } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice8_VHDL/gen_ena.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.80 % ) " "Info: Total cell delay = 1.628 ns ( 56.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.238 ns ( 43.20 % ) " "Info: Total interconnect delay = 1.238 ns ( 43.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl gen_ena:u1|clk_ena } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|clk_ena {} } { 0.000ns 0.000ns 0.238ns 1.000ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns gen_ena:u1\|cmpt\[8\] 3 REG LCFF_X21_Y19_N23 3 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X21_Y19_N23; Fanout = 3; REG Node = 'gen_ena:u1\|cmpt\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl gen_ena:u1|cmpt[8] } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice8_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl gen_ena:u1|cmpt[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[8] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl gen_ena:u1|clk_ena } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|clk_ena {} } { 0.000ns 0.000ns 0.238ns 1.000ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl gen_ena:u1|cmpt[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[8] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "gen_ena.vhd" "" { Text "U:/Exercice8_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "gen_ena.vhd" "" { Text "U:/Exercice8_VHDL/gen_ena.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { gen_ena:u1|cmpt[8] gen_ena:u1|Equal0~2 gen_ena:u1|Equal0~4 gen_ena:u1|Equal0~8 gen_ena:u1|clk_ena } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { gen_ena:u1|cmpt[8] {} gen_ena:u1|Equal0~2 {} gen_ena:u1|Equal0~4 {} gen_ena:u1|Equal0~8 {} gen_ena:u1|clk_ena {} } { 0.000ns 1.184ns 0.832ns 2.194ns 0.000ns } { 0.000ns 0.455ns 0.512ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl gen_ena:u1|clk_ena } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|clk_ena {} } { 0.000ns 0.000ns 0.238ns 1.000ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl gen_ena:u1|cmpt[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[8] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[3\] cmpt4:u2\|d_int\[3\] 7.821 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[3\]\" through register \"cmpt4:u2\|d_int\[3\]\" is 7.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.866 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.602 ns) 2.866 ns cmpt4:u2\|d_int\[3\] 3 REG LCFF_X47_Y11_N23 2 " "Info: 3: + IC(1.000 ns) + CELL(0.602 ns) = 2.866 ns; Loc. = LCFF_X47_Y11_N23; Fanout = 2; REG Node = 'cmpt4:u2\|d_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { clk~clkctrl cmpt4:u2|d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.80 % ) " "Info: Total cell delay = 1.628 ns ( 56.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.238 ns ( 43.20 % ) " "Info: Total interconnect delay = 1.238 ns ( 43.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl cmpt4:u2|d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} cmpt4:u2|d_int[3] {} } { 0.000ns 0.000ns 0.238ns 1.000ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "cmpt4.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.678 ns + Longest register pin " "Info: + Longest register to pin delay is 4.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmpt4:u2\|d_int\[3\] 1 REG LCFF_X47_Y11_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y11_N23; Fanout = 2; REG Node = 'cmpt4:u2\|d_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmpt4:u2|d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(2.850 ns) 4.678 ns d\[3\] 2 PIN PIN_Y19 0 " "Info: 2: + IC(1.828 ns) + CELL(2.850 ns) = 4.678 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { cmpt4:u2|d_int[3] d[3] } "NODE_NAME" } } { "cmpt4_50Mhz.vhd" "" { Text "U:/Exercice8_VHDL/cmpt4_50Mhz.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 60.92 % ) " "Info: Total cell delay = 2.850 ns ( 60.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.828 ns ( 39.08 % ) " "Info: Total interconnect delay = 1.828 ns ( 39.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { cmpt4:u2|d_int[3] d[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { cmpt4:u2|d_int[3] {} d[3] {} } { 0.000ns 1.828ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.866 ns" { clk clk~clkctrl cmpt4:u2|d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.866 ns" { clk {} clk~combout {} clk~clkctrl {} cmpt4:u2|d_int[3] {} } { 0.000ns 0.000ns 0.238ns 1.000ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { cmpt4:u2|d_int[3] d[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { cmpt4:u2|d_int[3] {} d[3] {} } { 0.000ns 1.828ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 16:44:28 2016 " "Info: Processing ended: Mon Feb 29 16:44:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
