.nh
.TH "SSUB8 -- AArch32" "7" " "  "instruction" "general"
.SS SSUB8
 Signed Subtract 8

 Signed Subtract 8 performs four 8-bit signed integer subtractions, and writes
 the results to the destination register. It sets PSTATE.GE according to the
 results of the subtractions.

 For more information about the constrained unpredictable behavior of this
 instruction, see Architectural Constraints on UNPREDICTABLE behaviors.


It has encodings from the following instruction sets:  A32 (A1) and  T32 (T1).

.SS A1 - A32
 
                                                                   
                                             10                    
                                           11 |                    
         28        23    20      16      12 | | 9 8 7   5 4       0
          |         |     |       |       | | | | | |   | |       |
  |. . . .|0 1 1 0 0|0 0 1|. . . .|. . . .|1|1|1|1|1|1 1|1|. . . .|
  |                 |     |       |               | |     |
  `-cond(!= 1111)   `-op1 `-Rn    `-Rd            | `-op2 `-Rm
                                                  `-B
  
  
 
.SS A1
 
 SSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>
 
 d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
 if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
.SS T1 - T32
 
                                                                   
                                                                   
                                                                   
                   08    05      01      12       8 7 6 5 4       0
                    |     |       |       |       | | | | |       |
   1 1 1 1 1 0 1 0 1|1 0 0|. . . .|1 1 1 1|. . . .|0|0|0|0|. . . .|
                    |     |               |         | | | |
                    `-op1 `-Rn            `-Rd      | | | `-Rm
                                                    | | `-S
                                                    | `-H
                                                    `-U
  
  
 
.SS T1
 
 SSUB8{<c>}{<q>} {<Rd>,} <Rn>, <Rm>
 
 d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
 if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
 
 if ConditionPassed() then
     EncodingSpecificOperations();
     diff1 = SInt(R[n]<7:0>) - SInt(R[m]<7:0>);
     diff2 = SInt(R[n]<15:8>) - SInt(R[m]<15:8>);
     diff3 = SInt(R[n]<23:16>) - SInt(R[m]<23:16>);
     diff4 = SInt(R[n]<31:24>) - SInt(R[m]<31:24>);
     R[d]<7:0>   = diff1<7:0>;
     R[d]<15:8>  = diff2<7:0>;
     R[d]<23:16> = diff3<7:0>;
     R[d]<31:24> = diff4<7:0>;
     PSTATE.GE<0>  = if diff1 >= 0 then '1' else '0';
     PSTATE.GE<1>  = if diff2 >= 0 then '1' else '0';
     PSTATE.GE<2>  = if diff3 >= 0 then '1' else '0';
     PSTATE.GE<3>  = if diff4 >= 0 then '1' else '0';
 

.SS Assembler Symbols

 <c>
  See Standard assembler syntax fields.

 <q>
  See Standard assembler syntax fields.

 <Rd>
  Encoded in Rd
  Is the general-purpose destination register, encoded in the "Rd" field.

 <Rn>
  Encoded in Rn
  Is the first general-purpose source register, encoded in the "Rn" field.

 <Rm>
  Encoded in Rm
  Is the second general-purpose source register, encoded in the "Rm" field.



.SS Operation

 if ConditionPassed() then
     EncodingSpecificOperations();
     diff1 = SInt(R[n]<7:0>) - SInt(R[m]<7:0>);
     diff2 = SInt(R[n]<15:8>) - SInt(R[m]<15:8>);
     diff3 = SInt(R[n]<23:16>) - SInt(R[m]<23:16>);
     diff4 = SInt(R[n]<31:24>) - SInt(R[m]<31:24>);
     R[d]<7:0>   = diff1<7:0>;
     R[d]<15:8>  = diff2<7:0>;
     R[d]<23:16> = diff3<7:0>;
     R[d]<31:24> = diff4<7:0>;
     PSTATE.GE<0>  = if diff1 >= 0 then '1' else '0';
     PSTATE.GE<1>  = if diff2 >= 0 then '1' else '0';
     PSTATE.GE<2>  = if diff3 >= 0 then '1' else '0';
     PSTATE.GE<3>  = if diff4 >= 0 then '1' else '0';


.SS Operational Notes

 
 If CPSR.DIT is 1, this instruction has passed its condition execution check, and does not use R15 as either its source or destination: 
 
 The execution time of this instruction is independent of: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
 The response of this instruction to asynchronous exceptions does not vary based on: 
 The values of the data supplied in any of its registers.
 The values of the NZCV flags.
