[
    {
        "name": "_Z5fir16PK6ap_intILi16EEPS_ILi24EE",
        "df_function": "%F345",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 4,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 37,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 4,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 37,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 fir16) BB 'codeRepl' [Loop] 'Outline_T3_F345_R2_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 12,
                        "column": 11
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 15,
                        "column": 5
                    }
                },
                "display_name": "Init",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                    "line": 8,
                                    "column": 14
                                },
                                "id": "VId_422_[?(?,16)]",
                                "name": "shift_reg[*]",
                                "display_name": "sample_t shift_reg[16]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 32,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i16",
                                    "access_bit_width": 16,
                                    "exec_count": 16
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 18
                },
                "subregions": [
                    {
                        "id": "%F346_R2",
                        "description": "<loop 'Init'>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 12,
                                "column": 11
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 15,
                                "column": 5
                            }
                        }
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%L21",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 12,
                                "column": 11
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 15,
                                "column": 5
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 16,
                            "max": 16
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 16,
                            "max": 16
                        },
                        "tc": {
                            "min": 16,
                            "max": 16
                        },
                        "ureg_id": "%L21",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 12,
                                "column": 11
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 15,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "shift_reg",
                                    "display_name": "shift_reg",
                                    "id": "423",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 8,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "4": {
                "id": "4",
                "name": "Region<OutlineCall(R3 fir16) BB 'codeRepl1' [Loop] 'Outline_T4_F345_R14_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 18,
                        "column": 13
                    },
                    "end_loc": {
                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                        "line": 36,
                        "column": 5
                    }
                },
                "display_name": "Loop_i",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                    "line": 4,
                                    "column": 0
                                },
                                "id": "VId_420_[?(?,16)]dc",
                                "name": "x[*]",
                                "display_name": "const sample_t x[256]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 512,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i16",
                                    "access_bit_width": 16,
                                    "exec_count": 256
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                    "line": 8,
                                    "column": 14
                                },
                                "id": "VId_422_[?(?,16)]",
                                "name": "shift_reg[*]",
                                "display_name": "sample_t shift_reg[16]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 30,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i16",
                                    "access_bit_width": 16,
                                    "exec_count": 3840
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 32,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 32,
                                        "column": 20
                                    },
                                    "access_type": "i16",
                                    "access_bit_width": 16,
                                    "exec_count": 4096
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 2,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i16",
                                    "access_bit_width": 16,
                                    "exec_count": 256
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 2,
                                                "end": 32,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i16",
                                    "access_bit_width": 16,
                                    "exec_count": 3840
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                    "line": 4,
                                    "column": 0
                                },
                                "id": "VId_421_[?(?,32)]dc",
                                "name": "y[*]",
                                "display_name": "out_t y[256]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1024,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i24",
                                    "access_bit_width": 24,
                                    "exec_count": 256
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 16386
                },
                "subregions": [
                    {
                        "id": "%F347_R2",
                        "description": "<loop 'Loop_i'>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 18,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 36,
                                "column": 5
                            }
                        }
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%L18",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 18,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 36,
                                "column": 5
                            }
                        }
                    },
                    {
                        "id": "%L19",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 22,
                                "column": 16
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 25,
                                "column": 9
                            }
                        }
                    },
                    {
                        "id": "%L20",
                        "region_type": "Loop",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 30,
                                "column": 14
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 33,
                                "column": 9
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 16384,
                            "max": 16384
                        },
                        "ii": {
                            "min": 64,
                            "max": 64
                        },
                        "effective_tc": {
                            "min": 256,
                            "max": 256
                        },
                        "tc": {
                            "min": 256,
                            "max": 256
                        },
                        "ureg_id": "%L18",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 18,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 36,
                                "column": 5
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "shift_reg",
                                    "display_name": "shift_reg",
                                    "id": "425",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 8,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 9,
                                    "max": 9
                                },
                                "variables": [
                                    {
                                        "name": "i9 = load arrayidx9",
                                        "display_name": "shift_reg[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i9, arrayidx11",
                                        "display_name": "shift_reg[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "i13 = load arrayidx15",
                                        "display_name": "x[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "store i13, arrayidx16",
                                        "display_name": "shift_reg[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    },
                                    {
                                        "name": "acc [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "i16 = load arrayidx24",
                                        "display_name": "shift_reg[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 20
                                        }
                                    },
                                    {
                                        "name": "i1 [sext]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 40
                                        }
                                    },
                                    {
                                        "name": "i18 = load .cast.i3",
                                        "display_name": "COEFF[*].V.VAL",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 42
                                        }
                                    },
                                    {
                                        "name": "i2 [sext]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 40
                                        }
                                    },
                                    {
                                        "name": "mulconv [mul]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 40
                                        }
                                    },
                                    {
                                        "name": "conv3.i [add]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 17
                                        }
                                    },
                                    {
                                        "name": "conv3 [phi]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 17
                                        }
                                    },
                                    {
                                        "name": "conv.i.i [trunc]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 35,
                                            "column": 16
                                        }
                                    },
                                    {
                                        "name": "store conv.i.i, arrayidx36",
                                        "display_name": "y[*]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 4294967295,
                                            "column": 0
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 30,
                            "max": 30
                        },
                        "ii": {
                            "min": 2,
                            "max": 2
                        },
                        "effective_tc": {
                            "min": 15,
                            "max": 15
                        },
                        "tc": {
                            "min": 15,
                            "max": 15
                        },
                        "ureg_id": "%L19",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 22,
                                "column": 16
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 25,
                                "column": 9
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "shift_reg",
                                    "display_name": "shift_reg",
                                    "id": "425",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 8,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 32,
                            "max": 32
                        },
                        "ii": {
                            "min": 2,
                            "max": 2
                        },
                        "effective_tc": {
                            "min": 16,
                            "max": 16
                        },
                        "tc": {
                            "min": 16,
                            "max": 16
                        },
                        "ureg_id": "%L20",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 30,
                                "column": 14
                            },
                            "end_loc": {
                                "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                "line": 33,
                                "column": 9
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "COEFF",
                                    "display_name": "COEFF",
                                    "id": "6",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.h",
                                        "line": 15,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "shift_reg",
                                    "display_name": "shift_reg",
                                    "id": "425",
                                    "location": {
                                        "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                        "line": 8,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "acc [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "conv3.i [add]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                                            "line": 32,
                                            "column": 17
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        },
        "channels": {
            "x[*]_RAW_1_4_#0": {
                "name": "x[*]_RAW_1_4_#0",
                "variable_id": "VId_420_[?(?,16)]dc",
                "variable_name": "x[*]",
                "declaration": "const sample_t x[256]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 16,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                    "line": 4,
                    "column": 0
                },
                "metrics": {
                    "volume": 4096,
                    "channel_rate": 2.499694861467106E-1
                },
                "source": "1",
                "sink": "4"
            },
            "shift_reg[*]_RAW_3_4_#1": {
                "name": "shift_reg[*]_RAW_3_4_#1",
                "variable_id": "VId_422_[?(?,16)]",
                "variable_name": "shift_reg[*]",
                "declaration": "sample_t shift_reg[16]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 16,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                    "line": 8,
                    "column": 14
                },
                "metrics": {
                    "volume": 126976,
                    "channel_rate": 7.749054070548029E0
                },
                "source": "3",
                "sink": "4"
            },
            "shift_reg[*]_WAW_3_4_#2": {
                "name": "shift_reg[*]_WAW_3_4_#2",
                "variable_id": "VId_422_[?(?,16)]",
                "variable_name": "shift_reg[*]",
                "declaration": "sample_t shift_reg[16]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                    "line": 8,
                    "column": 14
                },
                "source": "3",
                "sink": "4"
            },
            "y[*]_RAW_4_2_#3": {
                "name": "y[*]_RAW_4_2_#3",
                "variable_id": "VId_421_[?(?,32)]dc",
                "variable_name": "y[*]",
                "declaration": "out_t y[256]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 24,
                "src_loc": {
                    "file": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\fir16.cpp",
                    "line": 4,
                    "column": 0
                },
                "metrics": {
                    "volume": 6144,
                    "channel_rate": 3.749542292200659E-1
                },
                "source": "4",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "3",
                "sink": "4"
            },
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "4",
                "sink": "2"
            }
        ]
    }
]