Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 20 23:47:16 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nando_timing_summary_routed.rpt -pb nando_timing_summary_routed.pb -rpx nando_timing_summary_routed.rpx -warn_on_violation
| Design       : nando
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    2          inf        0.000                      0                    2           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            Qn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.778ns  (logic 3.821ns (56.382%)  route 2.956ns (43.618%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  S_IBUF_inst/O
                         net (fo=1, routed)           1.145     2.117    S_IBUF
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.124     2.241 f  Q_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.286     2.527    Q_OBUF
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.124     2.651 r  Qn_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.525     4.176    Qn_OBUF
    P16                  OBUF (Prop_obuf_I_O)         2.601     6.778 r  Qn_OBUF_inst/O
                         net (fo=0)                   0.000     6.778    Qn
    P16                                                               r  Qn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 3.709ns (56.617%)  route 2.842ns (43.383%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  S (IN)
                         net (fo=0)                   0.000     0.000    S
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  S_IBUF_inst/O
                         net (fo=1, routed)           1.145     2.117    S_IBUF
    SLICE_X43Y1          LUT3 (Prop_lut3_I0_O)        0.124     2.241 r  Q_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.697     3.938    Q_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.613     6.551 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     6.551    Q
    T19                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.339ns (65.831%)  route 0.695ns (34.169%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  R (IN)
                         net (fo=0)                   0.000     0.000    R
    P15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  R_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.512    R_IBUF
    SLICE_X43Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.557 r  Q_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.348     0.905    Q_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.130     2.035 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     2.035    Q
    T19                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            Qn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.373ns (65.239%)  route 0.732ns (34.761%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    P15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  R_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.512    R_IBUF
    SLICE_X43Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.557 f  Q_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.104     0.661    Q_OBUF
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.706 r  Qn_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.280     0.987    Qn_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.118     2.105 r  Qn_OBUF_inst/O
                         net (fo=0)                   0.000     2.105    Qn
    P16                                                               r  Qn (OUT)
  -------------------------------------------------------------------    -------------------





