

================================================================
== Vivado HLS Report for 'duc_imf3'
================================================================
* Date:           Mon Aug 10 09:10:36 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        duc_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.71|      2.39|        0.34|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.31ns
ST_1: i_2_load [1/1] 0.00ns
:1  %i_2_load = load i6* @i_2, align 1

ST_1: tmp [1/1] 1.31ns
:2  %tmp = icmp eq i6 %i_2_load, 0


 <State 2>: 2.39ns
ST_2: x_read [1/1] 0.00ns
:0  %x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x)

ST_2: in_1_load [1/1] 0.00ns
:3  %in_1_load = load i18* @in_1, align 4

ST_2: stg_13 [1/1] 1.09ns
:4  br i1 %tmp, label %1, label %._crit_edge_ifconv

ST_2: stg_14 [1/1] 0.00ns
:0  store i18 %x_read, i18* @in_1, align 4

ST_2: stg_15 [1/1] 1.09ns
:1  br label %._crit_edge_ifconv

ST_2: inc [1/1] 1.34ns
._crit_edge_ifconv:1  %inc = add i6 %i_2_load, 1

ST_2: tmp_s [1/1] 0.00ns
._crit_edge_ifconv:4  %tmp_s = zext i6 %i_2_load to i64

ST_2: c_1_0_addr [1/1] 0.00ns
._crit_edge_ifconv:5  %c_1_0_addr = getelementptr [6 x i18]* @c_1_0, i64 0, i64 %tmp_s

ST_2: c_1_0_load [2/2] 2.39ns
._crit_edge_ifconv:6  %c_1_0_load = load i18* %c_1_0_addr, align 8

ST_2: c_1_1_addr [1/1] 0.00ns
._crit_edge_ifconv:21  %c_1_1_addr = getelementptr [6 x i1]* @c_1_1, i64 0, i64 %tmp_s

ST_2: c_1_1_load [2/2] 2.39ns
._crit_edge_ifconv:22  %c_1_1_load = load i1* %c_1_1_addr, align 1


 <State 3>: 2.39ns
ST_3: d_assign [1/1] 0.00ns
._crit_edge_ifconv:0  %d_assign = phi i18 [ %x_read, %1 ], [ %in_1_load, %0 ]

ST_3: p_Val2_s [1/1] 0.00ns
._crit_edge_ifconv:2  %p_Val2_s = load i6* @j, align 1

ST_3: ch_4 [1/1] 0.00ns
._crit_edge_ifconv:3  %ch_4 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 3)

ST_3: c_1_0_load [1/2] 2.39ns
._crit_edge_ifconv:6  %c_1_0_load = load i18* %c_1_0_addr, align 8

ST_3: tmp_7 [1/1] 0.00ns
._crit_edge_ifconv:10  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_4)

ST_3: tmp_8 [1/1] 0.00ns
._crit_edge_ifconv:11  %tmp_8 = zext i7 %tmp_7 to i64

ST_3: shift_reg_p0_addr [1/1] 0.00ns
._crit_edge_ifconv:12  %shift_reg_p0_addr = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %tmp_8

ST_3: shift_reg_p0_load [2/2] 2.39ns
._crit_edge_ifconv:13  %shift_reg_p0_load = load i38* %shift_reg_p0_addr, align 8

ST_3: c_1_1_load [1/2] 2.39ns
._crit_edge_ifconv:22  %c_1_1_load = load i1* %c_1_1_addr, align 1

ST_3: shift_reg_p1_addr [1/1] 0.00ns
._crit_edge_ifconv:23  %shift_reg_p1_addr = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %tmp_8

ST_3: shift_reg_p1_load [2/2] 2.39ns
._crit_edge_ifconv:24  %shift_reg_p1_load = load i38* %shift_reg_p1_addr, align 8


 <State 4>: 2.39ns
ST_4: tmp_14 [1/1] 1.31ns
._crit_edge_ifconv:8  %tmp_14 = icmp eq i6 %i_2_load, 5

ST_4: shift_reg_p0_load [1/2] 2.39ns
._crit_edge_ifconv:13  %shift_reg_p0_load = load i38* %shift_reg_p0_addr, align 8

ST_4: tmp_i [1/1] 0.00ns
._crit_edge_ifconv:15  %tmp_i = sext i18 %c_1_0_load to i36

ST_4: tmp_i_12 [1/1] 0.00ns
._crit_edge_ifconv:16  %tmp_i_12 = sext i18 %d_assign to i36

ST_4: tmp_i_cast [1/1] 0.00ns
._crit_edge_ifconv:17  %tmp_i_cast = sext i18 %d_assign to i35

ST_4: m [3/3] 1.09ns
._crit_edge_ifconv:18  %m = mul nsw i36 %tmp_i_12, %tmp_i

ST_4: shift_reg_p1_load [1/2] 2.39ns
._crit_edge_ifconv:24  %shift_reg_p1_load = load i38* %shift_reg_p1_addr, align 8

ST_4: p_shl [1/1] 0.00ns
._crit_edge_ifconv:26  %p_shl = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %d_assign, i17 0)

ST_4: mt [1/1] 1.76ns
._crit_edge_ifconv:27  %mt = sub i35 %p_shl, %tmp_i_cast


 <State 5>: 1.68ns
ST_5: init_2_load [1/1] 0.00ns
._crit_edge_ifconv:7  %init_2_load = load i1* @init_2, align 1

ST_5: or_cond [1/1] 0.84ns
._crit_edge_ifconv:9  %or_cond = or i1 %init_2_load, %tmp_14

ST_5: tmp_15 [1/1] 0.84ns
._crit_edge_ifconv:14  %tmp_15 = select i1 %or_cond, i38 0, i38 %shift_reg_p0_load

ST_5: m [2/3] 1.09ns
._crit_edge_ifconv:18  %m = mul nsw i36 %tmp_i_12, %tmp_i

ST_5: tmp_16 [1/1] 0.84ns
._crit_edge_ifconv:25  %tmp_16 = select i1 %or_cond, i38 0, i38 %shift_reg_p1_load

ST_5: m_1 [1/1] 0.84ns
._crit_edge_ifconv:28  %m_1 = select i1 %c_1_1_load, i35 %mt, i35 0


 <State 6>: 1.82ns
ST_6: m [1/3] 0.00ns
._crit_edge_ifconv:18  %m = mul nsw i36 %tmp_i_12, %tmp_i

ST_6: tmp_26_i [1/1] 0.00ns
._crit_edge_ifconv:19  %tmp_26_i = sext i36 %m to i38

ST_6: acc0 [2/2] 1.78ns
._crit_edge_ifconv:20  %acc0 = add i38 %tmp_15, %tmp_26_i

ST_6: tmp_26_i6 [1/1] 0.00ns
._crit_edge_ifconv:29  %tmp_26_i6 = sext i35 %m_1 to i38

ST_6: acc1 [1/1] 1.82ns
._crit_edge_ifconv:30  %acc1 = add i38 %tmp_16, %tmp_26_i6

ST_6: tmp_12 [1/1] 0.00ns
._crit_edge_ifconv:38  %tmp_12 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %acc1, i32 17, i32 34)


 <State 7>: 1.78ns
ST_7: acc0 [1/2] 1.78ns
._crit_edge_ifconv:20  %acc0 = add i38 %tmp_15, %tmp_26_i

ST_7: tmp_11 [1/1] 0.00ns
._crit_edge_ifconv:37  %tmp_11 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %acc0, i32 17, i32 34)


 <State 8>: 2.39ns
ST_8: tmp_9 [1/1] 0.00ns
._crit_edge_ifconv:31  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_2_load, i1 %ch_4)

ST_8: tmp_10 [1/1] 0.00ns
._crit_edge_ifconv:32  %tmp_10 = zext i7 %tmp_9 to i64

ST_8: shift_reg_p0_addr_1 [1/1] 0.00ns
._crit_edge_ifconv:33  %shift_reg_p0_addr_1 = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %tmp_10

ST_8: stg_59 [1/1] 2.39ns
._crit_edge_ifconv:34  store i38 %acc0, i38* %shift_reg_p0_addr_1, align 8

ST_8: shift_reg_p1_addr_1 [1/1] 0.00ns
._crit_edge_ifconv:35  %shift_reg_p1_addr_1 = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %tmp_10

ST_8: stg_61 [1/1] 2.39ns
._crit_edge_ifconv:36  store i38 %acc1, i38* %shift_reg_p1_addr_1, align 8

ST_8: tmp_13 [1/1] 0.84ns
._crit_edge_ifconv:39  %tmp_13 = select i1 %tmp, i18 %tmp_11, i18 %tmp_12

ST_8: tmp_17 [1/1] 1.31ns
._crit_edge_ifconv:40  %tmp_17 = icmp eq i6 %p_Val2_s, 15

ST_8: or_cond5 [1/1] 0.84ns
._crit_edge_ifconv:41  %or_cond5 = and i1 %tmp_14, %tmp_17

ST_8: stg_65 [1/1] 0.00ns
._crit_edge_ifconv:42  br i1 %or_cond5, label %2, label %._crit_edge8

ST_8: stg_66 [1/1] 0.00ns
:0  store i1 false, i1* @init_2, align 1

ST_8: stg_67 [1/1] 0.00ns
:1  br label %._crit_edge8

ST_8: stg_68 [1/1] 0.00ns
._crit_edge8:0  br i1 %tmp_14, label %._crit_edge10, label %._crit_edge9

ST_8: tmp_18 [1/1] 1.34ns
._crit_edge10:0  %tmp_18 = add i6 %p_Val2_s, 1

ST_8: tmp_19 [1/1] 0.84ns
._crit_edge10:1  %tmp_19 = select i1 %tmp_17, i6 0, i6 %tmp_18

ST_8: stg_71 [1/1] 0.00ns
._crit_edge10:2  store i6 %tmp_19, i6* @j, align 1

ST_8: stg_72 [1/1] 0.00ns
._crit_edge10:3  br label %._crit_edge9

ST_8: inc_2 [1/1] 0.84ns
._crit_edge9:0  %inc_2 = select i1 %tmp_14, i6 0, i6 %inc

ST_8: stg_74 [1/1] 0.00ns
._crit_edge9:1  store i6 %inc_2, i6* @i_2, align 1

ST_8: stg_75 [1/1] 0.00ns
._crit_edge9:2  ret i18 %tmp_13



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xe91a234ae0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a234ed0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a234930; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ j]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a236160; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0xe91a235c50; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xe91a235ce0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0xe91a235500; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0xe91a234ff0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shift_reg_p1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0xe91a235590; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2_load            (load          ) [ 001111111]
tmp                 (icmp          ) [ 001111111]
x_read              (read          ) [ 001100000]
in_1_load           (load          ) [ 001100000]
stg_13              (br            ) [ 001100000]
stg_14              (store         ) [ 000000000]
stg_15              (br            ) [ 001100000]
inc                 (add           ) [ 000111111]
tmp_s               (zext          ) [ 000000000]
c_1_0_addr          (getelementptr ) [ 000100000]
c_1_1_addr          (getelementptr ) [ 000100000]
d_assign            (phi           ) [ 000110000]
p_Val2_s            (load          ) [ 000011111]
ch_4                (bitselect     ) [ 000011111]
c_1_0_load          (load          ) [ 000010000]
tmp_7               (bitconcatenate) [ 000000000]
tmp_8               (zext          ) [ 000000000]
shift_reg_p0_addr   (getelementptr ) [ 000010000]
c_1_1_load          (load          ) [ 000011000]
shift_reg_p1_addr   (getelementptr ) [ 000010000]
tmp_14              (icmp          ) [ 000001111]
shift_reg_p0_load   (load          ) [ 000001000]
tmp_i               (sext          ) [ 000001100]
tmp_i_12            (sext          ) [ 000001100]
tmp_i_cast          (sext          ) [ 000000000]
shift_reg_p1_load   (load          ) [ 000001000]
p_shl               (bitconcatenate) [ 000000000]
mt                  (sub           ) [ 000001000]
init_2_load         (load          ) [ 000000000]
or_cond             (or            ) [ 000000000]
tmp_15              (select        ) [ 000000110]
tmp_16              (select        ) [ 000000100]
m_1                 (select        ) [ 000000100]
m                   (mul           ) [ 000000000]
tmp_26_i            (sext          ) [ 000000010]
tmp_26_i6           (sext          ) [ 000000000]
acc1                (add           ) [ 000000011]
tmp_12              (partselect    ) [ 000000011]
acc0                (add           ) [ 000000001]
tmp_11              (partselect    ) [ 000000001]
tmp_9               (bitconcatenate) [ 000000000]
tmp_10              (zext          ) [ 000000000]
shift_reg_p0_addr_1 (getelementptr ) [ 000000000]
stg_59              (store         ) [ 000000000]
shift_reg_p1_addr_1 (getelementptr ) [ 000000000]
stg_61              (store         ) [ 000000000]
tmp_13              (select        ) [ 000000000]
tmp_17              (icmp          ) [ 000000000]
or_cond5            (and           ) [ 000000001]
stg_65              (br            ) [ 000000000]
stg_66              (store         ) [ 000000000]
stg_67              (br            ) [ 000000000]
stg_68              (br            ) [ 000000000]
tmp_18              (add           ) [ 000000000]
tmp_19              (select        ) [ 000000000]
stg_71              (store         ) [ 000000000]
stg_72              (br            ) [ 000000000]
inc_2               (select        ) [ 000000000]
stg_74              (store         ) [ 000000000]
stg_75              (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="init_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_p0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_p1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="18" slack="0"/>
<pin id="55" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="c_1_0_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_0_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_0_load/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="c_1_1_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_1_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="80" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1_1_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="shift_reg_p0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="38" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p0_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="38" slack="1"/>
<pin id="92" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p0_load/3 stg_59/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shift_reg_p1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="38" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p1_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="38" slack="2"/>
<pin id="104" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p1_load/3 stg_61/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="shift_reg_p0_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="38" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p0_addr_1/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="shift_reg_p1_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="38" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p1_addr_1/8 "/>
</bind>
</comp>

<comp id="122" class="1005" name="d_assign_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="18" slack="1"/>
<pin id="124" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="d_assign (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="d_assign_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="18" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="18" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_assign/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_2_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_1_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="0"/>
<pin id="144" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="stg_14_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="18" slack="0"/>
<pin id="148" dir="0" index="1" bw="18" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_14/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_s_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ch_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ch_4/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_7_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_8_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_14_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="3"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="1"/>
<pin id="194" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_i_12_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="18" slack="1"/>
<pin id="197" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_12/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_i_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="18" slack="1"/>
<pin id="201" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_shl_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="35" slack="0"/>
<pin id="205" dir="0" index="1" bw="18" slack="1"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="mt_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="35" slack="0"/>
<pin id="213" dir="0" index="1" bw="18" slack="0"/>
<pin id="214" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mt/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="init_2_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_2_load/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_cond_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_15_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="38" slack="1"/>
<pin id="230" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_16_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="38" slack="1"/>
<pin id="237" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="m_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2"/>
<pin id="242" dir="0" index="1" bw="35" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_26_i6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="35" slack="1"/>
<pin id="248" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_i6/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="acc1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="38" slack="1"/>
<pin id="251" dir="0" index="1" bw="35" slack="0"/>
<pin id="252" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc1/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_12_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="0" index="1" bw="38" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_11_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="18" slack="0"/>
<pin id="266" dir="0" index="1" bw="38" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_9_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="7"/>
<pin id="276" dir="0" index="2" bw="1" slack="5"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_10_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="7"/>
<pin id="287" dir="0" index="1" bw="18" slack="1"/>
<pin id="288" dir="0" index="2" bw="18" slack="2"/>
<pin id="289" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_17_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="5"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_cond5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="4"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="stg_66_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_18_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="5"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_19_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="6" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="stg_71_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_71/8 "/>
</bind>
</comp>

<comp id="325" class="1004" name="inc_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="4"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="6"/>
<pin id="329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_2/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="stg_74_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/8 "/>
</bind>
</comp>

<comp id="337" class="1007" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="18" slack="0"/>
<pin id="339" dir="0" index="1" bw="18" slack="0"/>
<pin id="340" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="m/4 acc0/6 tmp_26_i/6 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_2_load_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="1"/>
<pin id="347" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2_load "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="358" class="1005" name="x_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="18" slack="1"/>
<pin id="360" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="in_1_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="18" slack="1"/>
<pin id="365" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_1_load "/>
</bind>
</comp>

<comp id="368" class="1005" name="inc_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="inc "/>
</bind>
</comp>

<comp id="374" class="1005" name="c_1_0_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_0_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="c_1_1_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="1"/>
<pin id="381" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_1_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_Val2_s_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="5"/>
<pin id="386" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="390" class="1005" name="ch_4_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="5"/>
<pin id="392" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="ch_4 "/>
</bind>
</comp>

<comp id="395" class="1005" name="c_1_0_load_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="18" slack="1"/>
<pin id="397" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_1_0_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="shift_reg_p0_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p0_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="c_1_1_load_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="c_1_1_load "/>
</bind>
</comp>

<comp id="410" class="1005" name="shift_reg_p1_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p1_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_14_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="422" class="1005" name="shift_reg_p0_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="38" slack="1"/>
<pin id="424" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p0_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="36" slack="1"/>
<pin id="429" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_i_12_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="36" slack="1"/>
<pin id="434" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_12 "/>
</bind>
</comp>

<comp id="437" class="1005" name="shift_reg_p1_load_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="38" slack="1"/>
<pin id="439" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p1_load "/>
</bind>
</comp>

<comp id="442" class="1005" name="mt_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="35" slack="1"/>
<pin id="444" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="mt "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_15_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="38" slack="1"/>
<pin id="449" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_16_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="38" slack="1"/>
<pin id="454" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="457" class="1005" name="m_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="35" slack="1"/>
<pin id="459" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="acc1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="38" slack="2"/>
<pin id="464" dir="1" index="1" bw="38" slack="2"/>
</pin_list>
<bind>
<opset="acc1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_12_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="18" slack="2"/>
<pin id="469" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="472" class="1005" name="acc0_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="38" slack="1"/>
<pin id="474" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="acc0 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_11_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="18" slack="1"/>
<pin id="479" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="131"><net_src comp="125" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="52" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="166" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="122" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="122" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="122" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="199" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="221" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="273" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="290" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="306" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="6" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="2" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="195" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="192" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="337" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="348"><net_src comp="132" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="356"><net_src comp="136" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="361"><net_src comp="52" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="366"><net_src comp="142" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="371"><net_src comp="152" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="377"><net_src comp="58" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="382"><net_src comp="70" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="387"><net_src comp="162" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="393"><net_src comp="166" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="398"><net_src comp="65" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="403"><net_src comp="82" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="408"><net_src comp="77" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="413"><net_src comp="94" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="418"><net_src comp="187" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="425"><net_src comp="89" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="430"><net_src comp="192" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="435"><net_src comp="195" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="440"><net_src comp="101" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="445"><net_src comp="211" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="450"><net_src comp="226" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="455"><net_src comp="233" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="460"><net_src comp="240" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="465"><net_src comp="249" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="470"><net_src comp="254" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="475"><net_src comp="337" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="480"><net_src comp="264" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="285" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp : 1
	State 2
		c_1_0_addr : 1
		c_1_0_load : 2
		c_1_1_addr : 1
		c_1_1_load : 2
	State 3
		ch_4 : 1
		tmp_7 : 2
		tmp_8 : 3
		shift_reg_p0_addr : 4
		shift_reg_p0_load : 5
		shift_reg_p1_addr : 4
		shift_reg_p1_load : 5
	State 4
		m : 1
		mt : 1
	State 5
		or_cond : 1
		tmp_15 : 1
		tmp_16 : 1
	State 6
		tmp_26_i : 1
		acc0 : 2
		acc1 : 1
		tmp_12 : 2
	State 7
		tmp_11 : 1
	State 8
		tmp_10 : 1
		shift_reg_p0_addr_1 : 2
		stg_59 : 3
		shift_reg_p1_addr_1 : 2
		stg_61 : 3
		or_cond5 : 1
		stg_65 : 1
		tmp_19 : 1
		stg_71 : 2
		stg_74 : 1
		stg_75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   tmp_15_fu_226   |    0    |    0    |    38   |
|          |   tmp_16_fu_233   |    0    |    0    |    38   |
|  select  |     m_1_fu_240    |    0    |    0    |    35   |
|          |   tmp_13_fu_285   |    0    |    0    |    18   |
|          |   tmp_19_fu_311   |    0    |    0    |    6    |
|          |    inc_2_fu_325   |    0    |    0    |    6    |
|----------|-------------------|---------|---------|---------|
|          |     inc_fu_152    |    0    |    0    |    6    |
|    add   |    acc1_fu_249    |    0    |    0    |    38   |
|          |   tmp_18_fu_306   |    0    |    0    |    6    |
|----------|-------------------|---------|---------|---------|
|    sub   |     mt_fu_211     |    0    |    0    |    35   |
|----------|-------------------|---------|---------|---------|
|          |     tmp_fu_136    |    0    |    0    |    3    |
|   icmp   |   tmp_14_fu_187   |    0    |    0    |    3    |
|          |   tmp_17_fu_290   |    0    |    0    |    3    |
|----------|-------------------|---------|---------|---------|
|    or    |   or_cond_fu_221  |    0    |    0    |    1    |
|----------|-------------------|---------|---------|---------|
|    and   |  or_cond5_fu_295  |    0    |    0    |    1    |
|----------|-------------------|---------|---------|---------|
|  muladd  |     grp_fu_337    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   read   | x_read_read_fu_52 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |    tmp_s_fu_157   |    0    |    0    |    0    |
|   zext   |    tmp_8_fu_181   |    0    |    0    |    0    |
|          |   tmp_10_fu_279   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|    ch_4_fu_166    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |    tmp_7_fu_174   |    0    |    0    |    0    |
|bitconcatenate|    p_shl_fu_203   |    0    |    0    |    0    |
|          |    tmp_9_fu_273   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |    tmp_i_fu_192   |    0    |    0    |    0    |
|   sext   |  tmp_i_12_fu_195  |    0    |    0    |    0    |
|          | tmp_i_cast_fu_199 |    0    |    0    |    0    |
|          |  tmp_26_i6_fu_246 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|   tmp_12_fu_254   |    0    |    0    |    0    |
|          |   tmp_11_fu_264   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |    0    |   237   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       acc0_reg_472      |   38   |
|       acc1_reg_462      |   38   |
|    c_1_0_addr_reg_374   |    3   |
|    c_1_0_load_reg_395   |   18   |
|    c_1_1_addr_reg_379   |    3   |
|    c_1_1_load_reg_405   |    1   |
|       ch_4_reg_390      |    1   |
|     d_assign_reg_122    |   18   |
|     i_2_load_reg_345    |    6   |
|    in_1_load_reg_363    |   18   |
|       inc_reg_368       |    6   |
|       m_1_reg_457       |   35   |
|        mt_reg_442       |   35   |
|     p_Val2_s_reg_384    |    6   |
|shift_reg_p0_addr_reg_400|    4   |
|shift_reg_p0_load_reg_422|   38   |
|shift_reg_p1_addr_reg_410|    4   |
|shift_reg_p1_load_reg_437|   38   |
|      tmp_11_reg_477     |   18   |
|      tmp_12_reg_467     |   18   |
|      tmp_14_reg_415     |    1   |
|      tmp_15_reg_447     |   38   |
|      tmp_16_reg_452     |   38   |
|     tmp_i_12_reg_432    |   36   |
|      tmp_i_reg_427      |   36   |
|       tmp_reg_353       |    1   |
|      x_read_reg_358     |   18   |
+-------------------------+--------+
|          Total          |   514  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    3    |
|  grp_access_fu_77 |  p0  |   2  |   3  |    6   ||    3    |
|  grp_access_fu_89 |  p0  |   3  |   4  |   12   ||    4    |
| grp_access_fu_101 |  p0  |   3  |   4  |   12   ||    4    |
|     grp_fu_337    |  p0  |   3  |  18  |   54   ||    18   |
|     grp_fu_337    |  p1  |   2  |  18  |   36   ||    18   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||   6.51  ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   50   |
|  Register |    -   |    -   |   514  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   514  |   287  |
+-----------+--------+--------+--------+--------+
