tst r0, #1 
mvnne r1, r2 
mov r0, r1 
add r3, r0, r2, asr #4 
