Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mm_is_2 && cd ../sw/tests/test_mm_is_2 && mkdir -p build
cp ./build/bin/test_mm_is_2 ../sw/tests/test_mm_is_2/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mm_is_2/build/verif ../sw/tests/test_mm_is_2/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mm_is_2/build/verif.s19 > ../sw/tests/test_mm_is_2/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mm_is_2/build/verif.txt ../sw/tests/test_mm_is_2/build/stim_instr.txt ../sw/tests/test_mm_is_2/build/stim_data.txt	
cd ../sw/tests/test_mm_is_2													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mm_is_2/build/verif > ../sw/tests/test_mm_is_2/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mm_is_2/build/verif > ../sw/tests/test_mm_is_2/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mm_is_2/build/verif.objdump > ../sw/tests/test_mm_is_2/build/verif.itb
cd /scratch/visachi/magia_profiling/mm_is/MAGIA 												&& \
make run test=test_mm_is_2 gui=0 mesh_dv=1
make[1]: Entering directory '/scratch/visachi/magia_profiling/mm_is/MAGIA'
cd sw/tests/test_mm_is_2;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+itb_file=build/verif.itb" 
# Start time: 14:36:37 on Oct 27,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.axi_to_obi(fast__1)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__2)
# Loading work.stream_mux(fast__2)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__12)
# Loading work.stream_to_mem(fast__2)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__13)
# Loading work.mem_to_banks_detailed(fast__2)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__14)
# Loading work.stream_fifo(fast__11)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_to_detailed_mem_user(fast__3)
# Loading work.stream_mux(fast__3)
# Loading work.stream_fifo(fast__12)
# Loading work.fifo_v3(fast__16)
# Loading work.stream_to_mem(fast__3)
# Loading work.stream_fifo(fast__13)
# Loading work.fifo_v3(fast__17)
# Loading work.mem_to_banks_detailed(fast__3)
# Loading work.stream_fifo(fast__14)
# Loading work.fifo_v3(fast__18)
# Loading work.obi_mux(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__2)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__7)
# Loading work.redmule_mux(fast)
# Loading work.hci_core_r_valid_filter(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__9)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__7)
# Loading work.hwpe_stream_fifo(fast__8)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_x_pad_scm(fast)
# Loading work.redmule_x_buffer_scm(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_w_buffer_scm(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_z_buffer_scm(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_memory_scheduler(fast)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__3)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__19)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.delta_counter(fast__1)
# Loading work.obi_mux(fast__2)
# Loading work.fifo_v3(fast__20)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_router_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_core_assign(fast__4)
# Loading work.hci_router(fast__1)
# Loading work.hci_core_intf(fast__16)
# Loading work.hci_core_assign(fast__5)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_core_assign(fast__6)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_core_intf(fast__20)
# Loading work.hci_core_assign(fast__7)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.stream_fifo(fast__15)
# Loading work.fifo_v3(fast__21)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.stream_fifo(fast__16)
# Loading work.fifo_v3(fast__22)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.stream_fifo(fast__17)
# Loading work.fifo_v3(fast__23)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__24)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__18)
# Loading work.fifo_v3(fast__25)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.stream_fifo(fast__19)
# Loading work.fifo_v3(fast__26)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.stream_fifo(fast__20)
# Loading work.fifo_v3(fast__27)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__4)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.fifo_v3(fast__29)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__30)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__5)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__6)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__7)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__8)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__9)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__10)
# Loading work.axi_demux_simple(fast__2)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__2)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__31)
# Loading work.fifo_v3(fast__32)
# Loading work.fifo_v3(fast__33)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__3)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fifo_v3(fast__34)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__12)
# Loading work.rr_arb_tree(fast__9)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__14)
# Loading work.floo_nw_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__15)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__16)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.floo_router(fast__2)
# Loading work.stream_fifo_optimal_wrap(fast__9)
# Loading work.spill_register_flushable(fast__17)
# Loading work.floo_route_select(fast__2)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.floo_vc_arbiter(fast__2)
# Loading work.floo_nw_chimney(fast)
# Loading work.spill_register(fast__14)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__15)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__35)
# Loading work.lzc(fast__6)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__36)
# Loading work.axi_rw_split(fast)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__21)
# Loading work.fifo_v3(fast__37)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__22)
# Loading work.fifo_v3(fast__38)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__11)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__14)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.lzc(fast__11)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__39)
# Loading work.fifo_v3(fast__40)
# Loading work.fifo_v3(fast__41)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__5)
# Loading work.axi_demux(fast__1)
# Loading work.spill_register(fast__16)
# Loading work.spill_register_flushable(fast__20)
# Loading work.spill_register(fast__17)
# Loading work.spill_register_flushable(fast__21)
# Loading work.spill_register(fast__18)
# Loading work.spill_register_flushable(fast__22)
# Loading work.spill_register(fast__19)
# Loading work.spill_register_flushable(fast__23)
# Loading work.spill_register(fast__20)
# Loading work.spill_register_flushable(fast__24)
# Loading work.spill_register(fast__21)
# Loading work.spill_register_flushable(fast__25)
# Loading work.axi_demux_simple(fast__3)
# Loading work.axi_demux_id_counters(fast__3)
# Loading work.delta_counter(fast__6)
# Loading work.counter(fast__4)
# Loading work.rr_arb_tree(fast__20)
# Loading work.onehot_to_bin(fast__2)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.axi_err_slv(fast__2)
# Loading work.axi_atop_filter(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.fifo_v3(fast__42)
# Loading work.fifo_v3(fast__43)
# Loading work.fifo_v3(fast__44)
# Loading work.axi_err_slv(fast__3)
# Loading work.axi_atop_filter(fast__3)
# Loading work.stream_register(fast__4)
# Loading work.fifo_v3(fast__45)
# Loading work.spill_register(fast__22)
# Loading work.spill_register_flushable(fast__26)
# Loading work.spill_register(fast__23)
# Loading work.spill_register_flushable(fast__27)
# Loading work.floo_rob_wrapper(fast__4)
# Loading work.axi_demux_id_counters(fast__4)
# Loading work.delta_counter(fast__7)
# Loading work.floo_rob_wrapper(fast__5)
# Loading work.axi_demux_id_counters(fast__5)
# Loading work.floo_rob_wrapper(fast__6)
# Loading work.floo_rob_wrapper(fast__7)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__6)
# Loading work.rr_arb_tree(fast__21)
# Loading work.floo_wormhole_arbiter(fast__7)
# Loading work.rr_arb_tree(fast__22)
# Loading work.floo_wormhole_arbiter(fast__8)
# Loading work.floo_meta_buffer(fast__2)
# Loading work.fifo_v3(fast__46)
# Loading work.floo_meta_buffer(fast__3)
# Loading work.fifo_v3(fast__47)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__5)
# Loading work.hci_core_intf(fast__2)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.hci_core_intf(fast__4)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__15)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# Loading work.hci_core_intf(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_profiling/mm_is/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2969 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2969 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2969 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2969 instructions.
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 222230ns
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 222230ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 223770ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 223770ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 265100ns
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 265100ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266920ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 266920ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267430ns: start-end pair with latency 43655ns (8731 clock cycles) and accumulated latency 43655ns (8731 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267430ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 505ns (101 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267430ns: start-end pair with latency 43655ns (8731 clock cycles) and accumulated latency 43655ns (8731 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 267430ns: start-end pair with latency 505ns (101 clock cycles) and accumulated latency 505ns (101 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 267435ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 267435ns
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 267435ns
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 267435ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 267530ns
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 267530ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 267575ns
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 267575ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 269710ns: start-end pair with latency 2175ns (435 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 269710ns: start-end pair with latency 2175ns (435 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269715ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269715ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 269810ns: start-end pair with latency 2230ns (446 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 269810ns: start-end pair with latency 2230ns (446 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269815ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 269815ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270340ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270340ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270440ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 270440ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 271675ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 271675ns: start-end pair with latency 1330ns (266 clock cycles) and accumulated latency 1330ns (266 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272010ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272010ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272365ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 1920ns (384 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272365ns: start-end pair with latency 1920ns (384 clock cycles) and accumulated latency 1920ns (384 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272625ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 1940ns (388 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 272625ns: start-end pair with latency 610ns (122 clock cycles) and accumulated latency 1940ns (388 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 272630ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 272630ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272635ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 272635ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272780ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 272780ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273705ns: start-end pair with latency 920ns (184 clock cycles) and accumulated latency 2840ns (568 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 273705ns: start-end pair with latency 920ns (184 clock cycles) and accumulated latency 2840ns (568 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 273710ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 273710ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273715ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 273715ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274080ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 45095ns (9019 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274080ns: start-end pair with latency 360ns (72 clock cycles) and accumulated latency 865ns (173 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274080ns: start-end pair with latency 1440ns (288 clock cycles) and accumulated latency 45095ns (9019 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 274080ns: start-end pair with latency 360ns (72 clock cycles) and accumulated latency 865ns (173 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274540ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274540ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274640ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 274640ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 274850ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 274850ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 274855ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 274855ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 275800ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 275800ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 276490ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 276490ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 2625ns (525 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 277415ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 277415ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 277625ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 277625ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 278310ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 278310ns: start-end pair with latency 680ns (136 clock cycles) and accumulated latency 3305ns (661 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 279305ns: start-end pair with latency 1885ns (377 clock cycles) and accumulated latency 1885ns (377 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 279305ns: start-end pair with latency 1885ns (377 clock cycles) and accumulated latency 1885ns (377 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 279410ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 279410ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 279415ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 279415ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279640ns: start-end pair with latency 220ns (44 clock cycles) and accumulated latency 45315ns (9063 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279640ns: start-end pair with latency 4780ns (956 clock cycles) and accumulated latency 5645ns (1129 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279640ns: start-end pair with latency 220ns (44 clock cycles) and accumulated latency 45315ns (9063 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 279640ns: start-end pair with latency 4780ns (956 clock cycles) and accumulated latency 5645ns (1129 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 279750ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 279750ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 279795ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 279795ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 279815ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 279815ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 279820ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 279820ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 280485ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 280485ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 281105ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 281105ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 3920ns (784 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 281890ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 281890ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 282100ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 282100ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 282195ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 282195ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 282570ns: start-end pair with latency 465ns (93 clock cycles) and accumulated latency 465ns (93 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 282570ns: start-end pair with latency 465ns (93 clock cycles) and accumulated latency 465ns (93 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 282885ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 4605ns (921 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 282885ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 4605ns (921 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 283780ns: start-end pair with latency 1885ns (377 clock cycles) and accumulated latency 3770ns (754 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 283780ns: start-end pair with latency 1885ns (377 clock cycles) and accumulated latency 3770ns (754 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 283790ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 283790ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 283795ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 283795ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 283965ns: start-end pair with latency 165ns (33 clock cycles) and accumulated latency 45480ns (9096 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 283965ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 9785ns (1957 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 283965ns: start-end pair with latency 165ns (33 clock cycles) and accumulated latency 45480ns (9096 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 283965ns: start-end pair with latency 4140ns (828 clock cycles) and accumulated latency 9785ns (1957 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 283990ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 283990ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 284020ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 284020ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 284665ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 284665ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 285285ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 5220ns (1044 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 285285ns: start-end pair with latency 615ns (123 clock cycles) and accumulated latency 5220ns (1044 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 285825ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 285825ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 285930ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 285930ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 285955ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 285955ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 286150ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 286150ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 286400ns: start-end pair with latency 465ns (93 clock cycles) and accumulated latency 930ns (186 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 286400ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 286400ns: start-end pair with latency 465ns (93 clock cycles) and accumulated latency 930ns (186 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 286400ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 286655ns: start-end pair with latency 695ns (139 clock cycles) and accumulated latency 5915ns (1183 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 286655ns: start-end pair with latency 695ns (139 clock cycles) and accumulated latency 5915ns (1183 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287405ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 3840ns (768 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287405ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 3840ns (768 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 287610ns: start-end pair with latency 1780ns (356 clock cycles) and accumulated latency 5550ns (1110 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 287610ns: start-end pair with latency 1780ns (356 clock cycles) and accumulated latency 5550ns (1110 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 287620ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 287620ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287625ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 287625ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 288080ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 288080ns: start-end pair with latency 1925ns (385 clock cycles) and accumulated latency 1925ns (385 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 288100ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 288100ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288105ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 288105ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288230ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 46080ns (9216 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288230ns: start-end pair with latency 120ns (24 clock cycles) and accumulated latency 9905ns (1981 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288230ns: start-end pair with latency 600ns (120 clock cycles) and accumulated latency 46080ns (9216 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 288230ns: start-end pair with latency 120ns (24 clock cycles) and accumulated latency 9905ns (1981 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288255ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288255ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288285ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 288285ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288905ns
# [TB][mhartid 2 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 288905ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289530ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 6535ns (1307 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289530ns: start-end pair with latency 620ns (124 clock cycles) and accumulated latency 6535ns (1307 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289665ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289665ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 289945ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 289945ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289990ns
# [TB][mhartid 2 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 289990ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290065ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290065ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 290225ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 290225ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290685ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 735ns (147 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290685ns: start-end pair with latency 735ns (147 clock cycles) and accumulated latency 735ns (147 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290705ns: start-end pair with latency 475ns (95 clock cycles) and accumulated latency 1405ns (281 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 290705ns: start-end pair with latency 475ns (95 clock cycles) and accumulated latency 1405ns (281 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291150ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4920ns (984 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291150ns: start-end pair with latency 1080ns (216 clock cycles) and accumulated latency 4920ns (984 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291625ns: start-end pair with latency 1955ns (391 clock cycles) and accumulated latency 3880ns (776 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291625ns: start-end pair with latency 1955ns (391 clock cycles) and accumulated latency 3880ns (776 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291635ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291635ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291640ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291640ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291795ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 7350ns (1470 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 291795ns: start-end pair with latency 1800ns (360 clock cycles) and accumulated latency 7350ns (1470 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291915ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 291915ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291920ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 291920ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 292060ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 46215ns (9243 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 292060ns: start-end pair with latency 415ns (83 clock cycles) and accumulated latency 10320ns (2064 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 292060ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 46215ns (9243 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 292060ns: start-end pair with latency 415ns (83 clock cycles) and accumulated latency 10320ns (2064 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 292100ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 292100ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 292100ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 292100ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 292895ns
# [TB][mhartid 2 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 292895ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 293060ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 293150ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 293150ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293160ns
# [TB][mhartid 3 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 293160ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 293415ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 1920ns (384 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 293415ns: start-end pair with latency 515ns (103 clock cycles) and accumulated latency 1920ns (384 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 293435ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 293435ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 293440ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 293870ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 1450ns (290 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 293870ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 1450ns (290 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294195ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5950ns (1190 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 294195ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 5950ns (1190 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 294830ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 5645ns (1129 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 294830ns: start-end pair with latency 1765ns (353 clock cycles) and accumulated latency 5645ns (1129 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 294840ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 294840ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 294845ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 294845ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 294955ns: start-end pair with latency 1510ns (302 clock cycles) and accumulated latency 47725ns (9545 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 294955ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 10425ns (2085 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 294955ns: start-end pair with latency 1510ns (302 clock cycles) and accumulated latency 47725ns (9545 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 294955ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 10425ns (2085 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 294980ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 294980ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 294980ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 294980ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 295005ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 295005ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 295010ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 295010ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 295675ns
# [TB][mhartid 3 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 295675ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 295925ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 295925ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 296650ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 2170ns (434 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 296650ns: start-end pair with latency 720ns (144 clock cycles) and accumulated latency 2170ns (434 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 297500ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 7465ns (1493 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 297500ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 7465ns (1493 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 297625ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 297625ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 297630ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 297630ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 297740ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 50450ns (10090 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 297740ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 10530ns (2106 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 297740ns: start-end pair with latency 2725ns (545 clock cycles) and accumulated latency 50450ns (10090 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 297740ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 10530ns (2106 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 297765ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 297765ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 297780ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 297780ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 297790ns
# [TB][mhartid 2 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 297790ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 297795ns
# [TB][mhartid 2 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 297795ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 298555ns
# [TB][mhartid 3 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 298555ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 299380ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 299380ns: start-end pair with latency 820ns (164 clock cycles) and accumulated latency 2990ns (598 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 299400ns
# [TB][mhartid 3 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 299400ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 299405ns
# [TB][mhartid 3 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 299405ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299515ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 52165ns (10433 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299515ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 10635ns (2127 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299515ns: start-end pair with latency 1715ns (343 clock cycles) and accumulated latency 52165ns (10433 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 299515ns: start-end pair with latency 105ns (21 clock cycles) and accumulated latency 10635ns (2127 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 299530ns: start-end pair with latency 32090ns (6418 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 299530ns: start-end pair with latency 32090ns (6418 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 299530ns: start-end pair with latency 32090ns (6418 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 299530ns: start-end pair with latency 32090ns (6418 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 299625ns: start-end pair with latency 77390ns (15478 clock cycles)
# [TB][mhartid 2 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 299625ns: start-end pair with latency 77390ns (15478 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 6535ns (1307 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 6535ns (1307 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 1920ns (384 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 1920ns (384 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 7350ns (1470 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 7350ns (1470 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 299670ns: start-end pair with latency 34565ns (6913 clock cycles)
# [TB][mhartid 3 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 299670ns: start-end pair with latency 34565ns (6913 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 5950ns (1190 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 5950ns (1190 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 2990ns (598 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 7465ns (1493 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 7465ns (1493 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 52165ns (10433 clock cycles)
# [TB][PERF][mhartid 2 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 52165ns (10433 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)] Global maximul performance overheads:
#           	Input communication:          6535ns (1307 clock cycles)
#           	Outpu (result) communication: 2990ns (598 clock cycles)
#           	Computation:                  7465ns (1493 clock cycles)
#           	Total (CMI+CMO+CMP):          16405ns (3281 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 10635ns (2127 clock cycles)
# [TB][PERF][mhartid 3 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 10635ns (2127 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][TIMESLOT_PERF] Timeslot accumulator sentinel states after 8 iterations:
# 	GLOBAL:
# 		798 -> 973 -> 807 -> 821 -> 731 -> 547 -> 528 -> 326 -> Total cycles: 5531
# 	ROW:
# 		Row 0 - 798 -> 973 -> 807 -> 821 -> 731 -> 547 -> 528 -> 326 -> Total cycles: 5531
# 		Row 1 - 798 -> 973 -> 807 -> 821 -> 731 -> 547 -> 528 -> 326 -> Total cycles: 5531
# 	COL:
# 		Column 0 - 582 -> 973 -> 807 -> 719 -> 725 -> 266 -> 4 -> 4 -> Total cycles: 4080
# 		Column 1 - 778 -> 41 -> 3 -> 821 -> 675 -> 547 -> 528 -> 323 -> Total cycles: 3716
# 	HNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 1 (0, 1)] - 798 -> 973 -> 807 -> 821 -> 731 -> 547 -> 528 -> 326 -> Total cycles: 5531
# 		Pair 1 [Tile 2 (1, 0) <-> Tile 3 (1, 1)] - 798 -> 973 -> 807 -> 821 -> 731 -> 547 -> 528 -> 326 -> Total cycles: 5531
# 	VNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 2 (1, 0)] - 582 -> 973 -> 807 -> 719 -> 725 -> 266 -> 4 -> 4 -> Total cycles: 4080
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 3 (1, 1)] - 778 -> 41 -> 3 -> 821 -> 675 -> 547 -> 528 -> 323 -> Total cycles: 3716
# 	HRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 1 (0, 1)] - 798 -> 973 -> 807 -> 821 -> 731 -> 547 -> 528 -> 326 -> Total cycles: 5531
# 		Pair 1 [Tile 2 (1, 0) <-> Tile 3 (1, 1)] - 798 -> 973 -> 807 -> 821 -> 731 -> 547 -> 528 -> 326 -> Total cycles: 5531
# 	VRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 2 (1, 0)] - 582 -> 973 -> 807 -> 719 -> 725 -> 266 -> 4 -> 4 -> Total cycles: 4080
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 3 (1, 1)] - 778 -> 41 -> 3 -> 821 -> 675 -> 547 -> 528 -> 323 -> Total cycles: 3716
# [mhartid 3] Number of errors: 0
# [mhartid 1] Number of errors: 0
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 14:39:29 on Oct 27,2025, Elapsed time: 0:02:52
# Errors: 0, Warnings: 4
make[1]: Leaving directory '/scratch/visachi/magia_profiling/mm_is/MAGIA'
