#----------*-perl-*-------------------------
#  This is a HDL spec file - it defines the unit and how to compile it.
#
#
my $NEBULON    = &ToolConfig::get_tool_path('nebulon');
my $VCS_HOME   = &ToolConfig::get_tool_env_var('vcs', "VCS_HOME");
my $QSPI_PATH  = &ToolConfig::get_tool_var('ipconfig/cdns_qspi_flash_ctrl', 'INC_PATH');


$hdl_spec = {

	# List of specific VERILOG src files
	-vlog_files => [ 
	
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_primitives/cdns_async_fifo.v",,
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_primitives/cdns_qspi_d_ff_neg.v",,
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_primitives/cdns_qspi_d_ff_pos.v",,
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_primitives/cdns_qspi_mux_comp.v",,
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_primitives/cdns_qspi_xor_gate.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_primitives/cdns_syncflop.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_ahb_ctrl/cdns_qspi_ahb_ctrl_cmdgen.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_ahb_ctrl/cdns_qspi_ahb_ctrl_registers.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_flash_dll_phy_params.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_dig_dll_obs.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_digital_dll.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_dll_delay_control.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_dll_delay_control_slice.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_dll_delay_element.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_dll_delay_line.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_dll_phase_detect.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_hic_dll_clkbuf.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_hic_dll_dly2.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_hic_dll_dly4.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_hic_dll_nand2.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_hic_dll_sync_flop.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_hic_dll_xor.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components/cdns_qspi_phy_hic_io_mux.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_phy_components/cdns_qspi_phy_clk_arbiter.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_phy_components/cdns_qspi_phy_data_connector.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_phy_components/cdns_qspi_phy_module.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_phy_components/cdns_qspi_phy_receiver.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_phy_components/cdns_qspi_phy_reg_synchronizer.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_phy_components/cdns_qspi_phy_transmitter.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_phy_components/cdns_qspi_phy_wr_enable_gen.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_control.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_ctrl_core.v",
##       "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_ctrl_core_defs.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_fifo.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_mux_w2n.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_receive.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_tap_sampling_ctrl.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core/cdns_qspi_spi_transmit.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_ahb_seq_gen.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_ahb_slv.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_dma_peri.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_flash_ctrl.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_flash_ctrl_blk.v",
##       "$QSPI_PATH/hdl/hdl_src/cdns_qspi_flash_ctrl_defs.v",
##       "$QSPI_PATH/hdl/hdl_src/cdns_qspi_flash_ctrl_defs_default.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_indrd_blk.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_indrd_sram.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_indwr_blk.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_indwr_sram.v",
#        "$QSPI_PATH/hdl/hdl_src/cdns_qspi_sram_arb.v",

         # processor
         "src/rtl/cup/verilog/processor/AccessPort.v",
         "src/rtl/cup/verilog/processor/ClkGate.v",
         "src/rtl/cup/verilog/processor/Control.v",
         "src/rtl/cup/verilog/processor/Corrector39_7.v",
         "src/rtl/cup/verilog/processor/DAlign.v",
         "src/rtl/cup/verilog/processor/DCorrector.v",
         "src/rtl/cup/verilog/processor/DStLdByp.v",
         "src/rtl/cup/verilog/processor/DSyndrome.v",
         "src/rtl/cup/verilog/processor/Datapath.v",
         "src/rtl/cup/verilog/processor/Debug.v",
         "src/rtl/cup/verilog/processor/Decoder.v",
         "src/rtl/cup/verilog/processor/DmaCtrl.v",
         "src/rtl/cup/verilog/processor/ExAcsMon.v",
         "src/rtl/cup/verilog/processor/ExternInt.v",
         "src/rtl/cup/verilog/processor/IAlign.v",
         "src/rtl/cup/verilog/processor/IMMU.v",
         "src/rtl/cup/verilog/processor/IMemCheckGenerate.v",
         "src/rtl/cup/verilog/processor/InstFetch.v",
         "src/rtl/cup/verilog/processor/LSElement.v",
         "src/rtl/cup/verilog/processor/LoadStore.v",
         "src/rtl/cup/verilog/processor/MemBankCtrl.v",
         "src/rtl/cup/verilog/processor/OCD.v",
         "src/rtl/cup/verilog/processor/PCUnit.v",
         "src/rtl/cup/verilog/processor/PCandIFetch.v",
         "src/rtl/cup/verilog/processor/PifAXI.v",
         "src/rtl/cup/verilog/processor/PifAsync.v",
         "src/rtl/cup/verilog/processor/Syndrome39_7.v",
         "src/rtl/cup/verilog/processor/TIE.v",
         "src/rtl/cup/verilog/processor/UDmaDef.v",
         "src/rtl/cup/verilog/processor/UDma.v",
         "src/rtl/cup/verilog/processor/UDmaCtrl.v",
         "src/rtl/cup/verilog/processor/UDmaEngine.v",
         "src/rtl/cup/verilog/processor/UDmaFetch.v",
         "src/rtl/cup/verilog/processor/UDmaManager.v",
         "src/rtl/cup/verilog/processor/UDmaPif.v",
         "src/rtl/cup/verilog/processor/UDmaRam.v",
         "src/rtl/cup/verilog/processor/Xtensa.v",
         #"src/rtl/cup/verilog/processor/Xtmem.v",
         "src/rtl/cup/verilog/processor/Xttop.v",
         "src/rtl/cup/verilog/processor/cup_proc.v",
         "src/rtl/cup/verilog/processor/inbound_req.v",
         "src/rtl/cup/verilog/processor/inst_response_buffer.v",
         "src/rtl/cup/verilog/processor/modreq.v",
         "src/rtl/cup/verilog/processor/primitives.v",
         "src/rtl/cup/verilog/processor/response_buffer.v",
         "src/rtl/cup/verilog/processor/writebuffer.v",
         # behavioral
         "src/rtl/cup/verilog_behav/processor/DRam0.v",
         "src/rtl/cup/verilog_behav/processor/DRam1.v",
         "src/rtl/cup/verilog_behav/processor/IRam0.v",
         "src/rtl/cup/verilog_behav/processor/IRam1.v",
         "src/rtl/cup/verilog_behav/processor/IRom0.v",
         "src/rtl/cup/verilog_behav/processor/dram0.v",
         "src/rtl/cup/verilog_behav/processor/dram1.v",
         "src/rtl/cup/verilog_behav/processor/iram0.v",
         "src/rtl/cup/verilog_behav/processor/iram1.v",
         "src/rtl/cup/verilog_behav/processor/irom0.v",
         
         # peripheral - i3c master 0
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c-undef.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_cc_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_derived_params.v",
         
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_2clkfifo.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_apb_sbiu.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_arb.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_async_queue.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm06.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm08.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm09.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm21.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm22.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm23.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm24.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm25.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm36.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm37.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm38.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm41.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm51.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm58.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm74.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bcm_params.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_bus_monitor.v",
         #"src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_cc_constants.v",
         #"src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_core2slv_sync.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_crc_gen.v",
         #"src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_derived_params.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_dnt_tch_mux.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_mtc.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_pkupk.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_rac.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_rar.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_regb.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_regb_addr_dec.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_regb_byte_rw.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_regb_core.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_regb_slv.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_regb_slv_qctrl.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_router.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_rxc.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_rxc_sdr.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_scl_gen.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_slv2core_sync.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_slvif_sync.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_tli.v",
         "src/rtl/cup/verilog/peripheral/i3c_m0/cup_m0_DWC_mipi_i3c_txc.v",
         
         # peripheral - i3c master 1
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c-undef.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_cc_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_derived_params.v",
         
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_2clkfifo.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_apb_sbiu.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_arb.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_async_queue.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm06.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm08.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm09.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm21.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm22.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm23.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm24.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm25.v",
         "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm36.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm37.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm38.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm41.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm51.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm58.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm74.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bcm_params.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_bus_monitor.v",
          #"src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_cc_constants.v",
          #"src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_constants.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_core2slv_sync.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_crc_gen.v",
          #"src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_derived_params.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_dnt_tch_mux.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_mtc.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_pkupk.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_rac.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_rar.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_regb.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_regb_addr_dec.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_regb_byte_rw.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_regb_core.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_regb_slv.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_regb_slv_qctrl.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_router.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_rxc.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_rxc_sdr.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_scl_gen.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_slv2core_sync.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_slvif_sync.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_tli.v",
          "src/rtl/cup/verilog/peripheral/i3c_m1/cup_m1_DWC_mipi_i3c_txc.v",
      
         # peripheral - i3c slave
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c-undef.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_cc_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_derived_params.v",
  
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_2clkfifo.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_apb_sbiu.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_async_queue.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm06.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm08.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm09.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm21.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm22.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm24.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm36.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm37.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm38.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm51.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm57.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm58.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm64.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm74.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_bcm_params.v",
         #"src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_cc_constants.v",
         #"src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_constants.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_core2slv_sync.v",
         #"src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_derived_params.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_dnt_tch_mux.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_pkupk.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_rac.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_regb.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_regb_addr_dec.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_regb_byte_rw.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_regb_core.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_regb_slv.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_regb_slv_qctrl.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_router.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_scl2slv_sync.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv2core_sync.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv2scl_sync.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_bus_monitor.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_crc_gen.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_hdr_ext.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_hdr_rst.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_lite.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_rxc.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_status_reg.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_txc.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_txc_mux.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_slv_width_conv.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_stc.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_syncrstz.v",
         "src/rtl/cup/verilog/peripheral/i3c_s/cup_s_DWC_mipi_i3c_tli.v",
         
         # peripheral - uart
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_async_rst_gen.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart-undef.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_cc_constants.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm_params.v",
         
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bclk_gen.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm06.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm21.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm23.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm25.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm41.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm57.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm99.v",
         #"src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_bcm_params.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_biu.v",
         #"src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_cc_constants.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_fifo.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_mc_sync.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_regfile.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_rst.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_rx.v",
         "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_sync.v",
        "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_to_det.v",
        "src/rtl/cup/verilog/peripheral/uart/cup_DW_apb_uart_tx.v",
        
        # peripheral behavioral mem
        "src/rtl/cup/verilog_behav/peripheral/cup_i3c_mem.sv",
        "src/rtl/cup/verilog_behav/peripheral/cup_mailbox_beh.sv",
        
        # peripheral
        "src/rtl/cup/verilog/peripheral/cup_peripheral.sv",
        
        # fabric - axi_a
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi-undef.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_cc_constants.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_constants.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_bcm_params.v",
        
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_apb_biu.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_apb_regfile.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_apbif.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_arb.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_arbiter_dp.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_arbiter_fae.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_arbiter_fcfs.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_arbpl.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_aw_mtile_dlock.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_bcm01.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_bcm06.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_bcm21.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_bcm57.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_bcm99.v",
        #"src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_bcm_params.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_busdemux.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_busmux.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_busmux_ohsel.v",
        #"src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_cc_constants.v",
        #"src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_constants.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_dcdr.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_dfltslv.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_dlock_cnt.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_dlock_mux.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_dummy_sync.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_fifo_s1_sf.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_irs.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_irs_arbpl.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_lcltosys.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_lockdec.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_lp.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_lpfsm.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mca_reqhold.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mp.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mp_addrch.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mp_drespch.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mp_idmask.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mp_shrd.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mp_tzone.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_mp_wdatach.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_multibusmux.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_qos_controller.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_qos_regfile.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_qos_req_filter.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_qos_token_generator.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp_addrch.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp_drespch.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp_lockarb.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp_shrd.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp_shrd_wrorder.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp_wdatach.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_sp_wrorder.v",
        "src/rtl/cup/verilog/fabric/axi_a/cup_a_DW_axi_systolcl.v",
  
        # fabric - axi_b
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi-undef.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_cc_constants.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_constants.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_bcm_params.v",
        
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_apb_biu.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_apb_regfile.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_apbif.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_arb.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_arbiter_dp.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_arbiter_fae.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_arbiter_fcfs.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_arbpl.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_aw_mtile_dlock.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_bcm01.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_bcm06.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_bcm21.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_bcm57.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_bcm99.v",
        #"src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_bcm_params.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_busdemux.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_busmux.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_busmux_ohsel.v",
        #"src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_cc_constants.v",
        #"src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_constants.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_dcdr.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_dfltslv.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_dlock_cnt.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_dlock_mux.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_dummy_sync.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_fifo_s1_sf.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_irs.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_irs_arbpl.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_lcltosys.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_lockdec.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_lp.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_lpfsm.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mca_reqhold.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mp.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mp_addrch.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mp_drespch.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mp_idmask.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mp_shrd.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mp_tzone.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_mp_wdatach.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_multibusmux.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_qos_controller.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_qos_regfile.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_qos_req_filter.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_qos_token_generator.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp_addrch.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp_drespch.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp_lockarb.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp_shrd.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp_shrd_wrorder.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp_wdatach.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_sp_wrorder.v",
        "src/rtl/cup/verilog/fabric/axi_b/cup_b_DW_axi_systolcl.v",
        
        # fabric - axi_c
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi-undef.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_cc_constants.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_constants.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_bcm_params.v",
        
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_apb_biu.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_apb_regfile.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_apbif.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_arb.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_arbiter_dp.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_arbiter_fae.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_arbiter_fcfs.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_arbpl.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_aw_mtile_dlock.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_bcm01.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_bcm06.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_bcm21.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_bcm57.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_bcm99.v",
        #"src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_bcm_params.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_busdemux.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_busmux.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_busmux_ohsel.v",
        #"src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_cc_constants.v",
        #"src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_constants.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_dcdr.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_dfltslv.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_dlock_cnt.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_dlock_mux.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_dummy_sync.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_fifo_s1_sf.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_irs.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_irs_arbpl.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_lcltosys.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_lockdec.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_lp.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_lpfsm.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mca_reqhold.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mp.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mp_addrch.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mp_drespch.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mp_idmask.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mp_shrd.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mp_tzone.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_mp_wdatach.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_multibusmux.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_qos_controller.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_qos_regfile.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_qos_req_filter.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_qos_token_generator.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp_addrch.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp_drespch.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp_lockarb.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp_shrd.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp_shrd_wrorder.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp_wdatach.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_sp_wrorder.v",
        "src/rtl/cup/verilog/fabric/axi_c/cup_c_DW_axi_systolcl.v",
        
        # fabric - x2p
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p-undef.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_cc_constants.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_bcm_params.v",
  
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_arb.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_bcm05.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_bcm07.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_bcm21.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_bcm57.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_bcm99.v",
        #"src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_bcm_params.v",
        #"src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_cc_constants.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_cmd_queue.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_dcdr.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_endian.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_endian_wstrb.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_first_last_strobe.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_mux.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_p.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_power_ctrl_legacy.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_read_data_buffer.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_resp_buffer.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_s.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_s_addr_dcd.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_s_control.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_s_packer.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_s_response.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_s_unpack.v",
        "src/rtl/cup/verilog/fabric/x2p/cup_DW_axi_x2p_write_data_buffer.v",
        
        "src/rtl/cup/verilog/fabric/cup_fabric.sv",
        
        # top
        "src/rtl/cup/verilog/cup_top.sv",
 
 ],

  # List of verilog library src dirs ( corresponds with the VLOG '-y' parameter)
	-vlog_lib_dirs => [

	],

 # List of verilog library src files ( corresponds with the VLOG '-v' parameter)
	-vlog_lib_files => [],

   # List of include directories. Corresponds with the VLOG '+incdir+' parameter
	-vlog_incdirs => [
		"$NEBULON/include/",
		"$QSPI_PATH/hdl/hdl_src",
		"$QSPI_PATH/hdl/hdl_src/cdns_qspi_spi_ctrl_core",
		"$QSPI_PATH/hdl/hdl_src/cdns_qspi_dll_components",
		"src/rtl/cup/verilog",
		"src/rtl/cup/verilog/processor",
		
	],

	# Arbitrary VLOG options
	-vlog_opts => [
	     "+libverbose",
         "+notimingcheck",
         "+no_tchk_msg",
         "+vcs+flush+dump",
         "+access+rwc",
         "+libext+.v+.sv+.svh",
         "+librescan",
         "+lint=TFIPC-L",
         "+lint=PCWM",
	     
	],

};

