// Seed: 2691299248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd92
) (
    id_1,
    _id_2,
    id_3,
    id_4[-1<id_2 : id_2],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  output wand id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_3 = -1 && id_5;
  logic id_12[-1 : 1] = 1'h0 * id_7;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_7,
      id_12,
      id_12,
      id_11,
      id_12
  );
  logic id_13 = (id_5);
endmodule
