ARM WRW+WR+dsb.sts
"Rfe DSB.STdRW Wse DSB.STdWR Fre"
Cycle=Rfe DSB.STdRW Wse DSB.STdWR Fre
Prefetch=0:x=T,1:x=F,1:y=W,2:y=F,2:x=T
Com=Rf Ws Fr
Orig=Rfe DSB.STdRW Wse DSB.STdWR Fre
{
%x0=x;
%x1=x; %y1=y;
%y2=y; %x2=x;
}
 P0           | P1           | P2           ;
 MOV R0,#1    | LDR R0,[%x1] | MOV R0,#2    ;
 STR R0,[%x0] | DSB ST       | STR R0,[%y2] ;
              | MOV R1,#1    | DSB ST       ;
              | STR R1,[%y1] | LDR R1,[%x2] ;
exists
(y=2 /\ 1:R0=1 /\ 2:R1=0)
