// Seed: 3959236617
`define pp_3 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  type_5(
      'b0, ""
  );
  assign id_3 = {id_3, 1'b0} && 1'b0;
  always @(posedge id_2 == id_0 or id_3) begin
    id_3 = 1'b0;
    id_3 <= id_2 == id_3;
  end
  assign id_3 = id_3;
endmodule
