

================================================================
== Vivado HLS Report for 'Loop_L1_proc'
================================================================
* Date:           Sun Feb  7 17:35:32 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        matriz_mult
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  271|  271|  271|  271|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |  270|  270|        90|          -|          -|     3|    no    |
        | + L3     |   88|   88|        11|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     43|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        0|      -|      32|     12|
|Multiplexer      |        -|      -|       -|     95|
|Register         |        -|      -|     130|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     510|    861|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |wrapped_mmult_hw_eOg_U14  |wrapped_mmult_hw_eOg  |        0|      2|  205|  390|
    |wrapped_mmult_hw_fYi_U15  |wrapped_mmult_hw_fYi  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |coeff_U  |Loop_L1_proc_coeff  |        0|  32|  12|    24|   32|     1|          768|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                    |        0|  32|  12|    24|   32|     1|          768|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ia_fu_147_p2           |     +    |      0|  0|  10|           2|           1|
    |ib_fu_177_p2           |     +    |      0|  0|  13|           4|           1|
    |tmp_3_fu_161_p2        |     +    |      0|  0|  15|           6|           6|
    |exitcond2_i_fu_141_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_i_fu_171_p2   |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  43|          19|          16|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  59|         14|    1|         14|
    |ap_done         |   9|          2|    1|          2|
    |ia_0_i_reg_80   |   9|          2|    2|          4|
    |ib_0_i_reg_104  |   9|          2|    4|          8|
    |sum_0_i_reg_91  |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           |  95|         22|   40|         92|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  13|   0|   13|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |coeff_load_reg_219   |  32|   0|   32|          0|
    |ia_0_i_cast_reg_183  |   2|   0|   32|         30|
    |ia_0_i_reg_80        |   2|   0|    2|          0|
    |ia_reg_196           |   2|   0|    2|          0|
    |ib_0_i_cast_reg_201  |   4|   0|   32|         28|
    |ib_0_i_reg_104       |   4|   0|    4|          0|
    |ib_reg_214           |   4|   0|    4|          0|
    |sum_0_i_reg_91       |  32|   0|   32|          0|
    |tmp_2_cast_reg_188   |   2|   0|    6|          4|
    |tmp_8_reg_234        |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 130|   0|  192|         62|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Loop_L1_proc | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Loop_L1_proc | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Loop_L1_proc | return value |
|ap_done           | out |    1| ap_ctrl_hs | Loop_L1_proc | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Loop_L1_proc | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Loop_L1_proc | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Loop_L1_proc | return value |
|X_OUT_0_address0  | out |    2|  ap_memory |    X_OUT_0   |     array    |
|X_OUT_0_ce0       | out |    1|  ap_memory |    X_OUT_0   |     array    |
|X_OUT_0_we0       | out |    1|  ap_memory |    X_OUT_0   |     array    |
|X_OUT_0_d0        | out |   32|  ap_memory |    X_OUT_0   |     array    |
|X_MAT_0_address0  | out |    3|  ap_memory |    X_MAT_0   |     array    |
|X_MAT_0_ce0       | out |    1|  ap_memory |    X_MAT_0   |     array    |
|X_MAT_0_q0        |  in |   32|  ap_memory |    X_MAT_0   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

