Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Mar 17 15:39:33 2025
| Host         : WPS-171005 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file ibert_ultrascale_gth_1_utilization_synth.rpt -pb ibert_ultrascale_gth_1_utilization_synth.pb
| Design       : ibert_ultrascale_gth_1
| Device       : xczu6eg-ffvb1156-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 18342 |     0 |          0 |    214604 |  8.55 |
|   LUT as Logic             | 17570 |     0 |          0 |    214604 |  8.19 |
|   LUT as Memory            |   772 |     0 |          0 |    144000 |  0.54 |
|     LUT as Distributed RAM |   352 |     0 |            |           |       |
|     LUT as Shift Register  |   420 |     0 |            |           |       |
| CLB Registers              | 35312 |     0 |          0 |    429208 |  8.23 |
|   Register as Flip Flop    | 35312 |     0 |          0 |    429208 |  8.23 |
|   Register as Latch        |     0 |     0 |          0 |    429208 |  0.00 |
| CARRY8                     |   314 |     0 |          0 |     34260 |  0.92 |
| F7 Muxes                   |  1176 |     0 |          0 |    137040 |  0.86 |
| F8 Muxes                   |   128 |     0 |          0 |     68520 |  0.19 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 544   |          Yes |           - |          Set |
| 904   |          Yes |           - |        Reset |
| 539   |          Yes |         Set |            - |
| 33325 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   40 |     0 |          0 |       714 |  5.60 |
|   RAMB36/FIFO*    |   40 |     0 |          0 |       714 |  5.60 |
|     RAMB36E2 only |   40 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1428 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   16 |     0 |          0 |      1973 |  0.81 |
|   DSP48E2 only |   16 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       328 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   40 |     0 |          0 |       404 |  9.90 |
|   BUFGCE             |    0 |     0 |          0 |       116 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |   40 |     0 |          0 |       168 | 23.81 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    8 |     0 |          0 |        24 | 33.33 |
| GTHE4_COMMON    |    2 |     0 |          0 |         6 | 33.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 33325 |            Register |
| LUT6          |  7124 |                 CLB |
| LUT5          |  4496 |                 CLB |
| LUT4          |  3572 |                 CLB |
| LUT2          |  3320 |                 CLB |
| LUT3          |  1770 |                 CLB |
| MUXF7         |  1176 |                 CLB |
| FDCE          |   904 |            Register |
| FDPE          |   544 |            Register |
| FDSE          |   539 |            Register |
| SRL16E        |   420 |                 CLB |
| LUT1          |   416 |                 CLB |
| RAMD32        |   400 |                 CLB |
| CARRY8        |   314 |                 CLB |
| MUXF8         |   128 |                 CLB |
| RAMB36E2      |    40 |            BLOCKRAM |
| BUFG_GT       |    40 |               Clock |
| BUFG_GT_SYNC  |    24 |               Clock |
| RAMS32        |    16 |                 CLB |
| DSP48E2       |    16 |          Arithmetic |
| GTHE4_CHANNEL |     8 |            Advanced |
| GTHE4_COMMON  |     2 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


