Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /root/FPGA-MISC/SPI/master_test_isim_beh.exe -prj /root/FPGA-MISC/SPI/master_test_beh.prj work.master_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/root/FPGA-MISC/SPI/master.vhd" into library work
Parsing VHDL file "/root/FPGA-MISC/SPI/master_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94220 KB
Fuse CPU Usage: 1080 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity master [\master(8,true,true)\]
Compiling architecture behavior of entity master_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /root/FPGA-MISC/SPI/master_test_isim_beh.exe
Fuse Memory Usage: 199188 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 650 ms
