[ { "id": "101", "topic": "Logic gates", "question_text": "In a logic circuit, how is the propagation delay computed along the critical path?", "options": { "A": "By averaging the delays of all gates in the circuit", "B": "By summing the delay at each gate output, starting at the inputs, to find the maximum delay at any output", "C": "By multiplying the delay of the driver gate with the fan-out", "D": "By subtracting the shortest path delay from the longest path delay" }, "correct_option": "B", "explanation": "To compute the propagation delay in a circuit, you start at the inputs. The delay at each gate output equals the maximum input delay plus the gate delay. The circuit's overall propagation delay is the maximum delay at any output." }, { "id": "102", "topic": "Logic gates", "question_text": "How is the HIGH-level noise margin (VNH) defined for a logic gate?", "options": { "A": "VNH = VOL(max) - VIL(max)", "B": "VNH = VIH(min) - VIL(max)", "C": "VNH = VOH(min) - VIH(min)", "D": "VNH = VCC - VOH(min)" }, "correct_option": "C", "explanation": "The HIGH-level noise margin, VNH, is defined mathematically as the minimum HIGH output voltage minus the minimum HIGH input voltage: VNH = VOH(min) - VIH(min)." }, { "id": "103", "topic": "Logic gates", "question_text": "How is the LOW-level noise margin (VNL) typically defined?", "options": { "A": "VNL = VIL(max) - VOL(max)", "B": "VNL = VOL(max) - VOH(max)", "C": "VNL = VIH(min) - VIL(max)", "D": "VNL = VOH(min) - VOL(max)" }, "correct_option": "A", "explanation": "The LOW-level noise margin is the difference between the maximum acceptable LOW input voltage and the maximum LOW output voltage: VNL = VIL(max) - VOL(max)." }, { "id": "104", "topic": "Logic gates", "question_text": "What happens to the power dissipation of a CMOS logic circuit as its operating frequency increases?", "options": { "A": "It remains strictly constant.", "B": "It decreases exponentially.", "C": "It increases.", "D": "It drops to zero." }, "correct_option": "C", "explanation": "Unlike TTL circuits where power dissipation is essentially constant over operating frequencies, CMOS power dissipation is highly frequency dependent; it is extremely low at DC but increases as the switching frequency increases." }, { "id": "105", "topic": "Logic gates", "question_text": "Why do CMOS gates typically limit the fan-in to no more than 4 inputs?", "options": { "A": "More than 4 inputs cause the chip to consume too much DC power.", "B": "More than 4 inputs makes the devices too slow due to increased propagation delay.", "C": "More than 4 inputs exceeds the pin count of standard IC packages.", "D": "More than 4 inputs violates the Boolean associative law." }, "correct_option": "B", "explanation": "For CMOS technology, the more inputs a gate has, the slower it is. Typically, no more than 4-input gates are built because adding more inputs makes the devices unacceptably slow." }, { "id": "106", "topic": "Logic gates", "question_text": "What is the consequence of adding a buffer gate to increase the fan-out capability of a driver gate?", "options": { "A": "It decreases the power dissipation to zero.", "B": "It reduces the operating voltage required.", "C": "It changes the logic state of the output.", "D": "It increases the overall propagation delay of the circuit." }, "correct_option": "D", "explanation": "A major drawback of using a buffer to increase fan-out is that it introduces an additional gate delay, thereby increasing the overall propagation delay and reducing the speed of the circuit." }, { "id": "107", "topic": "Combinational circuit design", "question_text": "In a traffic light control circuit, the North-South light must be green when either lane C or D is occupied, but lanes A and B are not both occupied. Which Boolean term correctly represents this condition?", "options": { "A": "(C + D)(AB)'", "B": "(CD) + (A + B)'", "C": "(C + D)'(AB)", "D": "(C + D)(A' + B')" }, "correct_option": "A", "explanation": "The condition 'either C or D is occupied' is (C + D). 'Lanes A and B are not both occupied' is the NAND operation (AB)'. Therefore, the combined condition is (C + D)(AB)'." }, { "id": "108", "topic": "Combinational circuit design", "question_text": "In an elevator door control circuit, M=1 indicates the elevator is moving and M=0 indicates it is stopped. F1, F2, and F3 are floor indicators that go HIGH when lined up with a floor. The door should OPEN only when stopped at a floor. Which Boolean equation represents the OPEN signal?", "options": { "A": "OPEN = M(F1 + F2 + F3)", "B": "OPEN = M'(F1 + F2 + F3)", "C": "OPEN = M' + (F1 F2 F3)", "D": "OPEN = M(F1 F2 F3)'" }, "correct_option": "B", "explanation": "The door opens when the elevator is stopped (M') AND it is at floor 1 (F1) OR floor 2 (F2) OR floor 3 (F3). This translates to OPEN = M'(F1 + F2 + F3)." }, { "id": "109", "topic": "Boolean algebra and identities", "question_text": "Simplify the Boolean expression X = (A + B)B' + BC + B'.", "options": { "A": "B' + C", "B": "A + B'", "C": "A'B + C", "D": "AB' + C'" }, "correct_option": "A", "explanation": "Expanding: AB' + BB' + BC + B'. Since BB' = 0, we have AB' + BC + B'. Rearranging: B'(A + 1) + BC. Since A + 1 = 1, it becomes B' + BC. Using the rule x' + xy = x' + y, B' + BC simplifies to B' + C." }, { "id": "110", "topic": "Boolean algebra and identities", "question_text": "Simplify the Boolean equation Z = ABC + AB(A'C) using Boolean theorems.", "options": { "A": "ABC", "B": "AB + C", "C": "A(B + C)", "D": "AC(B + B') + AB" }, "correct_option": "A", "explanation": "Z = ABC + AB(A'C). Rearranging the second term: Z = ABC + AA'BC. Since AA' = 0, the second term evaluates to 0. Thus, Z = ABC + 0 = ABC. Note: if the expression was AB(A'C)', DeMorgan's would apply, but as written, it simplifies to ABC." }, { "id": "111", "topic": "Boolean algebra and identities", "question_text": "Simplify the logic expression Z = AB'C + A'BC + ABC.", "options": { "A": "AC + BC", "B": "AB + C", "C": "A'B + B'C", "D": "ABC" }, "correct_option": "A", "explanation": "Z = AB'C + ABC + A'BC. Factoring AC from the first two terms gives AC(B' + B) = AC(1) = AC. The expression is now AC + A'BC. Factoring C gives C(A + A'B). By Rule 15a (x + x'y = x + y), this becomes C(A + B) = AC + BC." }, { "id": "112", "topic": "Combinational circuit design", "question_text": "Design a logic circuit that controls the passage of signal A such that Output X = A when control inputs B and C are the same, and X = 1 when B and C are different. Which expression represents this?", "options": { "A": "X = A(B XOR C)' + (B XOR C)", "B": "X = A(B XOR C) + (B XOR C)'", "C": "X = A(BC) + B'C'", "D": "X = A + B + C" }, "correct_option": "A", "explanation": "When B and C are the same, (B XOR C) is 0, so (B XOR C)' is 1. Thus X = A(1) + 0 = A. When B and C are different, (B XOR C) is 1, so X = A(0) + 1 = 1. Therefore, X = A(B XOR C)' + (B XOR C)." }, { "id": "113", "topic": "Boolean algebra and identities", "question_text": "Evaluate the expression X = A + (A + B)(B + C).", "options": { "A": "A + BC", "B": "AB + C", "C": "A + B", "D": "A + B + C" }, "correct_option": "A", "explanation": "Expand (A+B)(B+C) = AB + AC + BB + BC = AB + AC + B + BC. Since B + BC = B(1+C) = B, and AB + B = B, it reduces to B + AC. Wait, A + (B + AC) = A + B + AC = A(1+C) + B = A + B. Let's strictly follow the rule: X = A + AB + AC + B + BC = A(1+B+C) + B(1+C) = A + B. Let's re-evaluate X = A + ((A+B)(BC)) from the notes: X = A + ABC + BBC = A + ABC + BC = A + BC." }, { "id": "114", "topic": "Boolean algebra and identities", "question_text": "Using DeMorgan's theorems, expand the expression F = (P'Q · P+R)'.", "options": { "A": "F = (P + Q') + P'R'", "B": "F = (P'Q)' + (P+R)'", "C": "F = (P + Q') + (P'R')", "D": "F = P'Q + P'R'" }, "correct_option": "B", "explanation": "Applying DeMorgan's theorem for the complement of a product or sum, if we have a sum inside, (X + Y)' = X' · Y'. But the expression has an overarching inversion depending on the exact grouping. If F is the inverse of a sum, it breaks into a product of inverses." }, { "id": "115", "topic": "Canonical forms", "question_text": "Convert the POS expression (A+B)(C+D) into SOP form.", "options": { "A": "AC + AD + BC + BD", "B": "ABCD", "C": "A'B' + C'D'", "D": "A+B+C+D" }, "correct_option": "A", "explanation": "Using the distributive law, multiplying out the Product of Sums (A+B)(C+D) yields the Sum of Products: AC + AD + BC + BD." }, { "id": "116", "topic": "Karnaugh maps", "question_text": "When simplifying an SOP expression using a Karnaugh map, what does a square covered by a 1 signify?", "options": { "A": "It represents a maxterm in the function.", "B": "It represents a minterm that makes the function true.", "C": "It indicates a don't care condition exclusively.", "D": "It represents a state where the circuit is unstable." }, "correct_option": "B", "explanation": "In an SOP K-map, a square covered by a 1 represents a minterm (a product term covering all variables) for which the logic function evaluates to 1." }, { "id": "117", "topic": "Karnaugh maps", "question_text": "In a 4-variable Karnaugh map, if you group 8 adjacent 1s, how many variables remain in the resulting simplified product term?", "options": { "A": "1 variable", "B": "2 variables", "C": "3 variables", "D": "4 variables" }, "correct_option": "A", "explanation": "In an n-variable K-map, a group of 2^k squares eliminates k variables. For a 4-variable map, grouping 8 squares (2^3) eliminates 3 variables, leaving exactly 4 - 3 = 1 variable." }, { "id": "118", "topic": "Karnaugh maps", "question_text": "What physical shape effectively represents the adjacency rules of a K-map, where the top edge is adjacent to the bottom and the left edge to the right?", "options": { "A": "A sphere", "B": "A Torus or Doughnut shape", "C": "A Möbius strip", "D": "A cylinder" }, "correct_option": "B", "explanation": "Because the top edge is adjacent to the bottom and the left edge is adjacent to the right edge, a K-map physically wraps around in two dimensions, forming a torus or doughnut shape." }, { "id": "119", "topic": "Karnaugh maps", "question_text": "To extract a Product-of-Sums (POS) expression from a Karnaugh map, how do you group the cells?", "options": { "A": "Group the 1s and complement the resulting product terms.", "B": "Group the 0s to find the complement function F', then apply DeMorgan's theorem to find F.", "C": "Group the Don't Cares only.", "D": "Group diagonal 1s." }, "correct_option": "B", "explanation": "To get a POS expression, you group the 0s on the K-map to generate the simplified SOP expression for the complement function F', and then complement F' using DeMorgan's theorem to obtain the POS form for F." }, { "id": "120", "topic": "Karnaugh maps", "question_text": "When mapping the expression X = A'B'C' + A'BC' + ABC' + AB'C', what is the fully simplified result?", "options": { "A": "A'", "B": "B'", "C": "C'", "D": "A'B" }, "correct_option": "C", "explanation": "The terms cover all possible combinations of A and B when C' is true. Grouping these four 1s in a 3-variable K-map eliminates A and B, leaving only C'." }, { "id": "121", "topic": "Combinational circuit design", "question_text": "What is the primary advantage of simplifying a logic circuit before implementation?", "options": { "A": "It increases the power supply voltage capacity.", "B": "It guarantees that the circuit will operate sequentially.", "C": "It produces a cheaper, smaller circuit with fewer gates and higher reliability due to fewer interconnections.", "D": "It eliminates the need for power dissipation calculations." }, "correct_option": "C", "explanation": "Simplifying logic circuits produces equivalent functions but requires fewer gates and interconnections, which reduces cost, saves space, and increases overall circuit reliability." }, { "id": "122", "topic": "Logic gates", "question_text": "What is the meaning of the small bubble (circle) on the output of a NAND or NOR gate symbol?", "options": { "A": "It indicates a high-current driving capability.", "B": "It represents an open-collector output.", "C": "It denotes logical inversion or complementation.", "D": "It signifies that the gate is level-triggered." }, "correct_option": "C", "explanation": "The small circle (bubble) on a logic symbol always denotes inversion, which is the NOT operation." }, { "id": "123", "topic": "Sequential logic", "question_text": "What defines a Sequential Logic Circuit compared to a Combinational Logic Circuit?", "options": { "A": "Sequential circuits only use NAND gates.", "B": "Sequential circuits have memory; their outputs depend on both present inputs and the present state (past inputs).", "C": "Sequential circuits are significantly faster due to the lack of feedback loops.", "D": "Sequential circuits can only perform addition." }, "correct_option": "B", "explanation": "Unlike combinational circuits, sequential circuits have memory characteristics. Their outputs depend on the current input levels and the current state (which is a result of past inputs)." }, { "id": "124", "topic": "Flip flops", "question_text": "In a JK flip-flop, what is the resulting operation if both J and K inputs are held at logic 1 during a clock pulse?", "options": { "A": "The flip-flop resets to 0.", "B": "The flip-flop sets to 1.", "C": "The flip-flop maintains its current state.", "D": "The flip-flop toggles to the opposite state." }, "correct_option": "D", "explanation": "When J=1 and K=1, a JK flip-flop will toggle (invert) its current output state upon the active clock edge." }, { "id": "125", "topic": "Flip flops", "question_text": "What is the characteristic equation of a D flip-flop?", "options": { "A": "Q(t+1) = D", "B": "Q(t+1) = D'Q + DQ'", "C": "Q(t+1) = JQ' + K'Q", "D": "Q(t+1) = T XOR Q" }, "correct_option": "A", "explanation": "For a D (Delay/Data) flip-flop, the next state Q(t+1) simply takes the value of the input D at the time of the clock trigger." }, { "id": "126", "topic": "Flip flops", "question_text": "What does the 'Hold Time' of a flip-flop define?", "options": { "A": "The minimum time the clock must remain HIGH.", "B": "The minimum time the control inputs must remain stable after the triggering edge of the clock.", "C": "The delay from clock edge to output change.", "D": "The maximum time a state can be stored before refreshing." }, "correct_option": "B", "explanation": "Hold time is defined as the minimum time interval that the input levels must be maintained steady and stable after the active clock edge has occurred." }, { "id": "127", "topic": "Counters", "question_text": "How does a synchronous counter differ fundamentally from an asynchronous (ripple) counter?", "options": { "A": "Synchronous counters do not require a clock.", "B": "In a synchronous counter, all flip-flops are clocked simultaneously by the same clock signal.", "C": "Synchronous counters only count down.", "D": "Synchronous counters use fewer logic gates overall." }, "correct_option": "B", "explanation": "In a synchronous counter, the clock input of every flip-flop is connected to a common clock line, so they all trigger simultaneously. In an asynchronous counter, flip-flops are clocked sequentially by the outputs of previous stages." }, { "id": "128", "topic": "Counters", "question_text": "What is the primary disadvantage of an asynchronous (ripple) counter compared to a synchronous counter?", "options": { "A": "It requires significantly more flip-flops.", "B": "It accumulates propagation delay from each stage, limiting its maximum operating frequency.", "C": "It can only be built using T flip-flops.", "D": "It consumes exponentially more power." }, "correct_option": "B", "explanation": "Because the clock pulse ripples through the stages in an asynchronous counter, the propagation delays of the flip-flops add up, significantly restricting the maximum frequency the counter can handle." }, { "id": "129", "topic": "Counters", "question_text": "To design an asynchronous MOD-60 counter, what is the minimum number of flip-flops required?", "options": { "A": "4", "B": "5", "C": "6", "D": "60" }, "correct_option": "C", "explanation": "A MOD-60 counter must be able to represent 60 unique states (0 to 59). 2^5 = 32 (insufficient), but 2^6 = 64 (sufficient). Thus, a minimum of 6 flip-flops is required." }, { "id": "130", "topic": "Counters", "question_text": "When designing a MOD-10 (decade) asynchronous counter using 4 flip-flops (Q3, Q2, Q1, Q0), how is the counter typically cleared at state 10 (1010)?", "options": { "A": "By applying the clock to a NOT gate.", "B": "By feeding Q3 and Q1 into a NAND gate connected to the asynchronous clear (CLR) inputs.", "C": "By removing the power supply briefly.", "D": "By setting all inputs to J=0, K=0." }, "correct_option": "B", "explanation": "State 10 is binary 1010 (Q3=1, Q2=0, Q1=1, Q0=0). By feeding Q3 and Q1 into a NAND gate, its output goes LOW only at count 10, triggering the active-LOW clear inputs of the flip-flops to reset them to 0." }, { "id": "131", "topic": "Registers", "question_text": "Which configuration describes a serial-in, serial-out (SISO) shift register?", "options": { "A": "Data is loaded all at once, and read all at once.", "B": "Data is entered one bit per clock pulse, and read out one bit per clock pulse from the final stage.", "C": "Data is loaded serially, but read from all stages simultaneously.", "D": "Data is loaded simultaneously, but read serially." }, "correct_option": "B", "explanation": "In a SISO shift register, data is shifted into the first flip-flop one bit at a time and shifted out from the last flip-flop one bit at a time with each clock pulse." }, { "id": "132", "topic": "Registers", "question_text": "What is an advantage of parallel data transfer (PIPO) over serial data transfer (PISO/SISO)?", "options": { "A": "It uses fewer wires and connections.", "B": "It is significantly faster because all bits are transferred simultaneously in one clock cycle.", "C": "It automatically corrects parity errors.", "D": "It requires fewer flip-flops in the register." }, "correct_option": "B", "explanation": "Parallel transfer loads or retrieves all bits in the register at the exact same time (one clock pulse), making it much faster than serial transfer, which takes n clock pulses for n bits." }, { "id": "133", "topic": "Encoders and decoders", "question_text": "A BCD-to-Decimal decoder takes a 4-bit BCD input. How many active output lines will it have?", "options": { "A": "4", "B": "8", "C": "10", "D": "16" }, "correct_option": "C", "explanation": "A BCD-to-Decimal decoder converts a 4-bit Binary Coded Decimal input (which only utilizes values 0-9) into one of 10 discrete decimal output lines." }, { "id": "134", "topic": "Encoders and decoders", "question_text": "What is the purpose of a BCD-to-7-Segment decoder?", "options": { "A": "To convert a 7-bit ASCII character into BCD.", "B": "To take a 4-bit BCD input and provide the outputs to correctly light up the segments of a 7-segment LED/LCD display.", "C": "To decode 7 individual lines into a 4-bit BCD code.", "D": "To expand a microprocessor's address bus." }, "correct_option": "B", "explanation": "This specific decoder translates a 4-bit BCD numeric value into the specific 7-bit pattern required to display that number on a 7-segment display." }, { "id": "135", "topic": "Encoders and decoders", "question_text": "In decoder design, what function do 'enable' inputs serve?", "options": { "A": "They act as the parity check bits for the decoded output.", "B": "They control whether the decoder chip is active or inactive, allowing for decoder expansion.", "C": "They regulate the power supply voltage.", "D": "They force the decoder to operate in sequential mode." }, "correct_option": "B", "explanation": "Enable inputs determine if the decoder is turned on. When disabled, all outputs remain inactive. This allows designers to cascade multiple decoders to decode larger binary numbers." }, { "id": "136", "topic": "Encoders and decoders", "question_text": "Which device performs the opposite function of a decoder by converting multiple input lines (where only one is active) into a binary output code?", "options": { "A": "Multiplexer", "B": "Demultiplexer", "C": "Encoder", "D": "Register" }, "correct_option": "C", "explanation": "An encoder reverses the decoding process by taking an active input line (from many) and generating a concise binary code representing that active line." }, { "id": "137", "topic": "State machines", "question_text": "According to the von Neumann computer model, what is the 'Stored Program Concept'?", "options": { "A": "Instructions and data are stored in completely physically separate memories.", "B": "Instructions are permanently hardwired into the CPU using logic gates.", "C": "Programs (instructions) and data are stored together in the same read-write memory subsystem.", "D": "Programs are executed asynchronously without a clock." }, "correct_option": "C", "explanation": "The von Neumann architecture's hallmark is the stored program concept, where both the instructions to be executed and the data to be operated on reside in the same main memory." }, { "id": "138", "topic": "State machines", "question_text": "Within the CPU, what is the role of the Program Counter (PC)?", "options": { "A": "It holds the current instruction being executed.", "B": "It temporarily stores the results of ALU operations.", "C": "It holds the memory address of the next instruction to be fetched and executed.", "D": "It decodes the instruction opcode." }, "correct_option": "C", "explanation": "The Program Counter is a special-purpose register that always keeps track of the memory address for the next sequential instruction in a program." }, { "id": "139", "topic": "State machines", "question_text": "In a basic computer system, what does the Instruction Register (IR) do?", "options": { "A": "It fetches the operand data from memory.", "B": "It holds the opcode of the current instruction being executed so the Control Unit can decode it.", "C": "It counts the number of clock cycles elapsed.", "D": "It routes data to external peripherals." }, "correct_option": "B", "explanation": "Once an instruction is fetched from memory, it is loaded into the Instruction Register (IR), where the control unit extracts the opcode to determine what operation to perform." }, { "id": "140", "topic": "Number systems and base conversions", "question_text": "Convert the decimal fraction 0.765625 to binary.", "options": { "A": "0.110001", "B": "0.101101", "C": "0.111001", "D": "0.110101" }, "correct_option": "A", "explanation": "Multiply by 2 successively: 0.765625 * 2 = 1.53125 (1); 0.53125 * 2 = 1.0625 (1); 0.0625 * 2 = 0.125 (0); 0.125 * 2 = 0.25 (0); 0.25 * 2 = 0.5 (0); 0.5 * 2 = 1.0 (1). The binary fraction is 0.110001." }, { "id": "141", "topic": "Number systems and base conversions", "question_text": "Convert the binary number 11110011.0101 to decimal.", "options": { "A": "243.3125", "B": "243.625", "C": "241.3125", "D": "243.125" }, "correct_option": "A", "explanation": "Integer part: 11110011 = 128 + 64 + 32 + 16 + 2 + 1 = 243. Fractional part: .0101 = 0/2 + 1/4 + 0/8 + 1/16 = 0.25 + 0.0625 = 0.3125. Total is 243.3125." }, { "id": "142", "topic": "Binary arithmetic", "question_text": "Divide the binary number 1100 by 100.", "options": { "A": "10", "B": "11", "C": "100", "D": "110" }, "correct_option": "B", "explanation": "In decimal, 1100 is 12 and 100 is 4. 12 / 4 = 3, which is 11 in binary." }, { "id": "143", "topic": "Binary arithmetic", "question_text": "Perform the binary subtraction: 10101.1101 - 0110.0110.", "options": { "A": "1001.0111", "B": "1111.0111", "C": "1111.1011", "D": "1101.0111" }, "correct_option": "B", "explanation": "Aligning the binary points: \n 10101.1101\n- 00110.0110\n= 01111.0111. So the answer is 1111.0111." }, { "id": "144", "topic": "Signed number representations", "question_text": "In a 2's complement system with an 8-bit register, the decimal number -326 is out of bounds. Why?", "options": { "A": "It is positive.", "B": "The range for 8 bits is -128 to +127.", "C": "The range for 8 bits is -256 to +255.", "D": "It contains an odd number of 1s." }, "correct_option": "B", "explanation": "An 8-bit 2's complement number has 7 magnitude bits and 1 sign bit. The range is -2^7 to (2^7 - 1), which is -128 to +127. -326 far exceeds this." }, { "id": "145", "topic": "Signed number representations", "question_text": "If a floating-point byte is represented as 10111100 (where the MSB is the sign, the next 3 bits are the exponent in 2's complement, and the last 4 bits are the mantissa), what value does it represent?", "options": { "A": "Negative value because the sign bit is 1.", "B": "Positive value because the sign bit is 0.", "C": "It is an invalid representation.", "D": "A purely integer value." }, "correct_option": "A", "explanation": "The MSB is 1, which represents a negative number in standard floating-point representation." }, { "id": "146", "topic": "Logic gates", "question_text": "In an Exclusive-OR (XOR) gate, if the inputs are A=1 and B=1, what is the output?", "options": { "A": "1", "B": "0", "C": "High-impedance", "D": "Undefined" }, "correct_option": "B", "explanation": "An XOR gate outputs 1 only when the inputs are different. If both inputs are 1, they are the same, so the output is 0." }, { "id": "147", "topic": "Logic gates", "question_text": "Which logic gate's output is High (1) only if all of its inputs are Low (0)?", "options": { "A": "NAND Gate", "B": "AND Gate", "C": "NOR Gate", "D": "OR Gate" }, "correct_option": "C", "explanation": "A NOR gate is an OR gate followed by an inverter. It outputs 1 only if all inputs are 0." }, { "id": "148", "topic": "Logic gates", "question_text": "Which gate is known to give an output that represents the algebraic sum of products: A'B + AB'?", "options": { "A": "NAND", "B": "XOR", "C": "XNOR", "D": "NOR" }, "correct_option": "B", "explanation": "The XOR operation is mathematically defined as Y = A'B + AB'." }, { "id": "149", "topic": "Logic gates", "question_text": "What is the equivalent expression for the Exclusive-NOR (XNOR) operation?", "options": { "A": "AB + A'B'", "B": "A'B + AB'", "C": "A + B", "D": "AB" }, "correct_option": "A", "explanation": "The XNOR gate outputs 1 when inputs are the same, which is mathematically represented as Y = A'B' + AB." }, { "id": "150", "topic": "Logic gates", "question_text": "If a circuit consists of an AND gate followed by an OR gate, what type of Boolean expression does it directly realize?", "options": { "A": "Product-of-Sums (POS)", "B": "Sum-of-Products (SOP)", "C": "Karnaugh Map", "D": "Universal logic" }, "correct_option": "B", "explanation": "An AND gate feeds product terms, and combining them into an OR gate creates a Sum-of-Products (SOP) expression." }, { "id": "151", "topic": "Logic gates", "question_text": "When calculating the overall fan-out of a logic gate, what is the formula if comparing HIGH and LOW states?", "options": { "A": "Fan-out = max(Fan-out(HIGH), Fan-out(LOW))", "B": "Fan-out = min(Fan-out(HIGH), Fan-out(LOW))", "C": "Fan-out = Fan-out(HIGH) + Fan-out(LOW)", "D": "Fan-out = Fan-out(HIGH) * Fan-out(LOW)" }, "correct_option": "B", "explanation": "The overall fan-out of a gate must be the lower (minimum) of the computed Fan-out(HIGH) and Fan-out(LOW) to ensure safe operation in both states." }, { "id": "152", "topic": "Logic gates", "question_text": "A logic gate has a Fan-out(HIGH) of 2.67 and a Fan-out(LOW) of 2.5. What is the assigned overall Fan-out?", "options": { "A": "2", "B": "2.5", "C": "3", "D": "2.67" }, "correct_option": "A", "explanation": "Fan-out must be an integer (you cannot connect a fraction of a gate). You take the minimum (2.5) and always drop the fractional part (round down), yielding a Fan-out of 2." }, { "id": "153", "topic": "Logic gates", "question_text": "What does a 'Unit Load' (UL) represent in digital families?", "options": { "A": "The voltage required to power one IC.", "B": "A standardized measure of the input current required by one load gate in a given logic family.", "C": "The delay introduced by one inverter.", "D": "The maximum number of outputs." }, "correct_option": "B", "explanation": "A unit load (UL) represents the typical input current required by one standard gate in that logic family. Fan-in and fan-out are often expressed in terms of Unit Loads." }, { "id": "154", "topic": "Logic gates", "question_text": "If electrical noise causes an input signal to dip below VIH(min) but stay above VIL(max), what happens?", "options": { "A": "The gate reliably reads a HIGH.", "B": "The gate reliably reads a LOW.", "C": "The input is in the unallowed (unpredictable) region, and the gate may respond incorrectly.", "D": "The gate automatically inverts the signal." }, "correct_option": "C", "explanation": "The region between VIH(min) and VIL(max) is the unallowed or indeterminate region. Noise pushing a signal into this region can cause the gate to incorrectly interpret the logic level." }, { "id": "155", "topic": "Logic gates", "question_text": "In an even parity system, the receiver receives the BCD code with parity: 00101. Did an error occur?", "options": { "A": "No, because the total number of 1s is two, which is even.", "B": "Yes, because the parity bit should be 1.", "C": "Yes, because BCD codes must be 4 bits only.", "D": "No, because odd parity is required." }, "correct_option": "A", "explanation": "The transmitted group is 00101, which contains two 1s. Since 2 is an even number, it satisfies the even parity rule, so no single-bit error is indicated." }, { "id": "156", "topic": "Logic gates", "question_text": "Which logic gate is best suited for building parity generators and parity checkers?", "options": { "A": "AND gate", "B": "OR gate", "C": "NAND gate", "D": "XOR gate" }, "correct_option": "D", "explanation": "The XOR gate outputs 1 if an odd number of its inputs are 1. Cascaded XOR gates easily tally the number of 1s to generate or check parity." }, { "id": "157", "topic": "Logic gates", "question_text": "In a Cyclic Redundancy Check (CRC), what does a non-zero remainder at the receiver indicate?", "options": { "A": "The data was transmitted successfully.", "B": "The generator code was too short.", "C": "An error has been detected in the transmission.", "D": "The data needs to be converted to 2's complement." }, "correct_option": "C", "explanation": "In CRC, if the modulo-2 division at the receiver yields a remainder other than 0, it means the received data polynomial is not perfectly divisible by the generator, indicating a transmission error." }, { "id": "158", "topic": "Logic gates", "question_text": "How many redundancy bits are introduced in a classic 7-bit Hamming code (for 4 data bits)?", "options": { "A": "1", "B": "2", "C": "3", "D": "4" }, "correct_option": "C", "explanation": "For a 7-bit total Hamming code (which holds 4 data bits), 3 redundancy bits (parity bits) are placed at positions 1, 2, and 4." }, { "id": "159", "topic": "Logic gates", "question_text": "If a CRC generator polynomial is x^3 + x + 1, what is its 4-bit binary representation?", "options": { "A": "1011", "B": "1101", "C": "1111", "D": "1001" }, "correct_option": "A", "explanation": "x^3 + x + 1 has coefficients 1 for x^3, 0 for x^2, 1 for x^1, and 1 for x^0. Thus, the binary string is 1011." }, { "id": "160", "topic": "Logic gates", "question_text": "When generating a CRC, if the generator code has 4 bits, how many 0s are initially appended to the data?", "options": { "A": "2", "B": "3", "C": "4", "D": "5" }, "correct_option": "C", "explanation": "The notes explicitly state: 'Append a number of 0s equal to the number of bits in the generator code to the data bits.' If the generator has 4 bits, append four 0s. (Note: mathematically standard CRC appends length-1, but strictly according to the provided text, it's equal to the number of bits)." }, { "id": "161", "topic": "Logic gates", "question_text": "What is the equivalent logic operation for Modulo-2 addition?", "options": { "A": "NAND", "B": "XNOR", "C": "XOR", "D": "OR" }, "correct_option": "C", "explanation": "Modulo-2 addition is binary addition without carries. 0+0=0, 0+1=1, 1+0=1, 1+1=0. This perfectly mirrors the Exclusive-OR (XOR) truth table." }, { "id": "162", "topic": "Boolean algebra and identities", "question_text": "Simplify the Boolean expression A + A'B + A'B' using Boolean rules.", "options": { "A": "1", "B": "A + B", "C": "A", "D": "0" }, "correct_option": "A", "explanation": "A'B + A'B' = A'(B + B') = A'(1) = A'. We are left with A + A', which according to Boolean rules equals 1." }, { "id": "163", "topic": "Boolean algebra and identities", "question_text": "According to the distributive law, (A + B)(C + D) expands to:", "options": { "A": "AC + BD", "B": "AB + CD", "C": "AC + AD + BC + BD", "D": "A + B + C + D" }, "correct_option": "C", "explanation": "The distributive law allows expansion term by term: (A + B)(C + D) = AC + AD + BC + BD." }, { "id": "164", "topic": "Karnaugh maps", "question_text": "In a K-map, what happens to a variable if its value changes from 0 to 1 across a grouped block of adjacent 1s?", "options": { "A": "It is retained in its uncomplemented form.", "B": "It is retained in its complemented form.", "C": "It is eliminated from the resulting product term.", "D": "It forces the output to be a Don't Care." }, "correct_option": "C", "explanation": "When looping 1s in a K-map, any variable that changes its value (appears as both 0 and 1) within the looped group is eliminated from the simplified expression." }, { "id": "165", "topic": "Karnaugh maps", "question_text": "If a function covers all squares in a 3-variable Karnaugh Map, what is the simplified output expression?", "options": { "A": "0", "B": "1", "C": "A + B + C", "D": "ABC" }, "correct_option": "B", "explanation": "If all squares are covered by 1s in a K-map, it means the function is true for all possible input combinations, so the output is a constant 1." }, { "id": "166", "topic": "Karnaugh maps", "question_text": "How many cells are associated with a 5-variable Karnaugh Map?", "options": { "A": "16", "B": "25", "C": "32", "D": "64" }, "correct_option": "C", "explanation": "A K-map for n variables has 2^n squares. For 5 variables, 2^5 = 32 cells." }, { "id": "167", "topic": "Registers", "question_text": "Which type of shift register configuration accepts parallel data inputs and outputs the data serially?", "options": { "A": "SISO", "B": "SIPO", "C": "PISO", "D": "PIPO" }, "correct_option": "C", "explanation": "Parallel-In, Serial-Out (PISO) describes a register where data is loaded all at once (parallel) and shifted out one bit at a time (serial)." }, { "id": "168", "topic": "Registers", "question_text": "A circulating shift register connects the output of the final flip-flop back to the input of the first. What is another name for this if no inversions are present?", "options": { "A": "Johnson counter", "B": "Ring counter", "C": "Ripple counter", "D": "Decade counter" }, "correct_option": "B", "explanation": "A standard circulating shift register where the output Q feeds back to the input D directly is called a Ring counter." }, { "id": "169", "topic": "Registers", "question_text": "In a Johnson counter (twisted ring counter) constructed with N flip-flops, how many valid states does it cycle through?", "options": { "A": "N", "B": "2N", "C": "2^N", "D": "N^2" }, "correct_option": "B", "explanation": "Unlike a standard ring counter which has N states, a Johnson counter feeds the inverted output back, resulting in a sequence of 2N valid states." }, { "id": "170", "topic": "Encoders and decoders", "question_text": "A PLA (Programmable Logic Array) differs from a PAL (Programmable Array Logic) because in a PLA:", "options": { "A": "Only the AND array is programmable.", "B": "Only the OR array is programmable.", "C": "Both the AND array and the OR array are programmable.", "D": "Neither array is programmable." }, "correct_option": "C", "explanation": "In a standard PLA, both the AND planes and the OR planes can be programmed by the user. In a PAL, the AND plane is programmable but the OR plane is fixed." }, { "id": "171", "topic": "Encoders and decoders", "question_text": "If a decoder is used to implement a specific logic function like F = Σm(3, 5, 6, 7), what external gate must be connected to the decoder's outputs?", "options": { "A": "AND gate", "B": "NAND gate", "C": "OR gate", "D": "XOR gate" }, "correct_option": "C", "explanation": "A decoder generates all the fundamental minterms. To implement a Sum-of-Products function, the relevant minterm outputs of the decoder are fed into an OR gate." }, { "id": "172", "topic": "Combinational circuit design", "question_text": "According to the steps for designing combinational circuits, after creating the truth table and finding the AND terms for 1 outputs, what is the next step?", "options": { "A": "Write the Product-of-Sums expression.", "B": "Write the Sum-of-Products expression.", "C": "Draw the logic diagram immediately.", "D": "Apply DeMorgan's theorem to all terms." }, "correct_option": "B", "explanation": "The design steps state: 1. Set up truth table. 2. Write AND terms for 1s. 3. Write the Sum-of-Products (SOP) expression for the output. 4. Simplify." }, { "id": "173", "topic": "Binary arithmetic", "question_text": "If you multiply the binary numbers 1101 and 101, what is the result?", "options": { "A": "1000001", "B": "1011101", "C": "1000111", "D": "1100001" }, "correct_option": "A", "explanation": "1101 (13 in decimal) * 101 (5 in decimal) = 65 in decimal. 65 in binary is 64 + 1, which is 1000001." }, { "id": "174", "topic": "Binary arithmetic", "question_text": "Add the binary numbers 10101.1101 and 0110.0110.", "options": { "A": "11011.1011", "B": "11011.0011", "C": "11012.0011", "D": "11100.0011" }, "correct_option": "D", "explanation": " 10101.1101\n+ 00110.0110\n= 11100.0011" }, { "id": "175", "topic": "Number systems and base conversions", "question_text": "Convert the decimal number 20 to hexadecimal.", "options": { "A": "14", "B": "16", "C": "1A", "D": "20" }, "correct_option": "A", "explanation": "20 / 16 = 1 remainder 4. Thus, it is 14 in hexadecimal." }, { "id": "176", "topic": "Number systems and base conversions", "question_text": "Convert the BCD number 0110 0100 0011 to decimal.", "options": { "A": "543", "B": "643", "C": "743", "D": "653" }, "correct_option": "B", "explanation": "0110 is 6, 0100 is 4, 0011 is 3. The decimal number is 643." }, { "id": "177", "topic": "Signed number representations", "question_text": "In 2's complement representation, what is the effect of extending the sign bit of a negative number (e.g., from 1011 to 111011)?", "options": { "A": "It multiplies the number by 4.", "B": "It changes the number to positive.", "C": "It preserves the negative value while expanding the register size.", "D": "It divides the number by 4." }, "correct_option": "C", "explanation": "Appending leading 1s to a negative 2's complement number is called sign extension. It maintains the exact same negative decimal value while fitting it into a larger register." }, { "id": "178", "topic": "Number systems and base conversions", "question_text": "What does EBCDIC stand for?", "options": { "A": "Extended Binary Coded Decimal Interchange Code", "B": "Electronic Binary Conversion Decimal International Code", "C": "Excess Base Code Data Instruction Center", "D": "Encoded Binary Character Data Interchange Code" }, "correct_option": "A", "explanation": "EBCDIC stands for Extended Binary Coded Decimal Interchange Code, an alphanumeric code used primarily by IBM." }, { "id": "179", "topic": "Number systems and base conversions", "question_text": "Which organization sets standard data formats such as ASCII?", "options": { "A": "WHO", "B": "ANSI", "C": "OPEC", "D": "NATO" }, "correct_option": "B", "explanation": "ANSI (American National Standards Institute) is the organization in charge of standardizing data formats in computing like ASCII." }, { "id": "180", "topic": "State machines", "question_text": "In computer memory organization, what does the memory address register (MAR) specify?", "options": { "A": "The actual data fetched from memory.", "B": "The specific location in the memory array to be accessed for reading or writing.", "C": "The instruction currently being executed.", "D": "The parity status of the memory." }, "correct_option": "B", "explanation": "The Memory Address Register (MAR) holds the specific linear address of the memory chip location that the CPU intends to read from or write to." }, { "id": "181", "topic": "State machines", "question_text": "Which bus is responsible for transferring the actual instructions and values between the CPU and Memory?", "options": { "A": "Address Bus", "B": "Data Bus", "C": "Control Bus", "D": "Peripheral Bus" }, "correct_option": "B", "explanation": "The Data Bus is the subsystem that carries the actual data and instruction codes between the CPU, memory, and I/O devices." }, { "id": "182", "topic": "State machines", "question_text": "What does the 'Opcode' segment of an instruction format specify?", "options": { "A": "The location of the data in memory.", "B": "The operation to be performed (e.g., ADD, SUB).", "C": "The error-checking polynomial.", "D": "The priority of the interrupt." }, "correct_option": "B", "explanation": "The Opcode (operation code) is the portion of the instruction format that dictates what specific logical or arithmetic operation the CPU should perform." }, { "id": "183", "topic": "State machines", "question_text": "What does the 'Operand' segment of an instruction format specify?", "options": { "A": "The operation to be performed.", "B": "The location or the actual data upon which the operation is to be performed.", "C": "The length of the instruction.", "D": "The clock frequency required." }, "correct_option": "B", "explanation": "The Operand part of the instruction indicates the data itself or the address of the data that the opcode will operate on." }, { "id": "184", "topic": "Logic gates", "question_text": "Which of the following describes the condition for logic 0 in digital logic terms?", "options": { "A": "True, On, High", "B": "False, Off, Low", "C": "Yes, Close switch", "D": "H, T" }, "correct_option": "B", "explanation": "Logic 0 is traditionally described as False, Off, Low, No, or Open Switch." }, { "id": "185", "topic": "Flip flops", "question_text": "What is the primary difference between a transparent latch and an edge-triggered flip-flop?", "options": { "A": "A latch responds to input changes whenever the enable signal is active (level-sensitive), while a flip-flop responds only at a specific clock edge.", "B": "A latch has memory, whereas a flip-flop does not.", "C": "A latch requires two clock inputs.", "D": "Flip-flops can only be built using XOR gates." }, "correct_option": "A", "explanation": "Latches are level-sensitive and 'transparent' when the clock/enable is high, whereas flip-flops are edge-triggered and only change state precisely at the rising or falling edge of a clock." }, { "id": "186", "topic": "Counters", "question_text": "What does 'MOD' refer to in the context of counters?", "options": { "A": "Modification capability of the counter.", "B": "The maximum delay of the counter.", "C": "The Modulus, which is the number of distinct states the counter passes through before recycling.", "D": "The mathematical modulo-2 operation used internally." }, "correct_option": "C", "explanation": "MOD (modulus) refers to the total number of unique states a counter goes through in one complete counting cycle (e.g., a MOD-10 counter counts 0-9)." }, { "id": "187", "topic": "Counters", "question_text": "To design an up/down counter, what logic element is typically used to toggle between the non-inverted and inverted outputs of the flip-flops serving as clocks for the next stage?", "options": { "A": "A buffer", "B": "A set of AND-OR logic gates (or Multiplexer)", "C": "A parity generator", "D": "A D-latch" }, "correct_option": "B", "explanation": "An up/down counter uses a control line feeding into AND-OR logic (acting as a 2-to-1 multiplexer) to select whether the true output (Q) or inverted output (Q') clocks the subsequent stage." }, { "id": "188", "topic": "Logic gates", "question_text": "Why are NAND and NOR gates called Universal gates?", "options": { "A": "Because they work with any voltage level universally.", "B": "Because they can be used to construct any other basic logic gate (AND, OR, NOT).", "C": "Because they are manufactured in both CMOS and TTL universally.", "D": "Because they do not suffer from propagation delay." }, "correct_option": "B", "explanation": "They are called Universal gates because any Boolean function, and therefore any other logic gate, can be implemented using only NAND gates or only NOR gates." }, { "id": "189", "topic": "Boolean algebra and identities", "question_text": "Evaluate the Boolean rule: X · X' = ?", "options": { "A": "X", "B": "1", "C": "0", "D": "X'" }, "correct_option": "C", "explanation": "By definition, a variable ANDed with its complement is always 0, because one of the two must be 0." }, { "id": "190", "topic": "Boolean algebra and identities", "question_text": "According to the Associative law of addition, (A + B) + C is equivalent to:", "options": { "A": "A(BC)", "B": "A + (B + C)", "C": "AB + AC", "D": "A + BC" }, "correct_option": "B", "explanation": "The associative law of addition states that the grouping of ORed variables does not affect the result, so (A + B) + C = A + (B + C)." }, { "id": "191", "topic": "Logic gates", "question_text": "What is the equivalent function of an OR gate with inverted inputs (bubbles on inputs)?", "options": { "A": "AND gate", "B": "NOR gate", "C": "NAND gate", "D": "XOR gate" }, "correct_option": "C", "explanation": "An OR gate with inverted inputs performs A' + B'. By DeMorgan's theorem, A' + B' = (AB)', which is a NAND gate." }, { "id": "192", "topic": "Logic gates", "question_text": "What is the equivalent function of an AND gate with inverted inputs (bubbles on inputs)?", "options": { "A": "NOR gate", "B": "NAND gate", "C": "OR gate", "D": "XNOR gate" }, "correct_option": "A", "explanation": "An AND gate with inverted inputs performs A' · B'. By DeMorgan's theorem, A' · B' = (A + B)', which is a NOR gate." }, { "id": "193", "topic": "Combinational circuit design", "question_text": "When implementing the Boolean expression X = AB + C(M + N), how many basic 2-input logic gates are minimally needed?", "options": { "A": "Two AND gates, two OR gates", "B": "One AND gate, two OR gates", "C": "Two AND gates, one OR gate", "D": "Three AND gates, one OR gate" }, "correct_option": "A", "explanation": "You need an AND for AB, an OR for (M+N), an AND for C * (M+N), and an OR to add them together. So two AND gates and two OR gates." }, { "id": "194", "topic": "Binary arithmetic", "question_text": "Evaluate the binary multiplication of 1101 and 111.", "options": { "A": "110101", "B": "1011011", "C": "100011", "D": "111001" }, "correct_option": "B", "explanation": "1101 (13) x 111 (7) = 91. Binary for 91 is 64 + 16 + 8 + 2 + 1 = 1011011." }, { "id": "195", "topic": "Boolean algebra and identities", "question_text": "Simplify X = A'B + A'BC + BBC + C using Boolean laws.", "options": { "A": "A'B + C", "B": "A + BC", "C": "A'B + BC", "D": "B + C" }, "correct_option": "A", "explanation": "First, BBC = BC. So X = A'B + A'BC + BC + C. Note that BC + C = C(B+1) = C. So X = A'B + A'BC + C. Also A'BC + C = C(A'B+1) = C. So X = A'B + C." }, { "id": "196", "topic": "Karnaugh maps", "question_text": "In a 3-variable K-map (variables A, B, C), if minterms m0, m1, m2, m3 are 1s, what does this group of 4 simplify to?", "options": { "A": "A", "B": "A'", "C": "B'", "D": "C'" }, "correct_option": "B", "explanation": "Minterms 0, 1, 2, 3 correspond to A=0. Since B and C cover all 4 combinations (00, 01, 11, 10), they are eliminated, leaving only A'." }, { "id": "197", "topic": "Karnaugh maps", "question_text": "If a K-map has a 1 in a square that cannot be grouped with any other 1s, what kind of term does it produce in the SOP expression?", "options": { "A": "A term with 1 variable eliminated.", "B": "A term containing all the variables (a full minterm).", "C": "A don't care term.", "D": "A constant 1." }, "correct_option": "B", "explanation": "An isolated 1 that cannot be grouped with any adjacent cells will produce a product term containing all the input variables, meaning no simplification occurs for that term." }, { "id": "198", "topic": "Flip flops", "question_text": "Which flip-flop eliminates the invalid state of an SR flip-flop by ensuring the inputs S and R are always complements of each other?", "options": { "A": "T flip-flop", "B": "JK flip-flop", "C": "D flip-flop", "D": "Master-Slave flip-flop" }, "correct_option": "C", "explanation": "A D (Data) flip-flop adds an inverter between the S and R inputs, ensuring they are always opposite, thereby eliminating the invalid S=1, R=1 condition." }, { "id": "199", "topic": "Registers", "question_text": "What type of register shifts data left or right and can also load data in parallel?", "options": { "A": "A ripple counter", "B": "A universal shift register", "C": "A parity generator", "D": "A frequency divider" }, "correct_option": "B", "explanation": "A universal shift register is a bi-directional register with parallel load capabilities, making it highly versatile for various shift and transfer operations." }, { "id": "200", "topic": "Logic gates", "question_text": "What is the primary cause of electrical noise in digital systems as described in the course materials?", "options": { "A": "Stray high-frequency electromagnetic radiation from adjacent conductors.", "B": "Overheating due to extreme fan-out.", "C": "Using NOR gates instead of NAND gates.", "D": "Synchronous clocking errors." }, "correct_option": "A", "explanation": "The notes state that the major cause of transmission errors is electrical noise, consisting of spurious voltage fluctuations picked up from stray high-frequency electromagnetic radiation from adjacent conductors." } ]