# No pipeline
In this MIPS structure, all instructions take the same number of clock cycles (monocycle processor) to be executed (here, 1-cicle). To make it possible, it is necessary to use a memory for instructions and another for data.

![MIPS np structure](alib/MIPS_np_structure.svg)