#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Feb 19 15:17:41 2020
# Process ID: 12312
# Current directory: E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15408 E:\A2Proj\Demo_IP_HLS\Demo_IP_HLS\Demo_IP_HLS.xpr
# Log file: E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS/vivado.log
# Journal file: E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'E:/../../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/HLS'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/HLS'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_IP.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_IP_multiply_block_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 945.141 ; gain = 307.855
update_compile_order -fileset sources_1
open_bd_design {E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:hls:multiply_block:1.0 - multiply_block_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Multiply_block
Successfully read diagram <design_IP> from BD file <E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.801 ; gain = 54.500
assign_bd_address [get_bd_addr_segs {multiply_block_0/s_axi_CONTROL_BUS/Reg }]
Slave segment </multiply_block_0/s_axi_CONTROL_BUS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM }]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </multiply_block_0/Data_m_axi_INPUT_r> at <0x0000_0000 [ 512M ]>
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </multiply_block_0/Data_m_axi_OUTPUT_r> at <0x0000_0000 [ 512M ]>
make_wrapper -files [get_files E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -top
ERROR: [BD 41-1665] Unable to generate top-level wrapper HDL for the block design 'design_IP.bd' is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_IP_multiply_block_0_0

ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
save_bd_design
Wrote  : <E:\A2Proj\Demo_IP_HLS\Demo_IP_HLS\Demo_IP_HLS.srcs\sources_1\bd\design_IP\design_IP.bd> 
Wrote  : <E:/A2Proj/Demo_IP_HLS/Demo_IP_HLS/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ui/bd_14d195e8.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 15:20:04 2020...
