
---------- Begin Simulation Statistics ----------
simSeconds                                   0.159536                       # Number of seconds simulated (Second)
simTicks                                 159536494000                       # Number of ticks simulated (Tick)
finalTick                                159536494000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    292.47                       # Real time elapsed on the host (Second)
hostTickRate                                545485788                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     672620                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100001813                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   341919                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     341925                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        159536494                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000001                       # Number of instructions committed (Count)
system.cpu.numOps                           100001813                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      23031                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.595365                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.626816                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           30      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       55071424     55.07%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            39      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              4      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            2      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     55.07% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc       534634      0.53%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd            18      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu            26      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp            81      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc           25      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      32611786     32.61%     88.22% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     11783744     11.78%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100001813                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                  543032                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            541618                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               689                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               540761                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  539365                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997418                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     404                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 23                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             149                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 28                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              121                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           59                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       42579151                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          42579151                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      42579151                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         42579151                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       726597                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          726597                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       726597                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         726597                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  83920705000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  83920705000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  83920705000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  83920705000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     43305748                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      43305748                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     43305748                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     43305748                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.016778                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.016778                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.016778                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.016778                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 115498.281716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 115498.281716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 115498.281716                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 115498.281716                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       363289                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            363289                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       352690                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        352690                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       352690                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       352690                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       373907                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       373907                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       373907                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       373907                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  42289663000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  42289663000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  42289663000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  42289663000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008634                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008634                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008634                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008634                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 113102.089557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 113102.089557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 113102.089557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 113102.089557                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 373396                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       391000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       391000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       391000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       391000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       389000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       389000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       389000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       389000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     31522350                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        31522350                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        20555                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         20555                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    926253000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    926253000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     31542905                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     31542905                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000652                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000652                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 45062.174653                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 45062.174653                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            4                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        20551                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        20551                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    884775000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    884775000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000652                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000652                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 43052.649506                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 43052.649506                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           10                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              10                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data           10                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           10                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data     11056801                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11056801                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       706042                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       706042                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  82994452000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  82994452000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     11762843                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11762843                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.060023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.060023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 117548.888026                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 117548.888026                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       352686                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       352686                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       353356                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       353356                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  41404888000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  41404888000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.030040                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.030040                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 117176.128324                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 117176.128324                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.544865                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             42953076                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             373908                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             114.876055                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              255000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.544865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999111                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999111                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          189                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          302                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           43679674                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          43679674                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            54799312                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              534861                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           32758954                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          11829071                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  14                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        3273780                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3273780                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3273780                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3273780                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          302                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             302                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          302                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            302                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     36074000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     36074000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     36074000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     36074000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3274082                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3274082                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3274082                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3274082                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000092                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000092                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000092                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000092                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 119450.331126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 119450.331126                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 119450.331126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 119450.331126                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                46                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          302                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          302                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          302                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          302                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     35470000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     35470000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     35470000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     35470000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 117450.331126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 117450.331126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 117450.331126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 117450.331126                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     46                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3273780                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3273780                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          302                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           302                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     36074000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     36074000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3274082                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3274082                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000092                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000092                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 119450.331126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 119450.331126                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          302                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          302                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     35470000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     35470000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 117450.331126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 117450.331126                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.959643                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3274082                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                302                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10841.331126                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              123000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.959643                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          104770926                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         104770926                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100001813                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      4                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  39681                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     39685                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     4                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 39681                       # number of overall hits (Count)
system.l2.overallHits::total                    39685                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  298                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               334227                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  334525                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 298                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              334227                       # number of overall misses (Count)
system.l2.overallMisses::total                 334525                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        34358000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     39349022000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        39383380000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       34358000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    39349022000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       39383380000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                302                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             373908                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                374210                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               302                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            373908                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               374210                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.986755                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.893875                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.893950                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.986755                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.893875                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.893950                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 115295.302013                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 117731.428041                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    117729.257903                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 115295.302013                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 117731.428041                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   117729.257903                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               317797                       # number of writebacks (Count)
system.l2.writebacks::total                    317797                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              298                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           334227                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              334525                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             298                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          334227                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             334525                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     28398000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  32664482000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    32692880000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     28398000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  32664482000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   32692880000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.986755                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.893875                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.893950                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.986755                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.893875                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.893950                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 95295.302013                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 97731.428041                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 97729.257903                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 95295.302013                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 97731.428041                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 97729.257903                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         318141                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst               4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  4                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           298                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              298                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     34358000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     34358000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          302                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            302                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.986755                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.986755                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 115295.302013                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 115295.302013                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          298                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          298                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     28398000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     28398000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.986755                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.986755                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 95295.302013                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 95295.302013                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              19188                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 19188                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           334168                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              334168                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  39341853000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    39341853000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         353356                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            353356                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.945698                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.945698                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 117730.761174                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 117730.761174                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       334168                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          334168                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  32658493000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  32658493000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.945698                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.945698                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 97730.761174                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 97730.761174                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          20493                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             20493                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           59                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              59                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      7169000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      7169000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        20552                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         20552                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.002871                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.002871                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 121508.474576                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 121508.474576                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data           59                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           59                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      5989000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      5989000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.002871                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.002871                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 101508.474576                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 101508.474576                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           46                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               46                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           46                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       363289                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           363289                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       363289                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       363289                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15998.884665                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       747650                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     334525                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.234960                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      102000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst        13.925697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     15984.958967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000850                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.975644                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.976494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   21                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1887                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                14285                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   12296925                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  12296925                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1271188.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1192.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1336908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000663374750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        63589                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        63589                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2028594                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1209589                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      334525                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     317797                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1338100                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1271188                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1338100                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1271188                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  334484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  334484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  334485                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  334490                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  63435                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  63435                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  63466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  63466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  63590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  63589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  63589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  63589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  63589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  63589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  63589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  63558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  63558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        63589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.042759                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.995417                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    262.795615                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        63588    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         63589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        63589                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      19.990266                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.989261                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.187141                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              124      0.20%      0.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               62      0.10%      0.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20            63402     99.71%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         63589                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                85638400                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             81356032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              536795048.28531581                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              509952487.73612887                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  159536261000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     244566.73                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        76288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     85562112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     81354304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 478185.260859499627                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 536316863.024456322193                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 509941656.358575880527                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1192                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1336908                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1271188                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     43425000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  51646930000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3614550497500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36430.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38631.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2843442.90                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        76288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     85562112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       85638400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        76288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        76288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     81356032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     81356032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          298                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       334227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          334525                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       317797                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         317797                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         478185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      536316863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         536795048                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       478185                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        478185                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    509952488                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        509952488                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    509952488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        478185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     536316863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1046747536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1338100                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1271161                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        83596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        83600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        83544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        83684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        83696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        83640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        83700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        83644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        83668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        83676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        83632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        83664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        83752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        83592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        83484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        83528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        79388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        79448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        79372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        79428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        79428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        79488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        79488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        79492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        79488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        79488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        79488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        79488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        79505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        79432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        79380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        79360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             26600980000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6690500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        51690355000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19879.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38629.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1204486                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1143362                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       261412                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   638.807461                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   517.611553                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   364.198799                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3203      1.23%      1.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3273      1.25%      2.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       106236     40.64%     43.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2018      0.77%     43.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        16332      6.25%     50.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2110      0.81%     50.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        13063      5.00%     55.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3132      1.20%     57.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       112045     42.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       261412                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              85638400                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           81354304                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              536.795048                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              509.941656                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.19                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.98                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       933869160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       496363230                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4777402560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3317477040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12593358960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  35476101180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  31387402560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   88981974690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   557.753104                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  80329520250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5327140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  73879833750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       932619660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       495695310                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4776631440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3317983380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12593358960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  34717513260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  32026213440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   88860015450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   556.988644                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82015004750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5327140000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  72194349250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 357                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        317797                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                88                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             334168                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            334168                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            357                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       986935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  986935                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    166994432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                166994432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             334525                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   334525    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               334525                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          5737162000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         5816265000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         652410                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       317885                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              20854                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       681086                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           46                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            10451                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            353356                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           353356                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            302                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         20552                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          650                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1121212                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1121862                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        89088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    188722432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               188811520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          318141                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  81356032                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            692351                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000373                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.019300                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  692093     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     258      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              692351                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 159536494000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3654332000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2718000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3365172000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        747652                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       373442                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             256                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        47018959                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       112517535                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
