#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov  7 19:47:33 2023
# Process ID: 7748
# Current directory: C:/Users/cam82/OneDrive/Documents/College/FA23ECE385/lab62/lab62a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28068 C:\Users\cam82\OneDrive\Documents\College\FA23ECE385\lab62\lab62a\lab62a.xpr
# Log file: C:/Users/cam82/OneDrive/Documents/College/FA23ECE385/lab62/lab62a/vivado.log
# Journal file: C:/Users/cam82/OneDrive/Documents/College/FA23ECE385/lab62/lab62a\vivado.jou
# Running On: Cameron, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16739 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/cam82/OneDrive/Documents/College/FA23ECE385/lab62/lab62a/lab62a.xpr
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory {C:/Users/cam82/OneDrive/Documents/College/Fall\ 2023/ECE\ 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project} {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/component.xml}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdmi_tx_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdmi_tx_0.xci}}
set_property  ip_repo_paths  {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0}} [current_project]
current_project lab7
current_project hdmi_text_controller_v2_0_project
update_ip_catalog
set_property  ip_repo_paths  {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0} C:/Users/cam82/OneDrive/Desktop/hdmi_tx_1.0} [current_project]
update_ip_catalog
create_ip -name hdmi_tx -vendor realdigital.org -library realdigital -version 1.0 -module_name hdmi_tx_0 -dir {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src}
set_property -dict [list \
  CONFIG.C_BLUE_WIDTH {4} \
  CONFIG.C_GREEN_WIDTH {4} \
  CONFIG.C_RED_WIDTH {4} \
  CONFIG.MODE {HDMI} \
] [get_ips hdmi_tx_0]
generate_target {instantiation_template} [get_files {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdmi_tx_0.xci}}]
generate_target all [get_files  {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdmi_tx_0.xci}}]
catch { config_ip_cache -export [get_ips -all hdmi_tx_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdmi_tx_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdmi_tx_0.xci}}]
launch_runs hdmi_tx_0_synth_1 -jobs 4
wait_on_run hdmi_tx_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0_1/hdmi_tx_0.xci}}] -directory {c:/users/cam82/onedrive/documents/college/fall 2023/ece 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/sim_scripts} -ip_user_files_dir {c:/users/cam82/onedrive/documents/college/fall 2023/ece 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files} -ipstatic_source_dir {c:/users/cam82/onedrive/documents/college/fall 2023/ece 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=c:/users/cam82/onedrive/documents/college/fall 2023/ece 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/modelsim} {questa=c:/users/cam82/onedrive/documents/college/fall 2023/ece 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/questa} {riviera=c:/users/cam82/onedrive/documents/college/fall 2023/ece 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/cam82/onedrive/documents/college/fall 2023/ece 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project/hdmi_text_controller_v2_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab7
report_ip_status -name ip_status 
current_project hdmi_text_controller_v2_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 71 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  mb_controller_hdmi_text_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_controller_hdmi_text_controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
set_property  ip_repo_paths  {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0} C:/Users/cam82/OneDrive/Desktop/hdmi_tx_1.0} [current_project]
update_ip_catalog
open_bd_design {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}
open_bd_design {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory {C:/Users/cam82/OneDrive/Documents/College/Fall\ 2023/ECE\ 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project} {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::reorder_files -after src/blk_mem_gen_0/blk_mem_gen_0.xci src/hdmi_tx_0_1/hdmi_tx_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::reorder_files -after src/blk_mem_gen_0/blk_mem_gen_0.xci src/hdmi_tx_0_1/hdmi_tx_0.xci [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 72 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  mb_controller_hdmi_text_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_controller_hdmi_text_controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
catch { config_ip_cache -export [get_ips -all mb_controller_hdmi_text_controller_0_1] }
export_ip_user_files -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
launch_runs mb_controller_hdmi_text_controller_0_1_synth_1 -jobs 4
wait_on_run mb_controller_hdmi_text_controller_0_1_synth_1
export_simulation -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -directory {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files} -ipstatic_source_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/modelsim} {questa=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/questa} {riviera=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/riviera} {activehdl=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory {C:/Users/cam82/OneDrive/Documents/College/Fall\ 2023/ECE\ 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project} {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/component.xml}
update_compile_order -fileset sources_1
current_project lab7
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project hdmi_text_controller_v2_0_project
current_project lab7
reset_run synth_1
reset_run mb_controller_hdmi_text_controller_0_1_synth_1
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  mb_controller_hdmi_text_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_controller_hdmi_text_controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
catch { config_ip_cache -export [get_ips -all mb_controller_hdmi_text_controller_0_1] }
export_ip_user_files -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
launch_runs mb_controller_hdmi_text_controller_0_1_synth_1 -jobs 4
wait_on_run mb_controller_hdmi_text_controller_0_1_synth_1
export_simulation -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -directory {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files} -ipstatic_source_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/modelsim} {questa=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/questa} {riviera=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/riviera} {activehdl=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_project C:/Users/cam82/OneDrive/Documents/College/FA23ECE385/lab62/lab62a/lab62a.xpr
update_compile_order -fileset sources_1
current_project lab7
current_project lab62a
current_project lab7
current_project lab62a
open_bd_design {C:/Users/cam82/OneDrive/Documents/College/FA23ECE385/lab62/lab62a/lab62a.srcs/sources_1/bd/mb_block/mb_block.bd}
current_project lab7
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name gpio_usb_keycode [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name gpio_usb_int [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name gpio_usb_rst [get_bd_cells axi_gpio_0]
current_project lab62a
current_project lab7
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_IS_DUAL {1} \
] [get_bd_cells gpio_usb_keycode]
current_project lab62a
current_project lab7
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells gpio_usb_int]
current_project lab62a
current_project lab7
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells gpio_usb_rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
current_project lab62a
current_project lab7
set_property CONFIG.enable_timer2 {0} [get_bd_cells axi_timer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property CONFIG.C_SCK_RATIO {4} [get_bd_cells axi_quad_spi_0]
set_property name timer_usb_axi [get_bd_cells axi_timer_0]
set_property name spi_usb [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_0]
set_property name microblaze_0_xlconcat [get_bd_cells xlconcat_0]
set_property CONFIG.C_INTERRUPT_PRESENT {1} [get_bd_cells gpio_usb_int]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins gpio_usb_int/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/gpio_usb_int/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins gpio_usb_int/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins gpio_usb_keycode/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins gpio_usb_keycode/GPIO2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/gpio_usb_keycode/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins gpio_usb_keycode/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins gpio_usb_rst/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/gpio_usb_rst/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins gpio_usb_rst/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/spi_usb/AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins spi_usb/AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins spi_usb/SPI_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/timer_usb_axi/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins timer_usb_axi/S_AXI]
endgroup
connect_bd_net [get_bd_pins timer_usb_axi/pwm0] [get_bd_pins microblaze_0_xlconcat/In0]
current_project lab62a
current_project lab7
connect_bd_net [get_bd_pins gpio_usb_int/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
delete_bd_objs [get_bd_nets gpio_usb_int_ip2intc_irpt]
connect_bd_net [get_bd_pins spi_usb/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
current_project lab62a
current_project lab7
connect_bd_net [get_bd_pins gpio_usb_int/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In1]
current_project lab62a
current_project lab7
current_project lab62a
current_project lab7
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In3]
connect_bd_net [get_bd_pins microblaze_0_xlconcat/dout] [get_bd_pins microblaze_0_axi_intc/intr]
regenerate_bd_layout
current_project lab62a
current_project lab7
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins spi_usb/ext_spi_clk]
delete_bd_objs [get_bd_intf_nets spi_usb_SPI_0] [get_bd_intf_ports spi_rtl_0]
create_bd_port -dir I usb_spi_mosi
set_property location {2100 889} [get_bd_ports usb_spi_mosi]
create_bd_port -dir I usb_spi_sclk
set_property location {2252 921} [get_bd_ports usb_spi_sclk]
connect_bd_net [get_bd_ports usb_spi_mosi] [get_bd_pins spi_usb/io0_i]
startgroup
set_property CONFIG.C_USE_STARTUP {0} [get_bd_cells spi_usb]
endgroup
delete_bd_objs [get_bd_ports usb_spi_sclk]
undo
undo
startgroup
set_property CONFIG.C_USE_STARTUP {0} [get_bd_cells spi_usb]
endgroup
set_property location {2116 939} [get_bd_ports usb_spi_sclk]
delete_bd_objs [get_bd_nets usb_spi_mosi_1]
create_bd_port -dir O usb_spi_ss
delete_bd_objs [get_bd_ports usb_spi_sclk]
delete_bd_objs [get_bd_ports usb_spi_mosi]
connect_bd_net [get_bd_ports usb_spi_ss] [get_bd_pins spi_usb/ss_o]
delete_bd_objs [get_bd_nets spi_usb_ss_o] [get_bd_ports usb_spi_ss]
startgroup
create_bd_port -dir O -from 0 -to 0 usb_spi_ss
connect_bd_net [get_bd_pins /spi_usb/ss_o] [get_bd_ports usb_spi_ss]
endgroup
startgroup
create_bd_port -dir O usb_spi_mosi
connect_bd_net [get_bd_pins /spi_usb/io0_o] [get_bd_ports usb_spi_mosi]
endgroup
startgroup
create_bd_port -dir O usb_spi_sclk
connect_bd_net [get_bd_pins /spi_usb/sck_o] [get_bd_ports usb_spi_sclk]
endgroup
save_bd_design
validate_bd_design
set_property name gpio_usb_keycode0 [get_bd_intf_ports gpio_rtl_1]
set_property name gpio_usb_keycode1 [get_bd_intf_ports gpio_rtl_2]
set_property name gpio_usb_keycode_1 [get_bd_intf_ports gpio_usb_keycode1]
set_property name gpio_usb_keycode_0 [get_bd_intf_ports gpio_usb_keycode0]
set_property location {2065 1241} [get_bd_intf_ports gpio_usb_keycode_0]
set_property location {2044 1240} [get_bd_intf_ports gpio_usb_keycode_0]
set_property name gpio_usb_rst [get_bd_intf_ports gpio_rtl_3]
set_property name gpio_usb_int [get_bd_intf_ports gpio_rtl_0]
validate_bd_design
current_project lab62a
current_project lab7
make_wrapper -files [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -top
open_bd_design {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}
open_bd_design {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}
current_project hdmi_text_controller_v2_0_project
current_project lab7
current_project hdmi_text_controller_v2_0_project
current_project lab7
current_project hdmi_text_controller_v2_0_project
current_project lab7
close [ open {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/new/ball.sv} w ]
add_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/new/ball.sv}}
update_compile_order -fileset sources_1
close [ open {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/new/color_mapper.sv} w ]
add_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/new/color_mapper.sv}}
update_compile_order -fileset sources_1
current_project lab62a
current_project lab7
current_project lab62a
current_project lab7
current_project hdmi_text_controller_v2_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 73 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0}
current_project lab7
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project lab62a
current_project lab7
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  mb_controller_hdmi_text_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_controller_hdmi_text_controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
catch { config_ip_cache -export [get_ips -all mb_controller_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all mb_controller_xbar_0] }
catch { config_ip_cache -export [get_ips -all mb_controller_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all mb_controller_hdmi_text_controller_0_1] }
catch { config_ip_cache -export [get_ips -all mb_controller_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all mb_controller_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all mb_controller_axi_gpio_0_2] }
catch { config_ip_cache -export [get_ips -all mb_controller_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all mb_controller_axi_quad_spi_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
launch_runs mb_controller_axi_gpio_0_0_synth_1 mb_controller_axi_gpio_0_1_synth_1 mb_controller_axi_gpio_0_2_synth_1 mb_controller_axi_quad_spi_0_0_synth_1 mb_controller_axi_timer_0_0_synth_1 mb_controller_dlmb_bram_if_cntlr_0_synth_1 mb_controller_hdmi_text_controller_0_1_synth_1 mb_controller_microblaze_0_axi_intc_0_synth_1 mb_controller_xbar_0_synth_1 -jobs 4
wait_on_run mb_controller_axi_gpio_0_0_synth_1
wait_on_run mb_controller_axi_gpio_0_1_synth_1
wait_on_run mb_controller_axi_gpio_0_2_synth_1
wait_on_run mb_controller_axi_quad_spi_0_0_synth_1
wait_on_run mb_controller_axi_timer_0_0_synth_1
wait_on_run mb_controller_dlmb_bram_if_cntlr_0_synth_1
wait_on_run mb_controller_hdmi_text_controller_0_1_synth_1
wait_on_run mb_controller_microblaze_0_axi_intc_0_synth_1
wait_on_run mb_controller_xbar_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -directory {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files} -ipstatic_source_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/modelsim} {questa=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/questa} {riviera=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/riviera} {activehdl=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory {C:/Users/cam82/OneDrive/Documents/College/Fall\ 2023/ECE\ 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project} {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project lab7
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project hdmi_text_controller_v2_0_project
current_project lab7
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  mb_controller_hdmi_text_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_controller_hdmi_text_controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
catch { config_ip_cache -export [get_ips -all mb_controller_hdmi_text_controller_0_1] }
export_ip_user_files -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
launch_runs mb_controller_hdmi_text_controller_0_1_synth_1 -jobs 4
wait_on_run mb_controller_hdmi_text_controller_0_1_synth_1
export_simulation -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -directory {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files} -ipstatic_source_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/modelsim} {questa=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/questa} {riviera=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/riviera} {activehdl=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name hdmi_text_controller_v2_0_project -directory {C:/Users/cam82/OneDrive/Documents/College/Fall\ 2023/ECE\ 385/lab7/lab7/lab7.tmp/hdmi_text_controller_v2_0_project} {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0/component.xml}
current_project hdmi_text_controller_v2_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 74 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/ip_repo/hdmi_text_controller_1_0}
current_project lab7
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project lab62a
current_project lab7
upgrade_ip -vlnv xilinx.com:user:hdmi_text_controller:2.0 [get_ips  mb_controller_hdmi_text_controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_controller_hdmi_text_controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
catch { config_ip_cache -export [get_ips -all mb_controller_hdmi_text_controller_0_1] }
export_ip_user_files -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
launch_runs mb_controller_hdmi_text_controller_0_1_synth_1 -jobs 4
wait_on_run mb_controller_hdmi_text_controller_0_1_synth_1
export_simulation -of_objects [get_files {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}] -directory {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files} -ipstatic_source_dir {C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/modelsim} {questa=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/questa} {riviera=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/riviera} {activehdl=C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/cam82/OneDrive/Documents/College/Fall 2023/ECE 385/lab7/lab7/lab7.srcs/sources_1/bd/mb_controller/mb_controller.bd}}]
refresh_design
current_project lab62a
close_project
write_hw_platform -fixed -include_bit -force -file C:/Users/cam82/OneDrive/Desktop/mb_controller_top.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/cam82/OneDrive/Documents/College/FA23ECE385/finalproject/mb_controller_top.xsa
