<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="union__hw__mpu__rgdaacn.html">_hw_mpu_rgdaacn</a></li><li class="navelem"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html">_hw_mpu_rgdaacn_bitfields</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">_hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a1c19f27a39695412159b8c9e676a2ee8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a1c19f27a39695412159b8c9e676a2ee8">M0UM</a>: 3</td></tr>
<tr class="separator:a1c19f27a39695412159b8c9e676a2ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c17c9988e842fd22c98c31f6e73b62"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a10c17c9988e842fd22c98c31f6e73b62">M0SM</a>: 2</td></tr>
<tr class="separator:a10c17c9988e842fd22c98c31f6e73b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cd1a6c7fc11890c52658990dc64e6a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a92cd1a6c7fc11890c52658990dc64e6a">M0PE</a>: 1</td></tr>
<tr class="separator:a92cd1a6c7fc11890c52658990dc64e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93541451f8f786395a8e70414f1e9ddf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a93541451f8f786395a8e70414f1e9ddf">M1UM</a>: 3</td></tr>
<tr class="separator:a93541451f8f786395a8e70414f1e9ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fdba77fae7d8abbfef0d74db854a2e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a50fdba77fae7d8abbfef0d74db854a2e">M1SM</a>: 2</td></tr>
<tr class="separator:a50fdba77fae7d8abbfef0d74db854a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5317c413e9cc36f79df5c901ae7a3a8b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a5317c413e9cc36f79df5c901ae7a3a8b">M1PE</a>: 1</td></tr>
<tr class="separator:a5317c413e9cc36f79df5c901ae7a3a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f7aec94e426c6325d17a3a2482e123"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a41f7aec94e426c6325d17a3a2482e123">M2UM</a>: 3</td></tr>
<tr class="separator:a41f7aec94e426c6325d17a3a2482e123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64277c6e7d8de2d2d7e1a154df13b366"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a64277c6e7d8de2d2d7e1a154df13b366">M2SM</a>: 2</td></tr>
<tr class="separator:a64277c6e7d8de2d2d7e1a154df13b366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b0e59c23562158e6f41ddee9626edd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#aa6b0e59c23562158e6f41ddee9626edd">M2PE</a>: 1</td></tr>
<tr class="separator:aa6b0e59c23562158e6f41ddee9626edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4a275665be55d793b72cb1bdfd932c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#acb4a275665be55d793b72cb1bdfd932c">M3UM</a>: 3</td></tr>
<tr class="separator:acb4a275665be55d793b72cb1bdfd932c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5c8e3f717bcefc51847efd1151317a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a1d5c8e3f717bcefc51847efd1151317a">M3SM</a>: 2</td></tr>
<tr class="separator:a1d5c8e3f717bcefc51847efd1151317a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fde37199553970da42cb206ce37096"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a52fde37199553970da42cb206ce37096">M3PE</a>: 1</td></tr>
<tr class="separator:a52fde37199553970da42cb206ce37096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fd5b97c141616eccfd2a9a51214d24"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a57fd5b97c141616eccfd2a9a51214d24">M4WE</a>: 1</td></tr>
<tr class="separator:a57fd5b97c141616eccfd2a9a51214d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664d7534bbdd0e750202dc3416152011"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a664d7534bbdd0e750202dc3416152011">M4RE</a>: 1</td></tr>
<tr class="separator:a664d7534bbdd0e750202dc3416152011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8b53e8a6535361ad8d690a7142d6d6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#acc8b53e8a6535361ad8d690a7142d6d6">M5WE</a>: 1</td></tr>
<tr class="separator:acc8b53e8a6535361ad8d690a7142d6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d873c260ef1bbea33493930ff22a8b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a9d873c260ef1bbea33493930ff22a8b7">M5RE</a>: 1</td></tr>
<tr class="separator:a9d873c260ef1bbea33493930ff22a8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d9bd01fbd19bacac223529c1983ff6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a44d9bd01fbd19bacac223529c1983ff6">M6WE</a>: 1</td></tr>
<tr class="separator:a44d9bd01fbd19bacac223529c1983ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5f96f6100153d066584de8bdc032a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a0c5f96f6100153d066584de8bdc032a9">M6RE</a>: 1</td></tr>
<tr class="separator:a0c5f96f6100153d066584de8bdc032a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4fe1ddd4e4c31b98f925223264479c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#ac4fe1ddd4e4c31b98f925223264479c1">M7WE</a>: 1</td></tr>
<tr class="separator:ac4fe1ddd4e4c31b98f925223264479c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d7cb18b7e907d8c957ee72ae0be251"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields.html#a01d7cb18b7e907d8c957ee72ae0be251">M7RE</a>: 1</td></tr>
<tr class="separator:a01d7cb18b7e907d8c957ee72ae0be251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a92cd1a6c7fc11890c52658990dc64e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M0PE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[5] Bus Master 0 Process Identifier Enable </p>

</div>
</div>
<a class="anchor" id="a10c17c9988e842fd22c98c31f6e73b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M0SM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[4:3] Bus Master 0 Supervisor Mode Access Control </p>

</div>
</div>
<a class="anchor" id="a1c19f27a39695412159b8c9e676a2ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M0UM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[2:0] Bus Master 0 User Mode Access Control </p>

</div>
</div>
<a class="anchor" id="a5317c413e9cc36f79df5c901ae7a3a8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M1PE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[11] Bus Master 1 Process Identifier Enable </p>

</div>
</div>
<a class="anchor" id="a50fdba77fae7d8abbfef0d74db854a2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M1SM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[10:9] Bus Master 1 Supervisor Mode Access Control </p>

</div>
</div>
<a class="anchor" id="a93541451f8f786395a8e70414f1e9ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M1UM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[8:6] Bus Master 1 User Mode Access Control </p>

</div>
</div>
<a class="anchor" id="aa6b0e59c23562158e6f41ddee9626edd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M2PE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[17] Bus Master 2 Process Identifier Enable </p>

</div>
</div>
<a class="anchor" id="a64277c6e7d8de2d2d7e1a154df13b366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M2SM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[16:15] Bus Master 2 Supervisor Mode Access Control </p>

</div>
</div>
<a class="anchor" id="a41f7aec94e426c6325d17a3a2482e123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M2UM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[14:12] Bus Master 2 User Mode Access Control </p>

</div>
</div>
<a class="anchor" id="a52fde37199553970da42cb206ce37096"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M3PE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[23] Bus Master 3 Process Identifier Enable </p>

</div>
</div>
<a class="anchor" id="a1d5c8e3f717bcefc51847efd1151317a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M3SM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[22:21] Bus Master 3 Supervisor Mode Access Control </p>

</div>
</div>
<a class="anchor" id="acb4a275665be55d793b72cb1bdfd932c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M3UM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[20:18] Bus Master 3 User Mode Access Control </p>

</div>
</div>
<a class="anchor" id="a664d7534bbdd0e750202dc3416152011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M4RE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[25] Bus Master 4 Read Enable </p>

</div>
</div>
<a class="anchor" id="a57fd5b97c141616eccfd2a9a51214d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M4WE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[24] Bus Master 4 Write Enable </p>

</div>
</div>
<a class="anchor" id="a9d873c260ef1bbea33493930ff22a8b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M5RE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[27] Bus Master 5 Read Enable </p>

</div>
</div>
<a class="anchor" id="acc8b53e8a6535361ad8d690a7142d6d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M5WE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[26] Bus Master 5 Write Enable </p>

</div>
</div>
<a class="anchor" id="a0c5f96f6100153d066584de8bdc032a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M6RE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[29] Bus Master 6 Read Enable </p>

</div>
</div>
<a class="anchor" id="a44d9bd01fbd19bacac223529c1983ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M6WE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[28] Bus Master 6 Write Enable </p>

</div>
</div>
<a class="anchor" id="a01d7cb18b7e907d8c957ee72ae0be251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M7RE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[31] Bus Master 7 Read Enable </p>

</div>
</div>
<a class="anchor" id="ac4fe1ddd4e4c31b98f925223264479c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _hw_mpu_rgdaacn::_hw_mpu_rgdaacn_bitfields::M7WE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[30] Bus Master 7 Write Enable </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/<a class="el" href="MK64F12__mpu_8h_source.html">MK64F12_mpu.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
