
---------- Begin Simulation Statistics ----------
final_tick                               16934578809993                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232379                       # Simulator instruction rate (inst/s)
host_mem_usage                               16978544                       # Number of bytes of host memory used
host_op_rate                                   354227                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1075.83                       # Real time elapsed on the host
host_tick_rate                               39667989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000014                       # Number of instructions simulated
sim_ops                                     381087514                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042676                       # Number of seconds simulated
sim_ticks                                 42675975639                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          14                       # Number of instructions committed
system.cpu.committedOps                            22                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      2596682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops          313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      5185466                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops          313                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                   19                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   17                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   9                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    15                       # Number of integer alu accesses
system.cpu.num_int_insts                           15                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   1      4.55%     54.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     54.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     54.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      9.09%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      4.55%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      4.55%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.73% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      4.55%     77.27% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.27% # Class of executed instruction
system.cpu.op_class::MemRead                        1      4.55%     81.82% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.82% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   4     18.18%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         22                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       156930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         318086                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        64779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        198684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         147024586                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         71453446                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             381087492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.512624                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.512624                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         410744131                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        196224158                       # number of floating regfile writes
system.switch_cpus.idleCycles                   12782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       276362                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         25790648                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.127208                       # Inst execution rate
system.switch_cpus.iew.exec_refs             80977197                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           17190505                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        31188375                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      64832684                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     17768626                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    411569114                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      63786692                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       450677                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     400770591                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         438237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         17722                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         275636                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        612990                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          617                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       154269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       122093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         563109479                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             400611907                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.556188                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         313194777                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.125969                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              400704572                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        331279369                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       151948321                       # number of integer regfile writes
system.switch_cpus.ipc                       1.950747                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.950747                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1617      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     196278551     48.92%     48.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2060749      0.51%     49.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4025322      1.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      5731017      1.43%     51.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      2220410      0.55%     52.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     42682552     10.64%     63.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt     12443977      3.10%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2409678      0.60%     66.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     50307698     12.54%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt      1963404      0.49%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11403890      2.84%     82.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5411221      1.35%     83.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     52485720     13.08%     97.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     11795468      2.94%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      401221274                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       223441574                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    444690813                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    220880532                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    243286200                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3148771                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007848                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           53980      1.71%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          70734      2.25%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       355642     11.29%     15.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     15.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     15.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     15.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     15.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     15.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       181035      5.75%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         491643     15.61%     36.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        375584     11.93%     48.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       822886     26.13%     74.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       797267     25.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      180926854                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    489137386                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    179731375                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    198765041                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          411569114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         401221274                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     30481510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        93616                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     31716250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    128143270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.131037                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.619648                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     36377092     28.39%     28.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7584947      5.92%     34.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11916645      9.30%     43.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     13128539     10.25%     53.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17294537     13.50%     67.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     14514666     11.33%     78.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11477823      8.96%     87.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6993164      5.46%     93.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8855857      6.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    128143270                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.130724                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      4963926                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       457047                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     64832684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     17768626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       156065563                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                128156052                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     73765850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         73765851                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     73765850                       # number of overall hits
system.cpu.dcache.overall_hits::total        73765851                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3631627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3631631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3631627                       # number of overall misses
system.cpu.dcache.overall_misses::total       3631631                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  30309311682                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30309311682                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  30309311682                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30309311682                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     77397477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     77397482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     77397477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     77397482                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.046922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046922                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046922                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  8345.931915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8345.922722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  8345.931915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8345.922722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2588166                       # number of writebacks
system.cpu.dcache.writebacks::total           2588166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1034437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1034437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1034437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1034437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2597190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2597190                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2597190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2597190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  23022875079                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23022875079                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  23022875079                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23022875079                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.033557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033557                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.033557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033557                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8864.532467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8864.532467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8864.532467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8864.532467                       # average overall mshr miss latency
system.cpu.dcache.replacements                2588166                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     59672269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        59672270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3623089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3623093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30268724310                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30268724310                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     63295358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     63295363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.057241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  8354.397121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8354.387897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1034437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1034437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2588652                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2588652                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  22985130861                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22985130861                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.040898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8879.189192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8879.189192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     14093581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14093581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     40587372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40587372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     14102119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14102119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  4753.732959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4753.732959                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     37744218                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37744218                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  4420.732959                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  4420.732959                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.795518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            76366308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2588678                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.500119                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      16891902837018                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.999999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   507.795519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.991788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         621768534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        621768534                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           20                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     31398539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31398559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           20                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     31398539                       # number of overall hits
system.cpu.icache.overall_hits::total        31398559                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            123                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          121                       # number of overall misses
system.cpu.icache.overall_misses::total           123                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     10099557                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10099557                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     10099557                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10099557                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           22                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     31398660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31398682                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           22                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     31398660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31398682                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83467.413223                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82110.219512                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83467.413223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82110.219512                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8557767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8557767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8557767                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8557767                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82286.221154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82286.221154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82286.221154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82286.221154                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           20                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     31398539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31398559                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           123                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     10099557                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10099557                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     31398660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31398682                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83467.413223                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82110.219512                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8557767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8557767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82286.221154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82286.221154                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           105.723977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31398665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               106                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          296213.820755                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   103.723977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.202586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.206492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         251189562                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        251189562                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          22                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         2588762                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty       819749                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      1925660                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq          8516                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp         8516                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq             22                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp            22                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      2588762                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      7782554                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             7782766                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    331318016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            331324800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                        157243                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                10063552                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        2754543                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.000114                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.010659                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              2754230     99.99%     99.99% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                  313      0.01%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          2754543                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       3450476736                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            8.1                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          103896                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      2588921154                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           6.1                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.data      2427628                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2427628                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      2427628                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2427628                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          104                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       161046                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        161156                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          104                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       161046                       # number of overall misses
system.cpu.l2cache.overall_misses::total       161156                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst      8487171                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  11797456734                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  11805943905                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst      8487171                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  11797456734                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  11805943905                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          104                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      2588674                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2588784                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          104                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      2588674                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2588784                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.062212                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.062252                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.062212                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.062252                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 81607.413462                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 73255.198726                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 73257.861358                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 81607.413462                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 73255.198726                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 73257.861358                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks       157243                       # number of writebacks
system.cpu.l2cache.writebacks::total           157243                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          104                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data       161046                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       161150                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          104                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data       161046                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       161150                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst      8452539                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  11743828416                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  11752280955                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst      8452539                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  11743828416                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  11752280955                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.062212                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.062249                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.062212                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.062249                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81274.413462                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 72922.198726                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72927.588923                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81274.413462                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 72922.198726                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72927.588923                       # average overall mshr miss latency
system.cpu.l2cache.replacements                157243                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks       808644                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       808644                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      1779522                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      1779522                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      1779522                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      1779522                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         8516                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         8516                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         8516                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         8516                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data           17                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           17                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data            5                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data       360306                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total       360306                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data           22                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           22                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.227273                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.227273                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 72061.200000                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72061.200000                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data       358641                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total       358641                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.227273                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.227273                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71728.200000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71728.200000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data      2427611                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      2427611                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          104                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data       161041                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       161151                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst      8487171                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data  11797096428                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  11805583599                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      2588652                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      2588762                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.062210                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.062250                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 81607.413462                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 73255.235797                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 73257.898487                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          104                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data       161041                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       161145                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      8452539                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11743469775                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  11751922314                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.062210                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.062248                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 81274.413462                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72922.235797                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72927.626138                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4075.294584                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            5185466                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           161339                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            32.140189                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     16891902834687                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     6.423702                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.020450                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.055510                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     1.560579                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4067.234342                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001568                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000014                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000381                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.992977                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.994945                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1700                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1034                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4          879                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         83128795                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        83128795                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 16891902844354                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  42675965639                       # Cumulative time (in ticks) in various power states
system.cpu.thread28708.numInsts                     0                       # Number of Instructions committed
system.cpu.thread28708.numOps                       0                       # Number of Ops committed
system.cpu.thread28708.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              161151                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         12388                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        145825                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             63497                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                  5                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp                 5                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         161151                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port       479242                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     20357504                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             64780                       # Total snoops (count)
system.l3bus.snoopTraffic                       82112                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             225936                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   225936    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               225936                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            158178330                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           107325900                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.data        27251                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               27251                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.data        27251                       # number of overall hits
system.l3cache.overall_hits::total              27251                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          104                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data       133795                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            133905                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          104                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data       133795                       # number of overall misses
system.l3cache.overall_misses::total           133905                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst      8036955                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data  10717653951                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  10725690906                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst      8036955                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data  10717653951                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  10725690906                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          104                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data       161046                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          161156                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          104                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data       161046                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         161156                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.830787                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.830903                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.830787                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.830903                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 77278.413462                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 80105.040928                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80099.256234                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 77278.413462                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 80105.040928                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80099.256234                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           1283                       # number of writebacks
system.l3cache.writebacks::total                 1283                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst          104                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data       133795                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       133899                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          104                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data       133795                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       133899                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst      7344315                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data   9826579251                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   9833923566                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst      7344315                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data   9826579251                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   9833923566                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.830787                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.830866                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.830787                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.830866                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70618.413462                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 73445.040928                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73442.845473                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70618.413462                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 73445.040928                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73442.845473                       # average overall mshr miss latency
system.l3cache.replacements                     64780                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        11105                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        11105                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        11105                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        11105                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       145825                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       145825                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       145825                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       145825                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_misses::.switch_cpus.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data       338661                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total       338661                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 67732.200000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 67732.200000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data       305361                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total       305361                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 61072.200000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 61072.200000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.data        27251                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        27251                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          104                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data       133790                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       133900                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst      8036955                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data  10717315290                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  10725352245                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data       161041                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       161151                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.830782                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.830898                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 77278.413462                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80105.503326                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 80099.718036                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          104                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data       133790                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       133894                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      7344315                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9826273890                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   9833618205                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.830782                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.830860                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 70618.413462                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73445.503326                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73443.307430                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            48298.051475                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 184181                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               156930                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.173651                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16892187468768                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 48298.051475                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.736970                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.736970                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64899                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         3144                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        27788                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        33513                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.990280                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              5246306                       # Number of tag accesses
system.l3cache.tags.data_accesses             5246306                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    133775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008670245426                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           68                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           68                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              279763                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1153                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      133899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1283                       # Number of write requests accepted
system.mem_ctrls.readBursts                    133899                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1283                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                133899                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1283                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  129468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           68                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1963.529412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    521.458665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8921.274500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           59     86.76%     86.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            5      7.35%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      4.41%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-75775            1      1.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            68                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           68                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.926471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.920952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.434215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      4.41%      4.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64     94.12%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            68                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 8569536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                82112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    200.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42675839109                       # Total gap between requests
system.mem_ctrls.avgGap                     315691.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      8561600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        78016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 155965.971494212950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 200618729.198445558548                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1828101.146648515249                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       133795                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1283                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3446371                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   4814347673                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1096180432821                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33138.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     35983.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 854388490.12                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      8562880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       8569920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        82112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        82112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       133795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         133905                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1283                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1283                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         2999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         5999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       155966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    200648723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        200813687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         2999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       155966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       158965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1924080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1924080                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1924080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         2999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         5999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       155966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    200648723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       202737767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               133879                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1219                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         4250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         4205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         4275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         4271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         4164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         4072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         4006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         4023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         4018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         4137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         4131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31           64                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2475982576                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             446084828                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4817794044                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18494.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35986.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              116780                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                905                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        17412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   496.551344                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   358.107994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.855330                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3102     17.82%     17.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1963     11.27%     29.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          998      5.73%     34.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          770      4.42%     39.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1725      9.91%     49.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4430     25.44%     74.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3721     21.37%     95.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          631      3.62%     99.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           72      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        17412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               8568256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              78016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              200.774695                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.828101                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    54306828.575990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    72196086.009607                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   563137486.867110                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4581606.624000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15214217101.906954                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35928043071.989853                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 253096448.908821                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  52089578630.880363                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1220.583193                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     83731784                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3843700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38748533855                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             133900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1283                       # Transaction distribution
system.membus.trans_dist::CleanEvict            63496                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         133900                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       332589                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       332589                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 332589                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      8652032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      8652032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8652032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            133905                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  133905    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              133905                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            67868730                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          242696273                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        26939682                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     24221583                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       275059                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     11572610                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        11572205                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.996500                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          288685                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       795281                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       795116                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          165                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           13                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     30481519                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       275019                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    124215712                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.067949                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.324743                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     44906035     36.15%     36.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     20087205     16.17%     52.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      6164645      4.96%     57.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      6194581      4.99%     62.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      7826970      6.30%     68.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      2589993      2.09%     70.66% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      2649646      2.13%     72.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       441563      0.36%     73.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     33355074     26.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    124215712                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      381087492                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            75238979                       # Number of memory references committed
system.switch_cpus.commit.loads              61136860                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           24525974                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          213353596                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           230250642                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        283695                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    185480714     48.67%     48.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      1964777      0.52%     49.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd      3405236      0.89%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      5134732      1.35%     51.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      1985865      0.52%     51.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     42233583     11.08%     63.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt     12178075      3.20%     66.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv      2280196      0.60%     66.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     49220558     12.92%     79.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt      1963404      0.52%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     10730876      2.82%     83.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      3975849      1.04%     84.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     50405984     13.23%     97.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     10126270      2.66%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    381087492                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     33355074                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         10772683                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      62839290                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          33716822                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      20538830                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         275636                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     11545752                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            40                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      416515143                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           164                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            63786692                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            17190505                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 73211                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       274028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              276473350                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            26939682                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     12656006                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             127593566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          551352                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines          31398660                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            58                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    128143270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.297132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.460489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         54932480     42.87%     42.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          6127333      4.78%     47.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          6459673      5.04%     52.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          5649143      4.41%     57.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          7408012      5.78%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          5303264      4.14%     67.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          2478574      1.93%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          2786948      2.17%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         36997843     28.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    128143270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.210210                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.157318                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            31398660                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16934578809993                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              491326                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3695809                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          617                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        3666504                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  42675975639                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         275636                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         17680592                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        34627372                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          47125873                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      28433788                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      414681466                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         50683                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       20332984                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        2779089                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents            115                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    435500632                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1084539675                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        343852319                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         429356119                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     401106687                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         34393807                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          84396555                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                502429649                       # The number of ROB reads
system.switch_cpus.rob.writes               827065740                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           381087492                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
