|datapath
data_in[0] => mux_2x1:MUX_C.a[0]
data_in[1] => mux_2x1:MUX_C.a[1]
data_in[2] => mux_2x1:MUX_C.a[2]
data_in[3] => mux_2x1:MUX_C.a[3]
data_in[4] => mux_2x1:MUX_C.a[4]
data_in[5] => mux_2x1:MUX_C.a[5]
data_in[6] => mux_2x1:MUX_C.a[6]
data_in[7] => mux_2x1:MUX_C.a[7]
data_in[8] => mux_2x1:MUX_C.a[8]
data_in[9] => mux_2x1:MUX_C.a[9]
data_in[10] => mux_2x1:MUX_C.a[10]
data_in[11] => mux_2x1:MUX_C.a[11]
data_in[12] => mux_2x1:MUX_C.a[12]
data_in[13] => mux_2x1:MUX_C.a[13]
data_in[14] => mux_2x1:MUX_C.a[14]
data_in[15] => mux_2x1:MUX_C.a[15]
data_in[16] => mux_2x1:MUX_C.a[16]
data_in[17] => mux_2x1:MUX_C.a[17]
data_in[18] => mux_2x1:MUX_C.a[18]
data_in[19] => mux_2x1:MUX_C.a[19]
data_in[20] => mux_2x1:MUX_C.a[20]
data_in[21] => mux_2x1:MUX_C.a[21]
data_in[22] => mux_2x1:MUX_C.a[22]
data_in[23] => mux_2x1:MUX_C.a[23]
data_in[24] => mux_2x1:MUX_C.a[24]
data_in[25] => mux_2x1:MUX_C.a[25]
data_in[26] => mux_2x1:MUX_C.a[26]
data_in[27] => mux_2x1:MUX_C.a[27]
data_in[28] => mux_2x1:MUX_C.a[28]
data_in[29] => mux_2x1:MUX_C.a[29]
data_in[30] => mux_2x1:MUX_C.a[30]
data_in[31] => mux_2x1:MUX_C.a[31]
sel_mux => mux_2x1:MUX_C.sel
clock => bank_reg:CRG.clock
clear => bank_reg:CRG.clear
enable => decoder:DEC.enable
read_Reg1[0] => mux_1:MUX_A.sel[0]
read_Reg1[1] => mux_1:MUX_A.sel[1]
read_Reg1[2] => mux_1:MUX_A.sel[2]
read_Reg1[3] => mux_1:MUX_A.sel[3]
read_Reg1[4] => mux_1:MUX_A.sel[4]
read_Reg2[0] => mux_1:MUX_B.sel[0]
read_Reg2[1] => mux_1:MUX_B.sel[1]
read_Reg2[2] => mux_1:MUX_B.sel[2]
read_Reg2[3] => mux_1:MUX_B.sel[3]
read_Reg2[4] => mux_1:MUX_B.sel[4]
write_Reg[0] => decoder:DEC.sel[0]
write_Reg[1] => decoder:DEC.sel[1]
write_Reg[2] => decoder:DEC.sel[2]
write_Reg[3] => decoder:DEC.sel[3]
write_Reg[4] => decoder:DEC.sel[4]
ula_funct[0] => ula:ULA_S.sel[0]
ula_funct[1] => ula:ULA_S.sel[1]
ula_funct[2] => ula:ULA_S.sel[2]
data_out[0] <= mux_1:MUX_A.s_mux[0]
data_out[1] <= mux_1:MUX_A.s_mux[1]
data_out[2] <= mux_1:MUX_A.s_mux[2]
data_out[3] <= mux_1:MUX_A.s_mux[3]
data_out[4] <= mux_1:MUX_A.s_mux[4]
data_out[5] <= mux_1:MUX_A.s_mux[5]
data_out[6] <= mux_1:MUX_A.s_mux[6]
data_out[7] <= mux_1:MUX_A.s_mux[7]
data_out[8] <= mux_1:MUX_A.s_mux[8]
data_out[9] <= mux_1:MUX_A.s_mux[9]
data_out[10] <= mux_1:MUX_A.s_mux[10]
data_out[11] <= mux_1:MUX_A.s_mux[11]
data_out[12] <= mux_1:MUX_A.s_mux[12]
data_out[13] <= mux_1:MUX_A.s_mux[13]
data_out[14] <= mux_1:MUX_A.s_mux[14]
data_out[15] <= mux_1:MUX_A.s_mux[15]
data_out[16] <= mux_1:MUX_A.s_mux[16]
data_out[17] <= mux_1:MUX_A.s_mux[17]
data_out[18] <= mux_1:MUX_A.s_mux[18]
data_out[19] <= mux_1:MUX_A.s_mux[19]
data_out[20] <= mux_1:MUX_A.s_mux[20]
data_out[21] <= mux_1:MUX_A.s_mux[21]
data_out[22] <= mux_1:MUX_A.s_mux[22]
data_out[23] <= mux_1:MUX_A.s_mux[23]
data_out[24] <= mux_1:MUX_A.s_mux[24]
data_out[25] <= mux_1:MUX_A.s_mux[25]
data_out[26] <= mux_1:MUX_A.s_mux[26]
data_out[27] <= mux_1:MUX_A.s_mux[27]
data_out[28] <= mux_1:MUX_A.s_mux[28]
data_out[29] <= mux_1:MUX_A.s_mux[29]
data_out[30] <= mux_1:MUX_A.s_mux[30]
data_out[31] <= mux_1:MUX_A.s_mux[31]
cout <= ula:ULA_S.cout
ov <= ula:ULA_S.overflow
N <= ula:ULA_S.negative
Z <= ula:ULA_S.zero


|datapath|decoder:DEC
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
enable => write_reg.OUTPUTSELECT
sel[0] => Ram0.RADDR
sel[1] => Ram0.RADDR1
sel[2] => Ram0.RADDR2
sel[3] => Ram0.RADDR3
sel[4] => Ram0.RADDR4
write_reg[0] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[1] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[2] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[3] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[4] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[5] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[6] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[7] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[8] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[9] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[10] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[11] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[12] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[13] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[14] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[15] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[16] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[17] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[18] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[19] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[20] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[21] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[22] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[23] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[24] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[25] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[26] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[27] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[28] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[29] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[30] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
write_reg[31] <= write_reg.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG
dataIn[0] => reg_32bits:G1:0:R1.d[0]
dataIn[0] => reg_32bits:G1:1:R1.d[0]
dataIn[0] => reg_32bits:G1:2:R1.d[0]
dataIn[0] => reg_32bits:G1:3:R1.d[0]
dataIn[0] => reg_32bits:G1:4:R1.d[0]
dataIn[0] => reg_32bits:G1:5:R1.d[0]
dataIn[0] => reg_32bits:G1:6:R1.d[0]
dataIn[0] => reg_32bits:G1:7:R1.d[0]
dataIn[0] => reg_32bits:G1:8:R1.d[0]
dataIn[0] => reg_32bits:G1:9:R1.d[0]
dataIn[0] => reg_32bits:G1:10:R1.d[0]
dataIn[0] => reg_32bits:G1:11:R1.d[0]
dataIn[0] => reg_32bits:G1:12:R1.d[0]
dataIn[0] => reg_32bits:G1:13:R1.d[0]
dataIn[0] => reg_32bits:G1:14:R1.d[0]
dataIn[0] => reg_32bits:G1:15:R1.d[0]
dataIn[0] => reg_32bits:G1:16:R1.d[0]
dataIn[0] => reg_32bits:G1:17:R1.d[0]
dataIn[0] => reg_32bits:G1:18:R1.d[0]
dataIn[0] => reg_32bits:G1:19:R1.d[0]
dataIn[0] => reg_32bits:G1:20:R1.d[0]
dataIn[0] => reg_32bits:G1:21:R1.d[0]
dataIn[0] => reg_32bits:G1:22:R1.d[0]
dataIn[0] => reg_32bits:G1:23:R1.d[0]
dataIn[0] => reg_32bits:G1:24:R1.d[0]
dataIn[0] => reg_32bits:G1:25:R1.d[0]
dataIn[0] => reg_32bits:G1:26:R1.d[0]
dataIn[0] => reg_32bits:G1:27:R1.d[0]
dataIn[0] => reg_32bits:G1:28:R1.d[0]
dataIn[0] => reg_32bits:G1:29:R1.d[0]
dataIn[0] => reg_32bits:G1:30:R1.d[0]
dataIn[0] => reg_32bits:G1:31:R1.d[0]
dataIn[1] => reg_32bits:G1:0:R1.d[1]
dataIn[1] => reg_32bits:G1:1:R1.d[1]
dataIn[1] => reg_32bits:G1:2:R1.d[1]
dataIn[1] => reg_32bits:G1:3:R1.d[1]
dataIn[1] => reg_32bits:G1:4:R1.d[1]
dataIn[1] => reg_32bits:G1:5:R1.d[1]
dataIn[1] => reg_32bits:G1:6:R1.d[1]
dataIn[1] => reg_32bits:G1:7:R1.d[1]
dataIn[1] => reg_32bits:G1:8:R1.d[1]
dataIn[1] => reg_32bits:G1:9:R1.d[1]
dataIn[1] => reg_32bits:G1:10:R1.d[1]
dataIn[1] => reg_32bits:G1:11:R1.d[1]
dataIn[1] => reg_32bits:G1:12:R1.d[1]
dataIn[1] => reg_32bits:G1:13:R1.d[1]
dataIn[1] => reg_32bits:G1:14:R1.d[1]
dataIn[1] => reg_32bits:G1:15:R1.d[1]
dataIn[1] => reg_32bits:G1:16:R1.d[1]
dataIn[1] => reg_32bits:G1:17:R1.d[1]
dataIn[1] => reg_32bits:G1:18:R1.d[1]
dataIn[1] => reg_32bits:G1:19:R1.d[1]
dataIn[1] => reg_32bits:G1:20:R1.d[1]
dataIn[1] => reg_32bits:G1:21:R1.d[1]
dataIn[1] => reg_32bits:G1:22:R1.d[1]
dataIn[1] => reg_32bits:G1:23:R1.d[1]
dataIn[1] => reg_32bits:G1:24:R1.d[1]
dataIn[1] => reg_32bits:G1:25:R1.d[1]
dataIn[1] => reg_32bits:G1:26:R1.d[1]
dataIn[1] => reg_32bits:G1:27:R1.d[1]
dataIn[1] => reg_32bits:G1:28:R1.d[1]
dataIn[1] => reg_32bits:G1:29:R1.d[1]
dataIn[1] => reg_32bits:G1:30:R1.d[1]
dataIn[1] => reg_32bits:G1:31:R1.d[1]
dataIn[2] => reg_32bits:G1:0:R1.d[2]
dataIn[2] => reg_32bits:G1:1:R1.d[2]
dataIn[2] => reg_32bits:G1:2:R1.d[2]
dataIn[2] => reg_32bits:G1:3:R1.d[2]
dataIn[2] => reg_32bits:G1:4:R1.d[2]
dataIn[2] => reg_32bits:G1:5:R1.d[2]
dataIn[2] => reg_32bits:G1:6:R1.d[2]
dataIn[2] => reg_32bits:G1:7:R1.d[2]
dataIn[2] => reg_32bits:G1:8:R1.d[2]
dataIn[2] => reg_32bits:G1:9:R1.d[2]
dataIn[2] => reg_32bits:G1:10:R1.d[2]
dataIn[2] => reg_32bits:G1:11:R1.d[2]
dataIn[2] => reg_32bits:G1:12:R1.d[2]
dataIn[2] => reg_32bits:G1:13:R1.d[2]
dataIn[2] => reg_32bits:G1:14:R1.d[2]
dataIn[2] => reg_32bits:G1:15:R1.d[2]
dataIn[2] => reg_32bits:G1:16:R1.d[2]
dataIn[2] => reg_32bits:G1:17:R1.d[2]
dataIn[2] => reg_32bits:G1:18:R1.d[2]
dataIn[2] => reg_32bits:G1:19:R1.d[2]
dataIn[2] => reg_32bits:G1:20:R1.d[2]
dataIn[2] => reg_32bits:G1:21:R1.d[2]
dataIn[2] => reg_32bits:G1:22:R1.d[2]
dataIn[2] => reg_32bits:G1:23:R1.d[2]
dataIn[2] => reg_32bits:G1:24:R1.d[2]
dataIn[2] => reg_32bits:G1:25:R1.d[2]
dataIn[2] => reg_32bits:G1:26:R1.d[2]
dataIn[2] => reg_32bits:G1:27:R1.d[2]
dataIn[2] => reg_32bits:G1:28:R1.d[2]
dataIn[2] => reg_32bits:G1:29:R1.d[2]
dataIn[2] => reg_32bits:G1:30:R1.d[2]
dataIn[2] => reg_32bits:G1:31:R1.d[2]
dataIn[3] => reg_32bits:G1:0:R1.d[3]
dataIn[3] => reg_32bits:G1:1:R1.d[3]
dataIn[3] => reg_32bits:G1:2:R1.d[3]
dataIn[3] => reg_32bits:G1:3:R1.d[3]
dataIn[3] => reg_32bits:G1:4:R1.d[3]
dataIn[3] => reg_32bits:G1:5:R1.d[3]
dataIn[3] => reg_32bits:G1:6:R1.d[3]
dataIn[3] => reg_32bits:G1:7:R1.d[3]
dataIn[3] => reg_32bits:G1:8:R1.d[3]
dataIn[3] => reg_32bits:G1:9:R1.d[3]
dataIn[3] => reg_32bits:G1:10:R1.d[3]
dataIn[3] => reg_32bits:G1:11:R1.d[3]
dataIn[3] => reg_32bits:G1:12:R1.d[3]
dataIn[3] => reg_32bits:G1:13:R1.d[3]
dataIn[3] => reg_32bits:G1:14:R1.d[3]
dataIn[3] => reg_32bits:G1:15:R1.d[3]
dataIn[3] => reg_32bits:G1:16:R1.d[3]
dataIn[3] => reg_32bits:G1:17:R1.d[3]
dataIn[3] => reg_32bits:G1:18:R1.d[3]
dataIn[3] => reg_32bits:G1:19:R1.d[3]
dataIn[3] => reg_32bits:G1:20:R1.d[3]
dataIn[3] => reg_32bits:G1:21:R1.d[3]
dataIn[3] => reg_32bits:G1:22:R1.d[3]
dataIn[3] => reg_32bits:G1:23:R1.d[3]
dataIn[3] => reg_32bits:G1:24:R1.d[3]
dataIn[3] => reg_32bits:G1:25:R1.d[3]
dataIn[3] => reg_32bits:G1:26:R1.d[3]
dataIn[3] => reg_32bits:G1:27:R1.d[3]
dataIn[3] => reg_32bits:G1:28:R1.d[3]
dataIn[3] => reg_32bits:G1:29:R1.d[3]
dataIn[3] => reg_32bits:G1:30:R1.d[3]
dataIn[3] => reg_32bits:G1:31:R1.d[3]
dataIn[4] => reg_32bits:G1:0:R1.d[4]
dataIn[4] => reg_32bits:G1:1:R1.d[4]
dataIn[4] => reg_32bits:G1:2:R1.d[4]
dataIn[4] => reg_32bits:G1:3:R1.d[4]
dataIn[4] => reg_32bits:G1:4:R1.d[4]
dataIn[4] => reg_32bits:G1:5:R1.d[4]
dataIn[4] => reg_32bits:G1:6:R1.d[4]
dataIn[4] => reg_32bits:G1:7:R1.d[4]
dataIn[4] => reg_32bits:G1:8:R1.d[4]
dataIn[4] => reg_32bits:G1:9:R1.d[4]
dataIn[4] => reg_32bits:G1:10:R1.d[4]
dataIn[4] => reg_32bits:G1:11:R1.d[4]
dataIn[4] => reg_32bits:G1:12:R1.d[4]
dataIn[4] => reg_32bits:G1:13:R1.d[4]
dataIn[4] => reg_32bits:G1:14:R1.d[4]
dataIn[4] => reg_32bits:G1:15:R1.d[4]
dataIn[4] => reg_32bits:G1:16:R1.d[4]
dataIn[4] => reg_32bits:G1:17:R1.d[4]
dataIn[4] => reg_32bits:G1:18:R1.d[4]
dataIn[4] => reg_32bits:G1:19:R1.d[4]
dataIn[4] => reg_32bits:G1:20:R1.d[4]
dataIn[4] => reg_32bits:G1:21:R1.d[4]
dataIn[4] => reg_32bits:G1:22:R1.d[4]
dataIn[4] => reg_32bits:G1:23:R1.d[4]
dataIn[4] => reg_32bits:G1:24:R1.d[4]
dataIn[4] => reg_32bits:G1:25:R1.d[4]
dataIn[4] => reg_32bits:G1:26:R1.d[4]
dataIn[4] => reg_32bits:G1:27:R1.d[4]
dataIn[4] => reg_32bits:G1:28:R1.d[4]
dataIn[4] => reg_32bits:G1:29:R1.d[4]
dataIn[4] => reg_32bits:G1:30:R1.d[4]
dataIn[4] => reg_32bits:G1:31:R1.d[4]
dataIn[5] => reg_32bits:G1:0:R1.d[5]
dataIn[5] => reg_32bits:G1:1:R1.d[5]
dataIn[5] => reg_32bits:G1:2:R1.d[5]
dataIn[5] => reg_32bits:G1:3:R1.d[5]
dataIn[5] => reg_32bits:G1:4:R1.d[5]
dataIn[5] => reg_32bits:G1:5:R1.d[5]
dataIn[5] => reg_32bits:G1:6:R1.d[5]
dataIn[5] => reg_32bits:G1:7:R1.d[5]
dataIn[5] => reg_32bits:G1:8:R1.d[5]
dataIn[5] => reg_32bits:G1:9:R1.d[5]
dataIn[5] => reg_32bits:G1:10:R1.d[5]
dataIn[5] => reg_32bits:G1:11:R1.d[5]
dataIn[5] => reg_32bits:G1:12:R1.d[5]
dataIn[5] => reg_32bits:G1:13:R1.d[5]
dataIn[5] => reg_32bits:G1:14:R1.d[5]
dataIn[5] => reg_32bits:G1:15:R1.d[5]
dataIn[5] => reg_32bits:G1:16:R1.d[5]
dataIn[5] => reg_32bits:G1:17:R1.d[5]
dataIn[5] => reg_32bits:G1:18:R1.d[5]
dataIn[5] => reg_32bits:G1:19:R1.d[5]
dataIn[5] => reg_32bits:G1:20:R1.d[5]
dataIn[5] => reg_32bits:G1:21:R1.d[5]
dataIn[5] => reg_32bits:G1:22:R1.d[5]
dataIn[5] => reg_32bits:G1:23:R1.d[5]
dataIn[5] => reg_32bits:G1:24:R1.d[5]
dataIn[5] => reg_32bits:G1:25:R1.d[5]
dataIn[5] => reg_32bits:G1:26:R1.d[5]
dataIn[5] => reg_32bits:G1:27:R1.d[5]
dataIn[5] => reg_32bits:G1:28:R1.d[5]
dataIn[5] => reg_32bits:G1:29:R1.d[5]
dataIn[5] => reg_32bits:G1:30:R1.d[5]
dataIn[5] => reg_32bits:G1:31:R1.d[5]
dataIn[6] => reg_32bits:G1:0:R1.d[6]
dataIn[6] => reg_32bits:G1:1:R1.d[6]
dataIn[6] => reg_32bits:G1:2:R1.d[6]
dataIn[6] => reg_32bits:G1:3:R1.d[6]
dataIn[6] => reg_32bits:G1:4:R1.d[6]
dataIn[6] => reg_32bits:G1:5:R1.d[6]
dataIn[6] => reg_32bits:G1:6:R1.d[6]
dataIn[6] => reg_32bits:G1:7:R1.d[6]
dataIn[6] => reg_32bits:G1:8:R1.d[6]
dataIn[6] => reg_32bits:G1:9:R1.d[6]
dataIn[6] => reg_32bits:G1:10:R1.d[6]
dataIn[6] => reg_32bits:G1:11:R1.d[6]
dataIn[6] => reg_32bits:G1:12:R1.d[6]
dataIn[6] => reg_32bits:G1:13:R1.d[6]
dataIn[6] => reg_32bits:G1:14:R1.d[6]
dataIn[6] => reg_32bits:G1:15:R1.d[6]
dataIn[6] => reg_32bits:G1:16:R1.d[6]
dataIn[6] => reg_32bits:G1:17:R1.d[6]
dataIn[6] => reg_32bits:G1:18:R1.d[6]
dataIn[6] => reg_32bits:G1:19:R1.d[6]
dataIn[6] => reg_32bits:G1:20:R1.d[6]
dataIn[6] => reg_32bits:G1:21:R1.d[6]
dataIn[6] => reg_32bits:G1:22:R1.d[6]
dataIn[6] => reg_32bits:G1:23:R1.d[6]
dataIn[6] => reg_32bits:G1:24:R1.d[6]
dataIn[6] => reg_32bits:G1:25:R1.d[6]
dataIn[6] => reg_32bits:G1:26:R1.d[6]
dataIn[6] => reg_32bits:G1:27:R1.d[6]
dataIn[6] => reg_32bits:G1:28:R1.d[6]
dataIn[6] => reg_32bits:G1:29:R1.d[6]
dataIn[6] => reg_32bits:G1:30:R1.d[6]
dataIn[6] => reg_32bits:G1:31:R1.d[6]
dataIn[7] => reg_32bits:G1:0:R1.d[7]
dataIn[7] => reg_32bits:G1:1:R1.d[7]
dataIn[7] => reg_32bits:G1:2:R1.d[7]
dataIn[7] => reg_32bits:G1:3:R1.d[7]
dataIn[7] => reg_32bits:G1:4:R1.d[7]
dataIn[7] => reg_32bits:G1:5:R1.d[7]
dataIn[7] => reg_32bits:G1:6:R1.d[7]
dataIn[7] => reg_32bits:G1:7:R1.d[7]
dataIn[7] => reg_32bits:G1:8:R1.d[7]
dataIn[7] => reg_32bits:G1:9:R1.d[7]
dataIn[7] => reg_32bits:G1:10:R1.d[7]
dataIn[7] => reg_32bits:G1:11:R1.d[7]
dataIn[7] => reg_32bits:G1:12:R1.d[7]
dataIn[7] => reg_32bits:G1:13:R1.d[7]
dataIn[7] => reg_32bits:G1:14:R1.d[7]
dataIn[7] => reg_32bits:G1:15:R1.d[7]
dataIn[7] => reg_32bits:G1:16:R1.d[7]
dataIn[7] => reg_32bits:G1:17:R1.d[7]
dataIn[7] => reg_32bits:G1:18:R1.d[7]
dataIn[7] => reg_32bits:G1:19:R1.d[7]
dataIn[7] => reg_32bits:G1:20:R1.d[7]
dataIn[7] => reg_32bits:G1:21:R1.d[7]
dataIn[7] => reg_32bits:G1:22:R1.d[7]
dataIn[7] => reg_32bits:G1:23:R1.d[7]
dataIn[7] => reg_32bits:G1:24:R1.d[7]
dataIn[7] => reg_32bits:G1:25:R1.d[7]
dataIn[7] => reg_32bits:G1:26:R1.d[7]
dataIn[7] => reg_32bits:G1:27:R1.d[7]
dataIn[7] => reg_32bits:G1:28:R1.d[7]
dataIn[7] => reg_32bits:G1:29:R1.d[7]
dataIn[7] => reg_32bits:G1:30:R1.d[7]
dataIn[7] => reg_32bits:G1:31:R1.d[7]
dataIn[8] => reg_32bits:G1:0:R1.d[8]
dataIn[8] => reg_32bits:G1:1:R1.d[8]
dataIn[8] => reg_32bits:G1:2:R1.d[8]
dataIn[8] => reg_32bits:G1:3:R1.d[8]
dataIn[8] => reg_32bits:G1:4:R1.d[8]
dataIn[8] => reg_32bits:G1:5:R1.d[8]
dataIn[8] => reg_32bits:G1:6:R1.d[8]
dataIn[8] => reg_32bits:G1:7:R1.d[8]
dataIn[8] => reg_32bits:G1:8:R1.d[8]
dataIn[8] => reg_32bits:G1:9:R1.d[8]
dataIn[8] => reg_32bits:G1:10:R1.d[8]
dataIn[8] => reg_32bits:G1:11:R1.d[8]
dataIn[8] => reg_32bits:G1:12:R1.d[8]
dataIn[8] => reg_32bits:G1:13:R1.d[8]
dataIn[8] => reg_32bits:G1:14:R1.d[8]
dataIn[8] => reg_32bits:G1:15:R1.d[8]
dataIn[8] => reg_32bits:G1:16:R1.d[8]
dataIn[8] => reg_32bits:G1:17:R1.d[8]
dataIn[8] => reg_32bits:G1:18:R1.d[8]
dataIn[8] => reg_32bits:G1:19:R1.d[8]
dataIn[8] => reg_32bits:G1:20:R1.d[8]
dataIn[8] => reg_32bits:G1:21:R1.d[8]
dataIn[8] => reg_32bits:G1:22:R1.d[8]
dataIn[8] => reg_32bits:G1:23:R1.d[8]
dataIn[8] => reg_32bits:G1:24:R1.d[8]
dataIn[8] => reg_32bits:G1:25:R1.d[8]
dataIn[8] => reg_32bits:G1:26:R1.d[8]
dataIn[8] => reg_32bits:G1:27:R1.d[8]
dataIn[8] => reg_32bits:G1:28:R1.d[8]
dataIn[8] => reg_32bits:G1:29:R1.d[8]
dataIn[8] => reg_32bits:G1:30:R1.d[8]
dataIn[8] => reg_32bits:G1:31:R1.d[8]
dataIn[9] => reg_32bits:G1:0:R1.d[9]
dataIn[9] => reg_32bits:G1:1:R1.d[9]
dataIn[9] => reg_32bits:G1:2:R1.d[9]
dataIn[9] => reg_32bits:G1:3:R1.d[9]
dataIn[9] => reg_32bits:G1:4:R1.d[9]
dataIn[9] => reg_32bits:G1:5:R1.d[9]
dataIn[9] => reg_32bits:G1:6:R1.d[9]
dataIn[9] => reg_32bits:G1:7:R1.d[9]
dataIn[9] => reg_32bits:G1:8:R1.d[9]
dataIn[9] => reg_32bits:G1:9:R1.d[9]
dataIn[9] => reg_32bits:G1:10:R1.d[9]
dataIn[9] => reg_32bits:G1:11:R1.d[9]
dataIn[9] => reg_32bits:G1:12:R1.d[9]
dataIn[9] => reg_32bits:G1:13:R1.d[9]
dataIn[9] => reg_32bits:G1:14:R1.d[9]
dataIn[9] => reg_32bits:G1:15:R1.d[9]
dataIn[9] => reg_32bits:G1:16:R1.d[9]
dataIn[9] => reg_32bits:G1:17:R1.d[9]
dataIn[9] => reg_32bits:G1:18:R1.d[9]
dataIn[9] => reg_32bits:G1:19:R1.d[9]
dataIn[9] => reg_32bits:G1:20:R1.d[9]
dataIn[9] => reg_32bits:G1:21:R1.d[9]
dataIn[9] => reg_32bits:G1:22:R1.d[9]
dataIn[9] => reg_32bits:G1:23:R1.d[9]
dataIn[9] => reg_32bits:G1:24:R1.d[9]
dataIn[9] => reg_32bits:G1:25:R1.d[9]
dataIn[9] => reg_32bits:G1:26:R1.d[9]
dataIn[9] => reg_32bits:G1:27:R1.d[9]
dataIn[9] => reg_32bits:G1:28:R1.d[9]
dataIn[9] => reg_32bits:G1:29:R1.d[9]
dataIn[9] => reg_32bits:G1:30:R1.d[9]
dataIn[9] => reg_32bits:G1:31:R1.d[9]
dataIn[10] => reg_32bits:G1:0:R1.d[10]
dataIn[10] => reg_32bits:G1:1:R1.d[10]
dataIn[10] => reg_32bits:G1:2:R1.d[10]
dataIn[10] => reg_32bits:G1:3:R1.d[10]
dataIn[10] => reg_32bits:G1:4:R1.d[10]
dataIn[10] => reg_32bits:G1:5:R1.d[10]
dataIn[10] => reg_32bits:G1:6:R1.d[10]
dataIn[10] => reg_32bits:G1:7:R1.d[10]
dataIn[10] => reg_32bits:G1:8:R1.d[10]
dataIn[10] => reg_32bits:G1:9:R1.d[10]
dataIn[10] => reg_32bits:G1:10:R1.d[10]
dataIn[10] => reg_32bits:G1:11:R1.d[10]
dataIn[10] => reg_32bits:G1:12:R1.d[10]
dataIn[10] => reg_32bits:G1:13:R1.d[10]
dataIn[10] => reg_32bits:G1:14:R1.d[10]
dataIn[10] => reg_32bits:G1:15:R1.d[10]
dataIn[10] => reg_32bits:G1:16:R1.d[10]
dataIn[10] => reg_32bits:G1:17:R1.d[10]
dataIn[10] => reg_32bits:G1:18:R1.d[10]
dataIn[10] => reg_32bits:G1:19:R1.d[10]
dataIn[10] => reg_32bits:G1:20:R1.d[10]
dataIn[10] => reg_32bits:G1:21:R1.d[10]
dataIn[10] => reg_32bits:G1:22:R1.d[10]
dataIn[10] => reg_32bits:G1:23:R1.d[10]
dataIn[10] => reg_32bits:G1:24:R1.d[10]
dataIn[10] => reg_32bits:G1:25:R1.d[10]
dataIn[10] => reg_32bits:G1:26:R1.d[10]
dataIn[10] => reg_32bits:G1:27:R1.d[10]
dataIn[10] => reg_32bits:G1:28:R1.d[10]
dataIn[10] => reg_32bits:G1:29:R1.d[10]
dataIn[10] => reg_32bits:G1:30:R1.d[10]
dataIn[10] => reg_32bits:G1:31:R1.d[10]
dataIn[11] => reg_32bits:G1:0:R1.d[11]
dataIn[11] => reg_32bits:G1:1:R1.d[11]
dataIn[11] => reg_32bits:G1:2:R1.d[11]
dataIn[11] => reg_32bits:G1:3:R1.d[11]
dataIn[11] => reg_32bits:G1:4:R1.d[11]
dataIn[11] => reg_32bits:G1:5:R1.d[11]
dataIn[11] => reg_32bits:G1:6:R1.d[11]
dataIn[11] => reg_32bits:G1:7:R1.d[11]
dataIn[11] => reg_32bits:G1:8:R1.d[11]
dataIn[11] => reg_32bits:G1:9:R1.d[11]
dataIn[11] => reg_32bits:G1:10:R1.d[11]
dataIn[11] => reg_32bits:G1:11:R1.d[11]
dataIn[11] => reg_32bits:G1:12:R1.d[11]
dataIn[11] => reg_32bits:G1:13:R1.d[11]
dataIn[11] => reg_32bits:G1:14:R1.d[11]
dataIn[11] => reg_32bits:G1:15:R1.d[11]
dataIn[11] => reg_32bits:G1:16:R1.d[11]
dataIn[11] => reg_32bits:G1:17:R1.d[11]
dataIn[11] => reg_32bits:G1:18:R1.d[11]
dataIn[11] => reg_32bits:G1:19:R1.d[11]
dataIn[11] => reg_32bits:G1:20:R1.d[11]
dataIn[11] => reg_32bits:G1:21:R1.d[11]
dataIn[11] => reg_32bits:G1:22:R1.d[11]
dataIn[11] => reg_32bits:G1:23:R1.d[11]
dataIn[11] => reg_32bits:G1:24:R1.d[11]
dataIn[11] => reg_32bits:G1:25:R1.d[11]
dataIn[11] => reg_32bits:G1:26:R1.d[11]
dataIn[11] => reg_32bits:G1:27:R1.d[11]
dataIn[11] => reg_32bits:G1:28:R1.d[11]
dataIn[11] => reg_32bits:G1:29:R1.d[11]
dataIn[11] => reg_32bits:G1:30:R1.d[11]
dataIn[11] => reg_32bits:G1:31:R1.d[11]
dataIn[12] => reg_32bits:G1:0:R1.d[12]
dataIn[12] => reg_32bits:G1:1:R1.d[12]
dataIn[12] => reg_32bits:G1:2:R1.d[12]
dataIn[12] => reg_32bits:G1:3:R1.d[12]
dataIn[12] => reg_32bits:G1:4:R1.d[12]
dataIn[12] => reg_32bits:G1:5:R1.d[12]
dataIn[12] => reg_32bits:G1:6:R1.d[12]
dataIn[12] => reg_32bits:G1:7:R1.d[12]
dataIn[12] => reg_32bits:G1:8:R1.d[12]
dataIn[12] => reg_32bits:G1:9:R1.d[12]
dataIn[12] => reg_32bits:G1:10:R1.d[12]
dataIn[12] => reg_32bits:G1:11:R1.d[12]
dataIn[12] => reg_32bits:G1:12:R1.d[12]
dataIn[12] => reg_32bits:G1:13:R1.d[12]
dataIn[12] => reg_32bits:G1:14:R1.d[12]
dataIn[12] => reg_32bits:G1:15:R1.d[12]
dataIn[12] => reg_32bits:G1:16:R1.d[12]
dataIn[12] => reg_32bits:G1:17:R1.d[12]
dataIn[12] => reg_32bits:G1:18:R1.d[12]
dataIn[12] => reg_32bits:G1:19:R1.d[12]
dataIn[12] => reg_32bits:G1:20:R1.d[12]
dataIn[12] => reg_32bits:G1:21:R1.d[12]
dataIn[12] => reg_32bits:G1:22:R1.d[12]
dataIn[12] => reg_32bits:G1:23:R1.d[12]
dataIn[12] => reg_32bits:G1:24:R1.d[12]
dataIn[12] => reg_32bits:G1:25:R1.d[12]
dataIn[12] => reg_32bits:G1:26:R1.d[12]
dataIn[12] => reg_32bits:G1:27:R1.d[12]
dataIn[12] => reg_32bits:G1:28:R1.d[12]
dataIn[12] => reg_32bits:G1:29:R1.d[12]
dataIn[12] => reg_32bits:G1:30:R1.d[12]
dataIn[12] => reg_32bits:G1:31:R1.d[12]
dataIn[13] => reg_32bits:G1:0:R1.d[13]
dataIn[13] => reg_32bits:G1:1:R1.d[13]
dataIn[13] => reg_32bits:G1:2:R1.d[13]
dataIn[13] => reg_32bits:G1:3:R1.d[13]
dataIn[13] => reg_32bits:G1:4:R1.d[13]
dataIn[13] => reg_32bits:G1:5:R1.d[13]
dataIn[13] => reg_32bits:G1:6:R1.d[13]
dataIn[13] => reg_32bits:G1:7:R1.d[13]
dataIn[13] => reg_32bits:G1:8:R1.d[13]
dataIn[13] => reg_32bits:G1:9:R1.d[13]
dataIn[13] => reg_32bits:G1:10:R1.d[13]
dataIn[13] => reg_32bits:G1:11:R1.d[13]
dataIn[13] => reg_32bits:G1:12:R1.d[13]
dataIn[13] => reg_32bits:G1:13:R1.d[13]
dataIn[13] => reg_32bits:G1:14:R1.d[13]
dataIn[13] => reg_32bits:G1:15:R1.d[13]
dataIn[13] => reg_32bits:G1:16:R1.d[13]
dataIn[13] => reg_32bits:G1:17:R1.d[13]
dataIn[13] => reg_32bits:G1:18:R1.d[13]
dataIn[13] => reg_32bits:G1:19:R1.d[13]
dataIn[13] => reg_32bits:G1:20:R1.d[13]
dataIn[13] => reg_32bits:G1:21:R1.d[13]
dataIn[13] => reg_32bits:G1:22:R1.d[13]
dataIn[13] => reg_32bits:G1:23:R1.d[13]
dataIn[13] => reg_32bits:G1:24:R1.d[13]
dataIn[13] => reg_32bits:G1:25:R1.d[13]
dataIn[13] => reg_32bits:G1:26:R1.d[13]
dataIn[13] => reg_32bits:G1:27:R1.d[13]
dataIn[13] => reg_32bits:G1:28:R1.d[13]
dataIn[13] => reg_32bits:G1:29:R1.d[13]
dataIn[13] => reg_32bits:G1:30:R1.d[13]
dataIn[13] => reg_32bits:G1:31:R1.d[13]
dataIn[14] => reg_32bits:G1:0:R1.d[14]
dataIn[14] => reg_32bits:G1:1:R1.d[14]
dataIn[14] => reg_32bits:G1:2:R1.d[14]
dataIn[14] => reg_32bits:G1:3:R1.d[14]
dataIn[14] => reg_32bits:G1:4:R1.d[14]
dataIn[14] => reg_32bits:G1:5:R1.d[14]
dataIn[14] => reg_32bits:G1:6:R1.d[14]
dataIn[14] => reg_32bits:G1:7:R1.d[14]
dataIn[14] => reg_32bits:G1:8:R1.d[14]
dataIn[14] => reg_32bits:G1:9:R1.d[14]
dataIn[14] => reg_32bits:G1:10:R1.d[14]
dataIn[14] => reg_32bits:G1:11:R1.d[14]
dataIn[14] => reg_32bits:G1:12:R1.d[14]
dataIn[14] => reg_32bits:G1:13:R1.d[14]
dataIn[14] => reg_32bits:G1:14:R1.d[14]
dataIn[14] => reg_32bits:G1:15:R1.d[14]
dataIn[14] => reg_32bits:G1:16:R1.d[14]
dataIn[14] => reg_32bits:G1:17:R1.d[14]
dataIn[14] => reg_32bits:G1:18:R1.d[14]
dataIn[14] => reg_32bits:G1:19:R1.d[14]
dataIn[14] => reg_32bits:G1:20:R1.d[14]
dataIn[14] => reg_32bits:G1:21:R1.d[14]
dataIn[14] => reg_32bits:G1:22:R1.d[14]
dataIn[14] => reg_32bits:G1:23:R1.d[14]
dataIn[14] => reg_32bits:G1:24:R1.d[14]
dataIn[14] => reg_32bits:G1:25:R1.d[14]
dataIn[14] => reg_32bits:G1:26:R1.d[14]
dataIn[14] => reg_32bits:G1:27:R1.d[14]
dataIn[14] => reg_32bits:G1:28:R1.d[14]
dataIn[14] => reg_32bits:G1:29:R1.d[14]
dataIn[14] => reg_32bits:G1:30:R1.d[14]
dataIn[14] => reg_32bits:G1:31:R1.d[14]
dataIn[15] => reg_32bits:G1:0:R1.d[15]
dataIn[15] => reg_32bits:G1:1:R1.d[15]
dataIn[15] => reg_32bits:G1:2:R1.d[15]
dataIn[15] => reg_32bits:G1:3:R1.d[15]
dataIn[15] => reg_32bits:G1:4:R1.d[15]
dataIn[15] => reg_32bits:G1:5:R1.d[15]
dataIn[15] => reg_32bits:G1:6:R1.d[15]
dataIn[15] => reg_32bits:G1:7:R1.d[15]
dataIn[15] => reg_32bits:G1:8:R1.d[15]
dataIn[15] => reg_32bits:G1:9:R1.d[15]
dataIn[15] => reg_32bits:G1:10:R1.d[15]
dataIn[15] => reg_32bits:G1:11:R1.d[15]
dataIn[15] => reg_32bits:G1:12:R1.d[15]
dataIn[15] => reg_32bits:G1:13:R1.d[15]
dataIn[15] => reg_32bits:G1:14:R1.d[15]
dataIn[15] => reg_32bits:G1:15:R1.d[15]
dataIn[15] => reg_32bits:G1:16:R1.d[15]
dataIn[15] => reg_32bits:G1:17:R1.d[15]
dataIn[15] => reg_32bits:G1:18:R1.d[15]
dataIn[15] => reg_32bits:G1:19:R1.d[15]
dataIn[15] => reg_32bits:G1:20:R1.d[15]
dataIn[15] => reg_32bits:G1:21:R1.d[15]
dataIn[15] => reg_32bits:G1:22:R1.d[15]
dataIn[15] => reg_32bits:G1:23:R1.d[15]
dataIn[15] => reg_32bits:G1:24:R1.d[15]
dataIn[15] => reg_32bits:G1:25:R1.d[15]
dataIn[15] => reg_32bits:G1:26:R1.d[15]
dataIn[15] => reg_32bits:G1:27:R1.d[15]
dataIn[15] => reg_32bits:G1:28:R1.d[15]
dataIn[15] => reg_32bits:G1:29:R1.d[15]
dataIn[15] => reg_32bits:G1:30:R1.d[15]
dataIn[15] => reg_32bits:G1:31:R1.d[15]
dataIn[16] => reg_32bits:G1:0:R1.d[16]
dataIn[16] => reg_32bits:G1:1:R1.d[16]
dataIn[16] => reg_32bits:G1:2:R1.d[16]
dataIn[16] => reg_32bits:G1:3:R1.d[16]
dataIn[16] => reg_32bits:G1:4:R1.d[16]
dataIn[16] => reg_32bits:G1:5:R1.d[16]
dataIn[16] => reg_32bits:G1:6:R1.d[16]
dataIn[16] => reg_32bits:G1:7:R1.d[16]
dataIn[16] => reg_32bits:G1:8:R1.d[16]
dataIn[16] => reg_32bits:G1:9:R1.d[16]
dataIn[16] => reg_32bits:G1:10:R1.d[16]
dataIn[16] => reg_32bits:G1:11:R1.d[16]
dataIn[16] => reg_32bits:G1:12:R1.d[16]
dataIn[16] => reg_32bits:G1:13:R1.d[16]
dataIn[16] => reg_32bits:G1:14:R1.d[16]
dataIn[16] => reg_32bits:G1:15:R1.d[16]
dataIn[16] => reg_32bits:G1:16:R1.d[16]
dataIn[16] => reg_32bits:G1:17:R1.d[16]
dataIn[16] => reg_32bits:G1:18:R1.d[16]
dataIn[16] => reg_32bits:G1:19:R1.d[16]
dataIn[16] => reg_32bits:G1:20:R1.d[16]
dataIn[16] => reg_32bits:G1:21:R1.d[16]
dataIn[16] => reg_32bits:G1:22:R1.d[16]
dataIn[16] => reg_32bits:G1:23:R1.d[16]
dataIn[16] => reg_32bits:G1:24:R1.d[16]
dataIn[16] => reg_32bits:G1:25:R1.d[16]
dataIn[16] => reg_32bits:G1:26:R1.d[16]
dataIn[16] => reg_32bits:G1:27:R1.d[16]
dataIn[16] => reg_32bits:G1:28:R1.d[16]
dataIn[16] => reg_32bits:G1:29:R1.d[16]
dataIn[16] => reg_32bits:G1:30:R1.d[16]
dataIn[16] => reg_32bits:G1:31:R1.d[16]
dataIn[17] => reg_32bits:G1:0:R1.d[17]
dataIn[17] => reg_32bits:G1:1:R1.d[17]
dataIn[17] => reg_32bits:G1:2:R1.d[17]
dataIn[17] => reg_32bits:G1:3:R1.d[17]
dataIn[17] => reg_32bits:G1:4:R1.d[17]
dataIn[17] => reg_32bits:G1:5:R1.d[17]
dataIn[17] => reg_32bits:G1:6:R1.d[17]
dataIn[17] => reg_32bits:G1:7:R1.d[17]
dataIn[17] => reg_32bits:G1:8:R1.d[17]
dataIn[17] => reg_32bits:G1:9:R1.d[17]
dataIn[17] => reg_32bits:G1:10:R1.d[17]
dataIn[17] => reg_32bits:G1:11:R1.d[17]
dataIn[17] => reg_32bits:G1:12:R1.d[17]
dataIn[17] => reg_32bits:G1:13:R1.d[17]
dataIn[17] => reg_32bits:G1:14:R1.d[17]
dataIn[17] => reg_32bits:G1:15:R1.d[17]
dataIn[17] => reg_32bits:G1:16:R1.d[17]
dataIn[17] => reg_32bits:G1:17:R1.d[17]
dataIn[17] => reg_32bits:G1:18:R1.d[17]
dataIn[17] => reg_32bits:G1:19:R1.d[17]
dataIn[17] => reg_32bits:G1:20:R1.d[17]
dataIn[17] => reg_32bits:G1:21:R1.d[17]
dataIn[17] => reg_32bits:G1:22:R1.d[17]
dataIn[17] => reg_32bits:G1:23:R1.d[17]
dataIn[17] => reg_32bits:G1:24:R1.d[17]
dataIn[17] => reg_32bits:G1:25:R1.d[17]
dataIn[17] => reg_32bits:G1:26:R1.d[17]
dataIn[17] => reg_32bits:G1:27:R1.d[17]
dataIn[17] => reg_32bits:G1:28:R1.d[17]
dataIn[17] => reg_32bits:G1:29:R1.d[17]
dataIn[17] => reg_32bits:G1:30:R1.d[17]
dataIn[17] => reg_32bits:G1:31:R1.d[17]
dataIn[18] => reg_32bits:G1:0:R1.d[18]
dataIn[18] => reg_32bits:G1:1:R1.d[18]
dataIn[18] => reg_32bits:G1:2:R1.d[18]
dataIn[18] => reg_32bits:G1:3:R1.d[18]
dataIn[18] => reg_32bits:G1:4:R1.d[18]
dataIn[18] => reg_32bits:G1:5:R1.d[18]
dataIn[18] => reg_32bits:G1:6:R1.d[18]
dataIn[18] => reg_32bits:G1:7:R1.d[18]
dataIn[18] => reg_32bits:G1:8:R1.d[18]
dataIn[18] => reg_32bits:G1:9:R1.d[18]
dataIn[18] => reg_32bits:G1:10:R1.d[18]
dataIn[18] => reg_32bits:G1:11:R1.d[18]
dataIn[18] => reg_32bits:G1:12:R1.d[18]
dataIn[18] => reg_32bits:G1:13:R1.d[18]
dataIn[18] => reg_32bits:G1:14:R1.d[18]
dataIn[18] => reg_32bits:G1:15:R1.d[18]
dataIn[18] => reg_32bits:G1:16:R1.d[18]
dataIn[18] => reg_32bits:G1:17:R1.d[18]
dataIn[18] => reg_32bits:G1:18:R1.d[18]
dataIn[18] => reg_32bits:G1:19:R1.d[18]
dataIn[18] => reg_32bits:G1:20:R1.d[18]
dataIn[18] => reg_32bits:G1:21:R1.d[18]
dataIn[18] => reg_32bits:G1:22:R1.d[18]
dataIn[18] => reg_32bits:G1:23:R1.d[18]
dataIn[18] => reg_32bits:G1:24:R1.d[18]
dataIn[18] => reg_32bits:G1:25:R1.d[18]
dataIn[18] => reg_32bits:G1:26:R1.d[18]
dataIn[18] => reg_32bits:G1:27:R1.d[18]
dataIn[18] => reg_32bits:G1:28:R1.d[18]
dataIn[18] => reg_32bits:G1:29:R1.d[18]
dataIn[18] => reg_32bits:G1:30:R1.d[18]
dataIn[18] => reg_32bits:G1:31:R1.d[18]
dataIn[19] => reg_32bits:G1:0:R1.d[19]
dataIn[19] => reg_32bits:G1:1:R1.d[19]
dataIn[19] => reg_32bits:G1:2:R1.d[19]
dataIn[19] => reg_32bits:G1:3:R1.d[19]
dataIn[19] => reg_32bits:G1:4:R1.d[19]
dataIn[19] => reg_32bits:G1:5:R1.d[19]
dataIn[19] => reg_32bits:G1:6:R1.d[19]
dataIn[19] => reg_32bits:G1:7:R1.d[19]
dataIn[19] => reg_32bits:G1:8:R1.d[19]
dataIn[19] => reg_32bits:G1:9:R1.d[19]
dataIn[19] => reg_32bits:G1:10:R1.d[19]
dataIn[19] => reg_32bits:G1:11:R1.d[19]
dataIn[19] => reg_32bits:G1:12:R1.d[19]
dataIn[19] => reg_32bits:G1:13:R1.d[19]
dataIn[19] => reg_32bits:G1:14:R1.d[19]
dataIn[19] => reg_32bits:G1:15:R1.d[19]
dataIn[19] => reg_32bits:G1:16:R1.d[19]
dataIn[19] => reg_32bits:G1:17:R1.d[19]
dataIn[19] => reg_32bits:G1:18:R1.d[19]
dataIn[19] => reg_32bits:G1:19:R1.d[19]
dataIn[19] => reg_32bits:G1:20:R1.d[19]
dataIn[19] => reg_32bits:G1:21:R1.d[19]
dataIn[19] => reg_32bits:G1:22:R1.d[19]
dataIn[19] => reg_32bits:G1:23:R1.d[19]
dataIn[19] => reg_32bits:G1:24:R1.d[19]
dataIn[19] => reg_32bits:G1:25:R1.d[19]
dataIn[19] => reg_32bits:G1:26:R1.d[19]
dataIn[19] => reg_32bits:G1:27:R1.d[19]
dataIn[19] => reg_32bits:G1:28:R1.d[19]
dataIn[19] => reg_32bits:G1:29:R1.d[19]
dataIn[19] => reg_32bits:G1:30:R1.d[19]
dataIn[19] => reg_32bits:G1:31:R1.d[19]
dataIn[20] => reg_32bits:G1:0:R1.d[20]
dataIn[20] => reg_32bits:G1:1:R1.d[20]
dataIn[20] => reg_32bits:G1:2:R1.d[20]
dataIn[20] => reg_32bits:G1:3:R1.d[20]
dataIn[20] => reg_32bits:G1:4:R1.d[20]
dataIn[20] => reg_32bits:G1:5:R1.d[20]
dataIn[20] => reg_32bits:G1:6:R1.d[20]
dataIn[20] => reg_32bits:G1:7:R1.d[20]
dataIn[20] => reg_32bits:G1:8:R1.d[20]
dataIn[20] => reg_32bits:G1:9:R1.d[20]
dataIn[20] => reg_32bits:G1:10:R1.d[20]
dataIn[20] => reg_32bits:G1:11:R1.d[20]
dataIn[20] => reg_32bits:G1:12:R1.d[20]
dataIn[20] => reg_32bits:G1:13:R1.d[20]
dataIn[20] => reg_32bits:G1:14:R1.d[20]
dataIn[20] => reg_32bits:G1:15:R1.d[20]
dataIn[20] => reg_32bits:G1:16:R1.d[20]
dataIn[20] => reg_32bits:G1:17:R1.d[20]
dataIn[20] => reg_32bits:G1:18:R1.d[20]
dataIn[20] => reg_32bits:G1:19:R1.d[20]
dataIn[20] => reg_32bits:G1:20:R1.d[20]
dataIn[20] => reg_32bits:G1:21:R1.d[20]
dataIn[20] => reg_32bits:G1:22:R1.d[20]
dataIn[20] => reg_32bits:G1:23:R1.d[20]
dataIn[20] => reg_32bits:G1:24:R1.d[20]
dataIn[20] => reg_32bits:G1:25:R1.d[20]
dataIn[20] => reg_32bits:G1:26:R1.d[20]
dataIn[20] => reg_32bits:G1:27:R1.d[20]
dataIn[20] => reg_32bits:G1:28:R1.d[20]
dataIn[20] => reg_32bits:G1:29:R1.d[20]
dataIn[20] => reg_32bits:G1:30:R1.d[20]
dataIn[20] => reg_32bits:G1:31:R1.d[20]
dataIn[21] => reg_32bits:G1:0:R1.d[21]
dataIn[21] => reg_32bits:G1:1:R1.d[21]
dataIn[21] => reg_32bits:G1:2:R1.d[21]
dataIn[21] => reg_32bits:G1:3:R1.d[21]
dataIn[21] => reg_32bits:G1:4:R1.d[21]
dataIn[21] => reg_32bits:G1:5:R1.d[21]
dataIn[21] => reg_32bits:G1:6:R1.d[21]
dataIn[21] => reg_32bits:G1:7:R1.d[21]
dataIn[21] => reg_32bits:G1:8:R1.d[21]
dataIn[21] => reg_32bits:G1:9:R1.d[21]
dataIn[21] => reg_32bits:G1:10:R1.d[21]
dataIn[21] => reg_32bits:G1:11:R1.d[21]
dataIn[21] => reg_32bits:G1:12:R1.d[21]
dataIn[21] => reg_32bits:G1:13:R1.d[21]
dataIn[21] => reg_32bits:G1:14:R1.d[21]
dataIn[21] => reg_32bits:G1:15:R1.d[21]
dataIn[21] => reg_32bits:G1:16:R1.d[21]
dataIn[21] => reg_32bits:G1:17:R1.d[21]
dataIn[21] => reg_32bits:G1:18:R1.d[21]
dataIn[21] => reg_32bits:G1:19:R1.d[21]
dataIn[21] => reg_32bits:G1:20:R1.d[21]
dataIn[21] => reg_32bits:G1:21:R1.d[21]
dataIn[21] => reg_32bits:G1:22:R1.d[21]
dataIn[21] => reg_32bits:G1:23:R1.d[21]
dataIn[21] => reg_32bits:G1:24:R1.d[21]
dataIn[21] => reg_32bits:G1:25:R1.d[21]
dataIn[21] => reg_32bits:G1:26:R1.d[21]
dataIn[21] => reg_32bits:G1:27:R1.d[21]
dataIn[21] => reg_32bits:G1:28:R1.d[21]
dataIn[21] => reg_32bits:G1:29:R1.d[21]
dataIn[21] => reg_32bits:G1:30:R1.d[21]
dataIn[21] => reg_32bits:G1:31:R1.d[21]
dataIn[22] => reg_32bits:G1:0:R1.d[22]
dataIn[22] => reg_32bits:G1:1:R1.d[22]
dataIn[22] => reg_32bits:G1:2:R1.d[22]
dataIn[22] => reg_32bits:G1:3:R1.d[22]
dataIn[22] => reg_32bits:G1:4:R1.d[22]
dataIn[22] => reg_32bits:G1:5:R1.d[22]
dataIn[22] => reg_32bits:G1:6:R1.d[22]
dataIn[22] => reg_32bits:G1:7:R1.d[22]
dataIn[22] => reg_32bits:G1:8:R1.d[22]
dataIn[22] => reg_32bits:G1:9:R1.d[22]
dataIn[22] => reg_32bits:G1:10:R1.d[22]
dataIn[22] => reg_32bits:G1:11:R1.d[22]
dataIn[22] => reg_32bits:G1:12:R1.d[22]
dataIn[22] => reg_32bits:G1:13:R1.d[22]
dataIn[22] => reg_32bits:G1:14:R1.d[22]
dataIn[22] => reg_32bits:G1:15:R1.d[22]
dataIn[22] => reg_32bits:G1:16:R1.d[22]
dataIn[22] => reg_32bits:G1:17:R1.d[22]
dataIn[22] => reg_32bits:G1:18:R1.d[22]
dataIn[22] => reg_32bits:G1:19:R1.d[22]
dataIn[22] => reg_32bits:G1:20:R1.d[22]
dataIn[22] => reg_32bits:G1:21:R1.d[22]
dataIn[22] => reg_32bits:G1:22:R1.d[22]
dataIn[22] => reg_32bits:G1:23:R1.d[22]
dataIn[22] => reg_32bits:G1:24:R1.d[22]
dataIn[22] => reg_32bits:G1:25:R1.d[22]
dataIn[22] => reg_32bits:G1:26:R1.d[22]
dataIn[22] => reg_32bits:G1:27:R1.d[22]
dataIn[22] => reg_32bits:G1:28:R1.d[22]
dataIn[22] => reg_32bits:G1:29:R1.d[22]
dataIn[22] => reg_32bits:G1:30:R1.d[22]
dataIn[22] => reg_32bits:G1:31:R1.d[22]
dataIn[23] => reg_32bits:G1:0:R1.d[23]
dataIn[23] => reg_32bits:G1:1:R1.d[23]
dataIn[23] => reg_32bits:G1:2:R1.d[23]
dataIn[23] => reg_32bits:G1:3:R1.d[23]
dataIn[23] => reg_32bits:G1:4:R1.d[23]
dataIn[23] => reg_32bits:G1:5:R1.d[23]
dataIn[23] => reg_32bits:G1:6:R1.d[23]
dataIn[23] => reg_32bits:G1:7:R1.d[23]
dataIn[23] => reg_32bits:G1:8:R1.d[23]
dataIn[23] => reg_32bits:G1:9:R1.d[23]
dataIn[23] => reg_32bits:G1:10:R1.d[23]
dataIn[23] => reg_32bits:G1:11:R1.d[23]
dataIn[23] => reg_32bits:G1:12:R1.d[23]
dataIn[23] => reg_32bits:G1:13:R1.d[23]
dataIn[23] => reg_32bits:G1:14:R1.d[23]
dataIn[23] => reg_32bits:G1:15:R1.d[23]
dataIn[23] => reg_32bits:G1:16:R1.d[23]
dataIn[23] => reg_32bits:G1:17:R1.d[23]
dataIn[23] => reg_32bits:G1:18:R1.d[23]
dataIn[23] => reg_32bits:G1:19:R1.d[23]
dataIn[23] => reg_32bits:G1:20:R1.d[23]
dataIn[23] => reg_32bits:G1:21:R1.d[23]
dataIn[23] => reg_32bits:G1:22:R1.d[23]
dataIn[23] => reg_32bits:G1:23:R1.d[23]
dataIn[23] => reg_32bits:G1:24:R1.d[23]
dataIn[23] => reg_32bits:G1:25:R1.d[23]
dataIn[23] => reg_32bits:G1:26:R1.d[23]
dataIn[23] => reg_32bits:G1:27:R1.d[23]
dataIn[23] => reg_32bits:G1:28:R1.d[23]
dataIn[23] => reg_32bits:G1:29:R1.d[23]
dataIn[23] => reg_32bits:G1:30:R1.d[23]
dataIn[23] => reg_32bits:G1:31:R1.d[23]
dataIn[24] => reg_32bits:G1:0:R1.d[24]
dataIn[24] => reg_32bits:G1:1:R1.d[24]
dataIn[24] => reg_32bits:G1:2:R1.d[24]
dataIn[24] => reg_32bits:G1:3:R1.d[24]
dataIn[24] => reg_32bits:G1:4:R1.d[24]
dataIn[24] => reg_32bits:G1:5:R1.d[24]
dataIn[24] => reg_32bits:G1:6:R1.d[24]
dataIn[24] => reg_32bits:G1:7:R1.d[24]
dataIn[24] => reg_32bits:G1:8:R1.d[24]
dataIn[24] => reg_32bits:G1:9:R1.d[24]
dataIn[24] => reg_32bits:G1:10:R1.d[24]
dataIn[24] => reg_32bits:G1:11:R1.d[24]
dataIn[24] => reg_32bits:G1:12:R1.d[24]
dataIn[24] => reg_32bits:G1:13:R1.d[24]
dataIn[24] => reg_32bits:G1:14:R1.d[24]
dataIn[24] => reg_32bits:G1:15:R1.d[24]
dataIn[24] => reg_32bits:G1:16:R1.d[24]
dataIn[24] => reg_32bits:G1:17:R1.d[24]
dataIn[24] => reg_32bits:G1:18:R1.d[24]
dataIn[24] => reg_32bits:G1:19:R1.d[24]
dataIn[24] => reg_32bits:G1:20:R1.d[24]
dataIn[24] => reg_32bits:G1:21:R1.d[24]
dataIn[24] => reg_32bits:G1:22:R1.d[24]
dataIn[24] => reg_32bits:G1:23:R1.d[24]
dataIn[24] => reg_32bits:G1:24:R1.d[24]
dataIn[24] => reg_32bits:G1:25:R1.d[24]
dataIn[24] => reg_32bits:G1:26:R1.d[24]
dataIn[24] => reg_32bits:G1:27:R1.d[24]
dataIn[24] => reg_32bits:G1:28:R1.d[24]
dataIn[24] => reg_32bits:G1:29:R1.d[24]
dataIn[24] => reg_32bits:G1:30:R1.d[24]
dataIn[24] => reg_32bits:G1:31:R1.d[24]
dataIn[25] => reg_32bits:G1:0:R1.d[25]
dataIn[25] => reg_32bits:G1:1:R1.d[25]
dataIn[25] => reg_32bits:G1:2:R1.d[25]
dataIn[25] => reg_32bits:G1:3:R1.d[25]
dataIn[25] => reg_32bits:G1:4:R1.d[25]
dataIn[25] => reg_32bits:G1:5:R1.d[25]
dataIn[25] => reg_32bits:G1:6:R1.d[25]
dataIn[25] => reg_32bits:G1:7:R1.d[25]
dataIn[25] => reg_32bits:G1:8:R1.d[25]
dataIn[25] => reg_32bits:G1:9:R1.d[25]
dataIn[25] => reg_32bits:G1:10:R1.d[25]
dataIn[25] => reg_32bits:G1:11:R1.d[25]
dataIn[25] => reg_32bits:G1:12:R1.d[25]
dataIn[25] => reg_32bits:G1:13:R1.d[25]
dataIn[25] => reg_32bits:G1:14:R1.d[25]
dataIn[25] => reg_32bits:G1:15:R1.d[25]
dataIn[25] => reg_32bits:G1:16:R1.d[25]
dataIn[25] => reg_32bits:G1:17:R1.d[25]
dataIn[25] => reg_32bits:G1:18:R1.d[25]
dataIn[25] => reg_32bits:G1:19:R1.d[25]
dataIn[25] => reg_32bits:G1:20:R1.d[25]
dataIn[25] => reg_32bits:G1:21:R1.d[25]
dataIn[25] => reg_32bits:G1:22:R1.d[25]
dataIn[25] => reg_32bits:G1:23:R1.d[25]
dataIn[25] => reg_32bits:G1:24:R1.d[25]
dataIn[25] => reg_32bits:G1:25:R1.d[25]
dataIn[25] => reg_32bits:G1:26:R1.d[25]
dataIn[25] => reg_32bits:G1:27:R1.d[25]
dataIn[25] => reg_32bits:G1:28:R1.d[25]
dataIn[25] => reg_32bits:G1:29:R1.d[25]
dataIn[25] => reg_32bits:G1:30:R1.d[25]
dataIn[25] => reg_32bits:G1:31:R1.d[25]
dataIn[26] => reg_32bits:G1:0:R1.d[26]
dataIn[26] => reg_32bits:G1:1:R1.d[26]
dataIn[26] => reg_32bits:G1:2:R1.d[26]
dataIn[26] => reg_32bits:G1:3:R1.d[26]
dataIn[26] => reg_32bits:G1:4:R1.d[26]
dataIn[26] => reg_32bits:G1:5:R1.d[26]
dataIn[26] => reg_32bits:G1:6:R1.d[26]
dataIn[26] => reg_32bits:G1:7:R1.d[26]
dataIn[26] => reg_32bits:G1:8:R1.d[26]
dataIn[26] => reg_32bits:G1:9:R1.d[26]
dataIn[26] => reg_32bits:G1:10:R1.d[26]
dataIn[26] => reg_32bits:G1:11:R1.d[26]
dataIn[26] => reg_32bits:G1:12:R1.d[26]
dataIn[26] => reg_32bits:G1:13:R1.d[26]
dataIn[26] => reg_32bits:G1:14:R1.d[26]
dataIn[26] => reg_32bits:G1:15:R1.d[26]
dataIn[26] => reg_32bits:G1:16:R1.d[26]
dataIn[26] => reg_32bits:G1:17:R1.d[26]
dataIn[26] => reg_32bits:G1:18:R1.d[26]
dataIn[26] => reg_32bits:G1:19:R1.d[26]
dataIn[26] => reg_32bits:G1:20:R1.d[26]
dataIn[26] => reg_32bits:G1:21:R1.d[26]
dataIn[26] => reg_32bits:G1:22:R1.d[26]
dataIn[26] => reg_32bits:G1:23:R1.d[26]
dataIn[26] => reg_32bits:G1:24:R1.d[26]
dataIn[26] => reg_32bits:G1:25:R1.d[26]
dataIn[26] => reg_32bits:G1:26:R1.d[26]
dataIn[26] => reg_32bits:G1:27:R1.d[26]
dataIn[26] => reg_32bits:G1:28:R1.d[26]
dataIn[26] => reg_32bits:G1:29:R1.d[26]
dataIn[26] => reg_32bits:G1:30:R1.d[26]
dataIn[26] => reg_32bits:G1:31:R1.d[26]
dataIn[27] => reg_32bits:G1:0:R1.d[27]
dataIn[27] => reg_32bits:G1:1:R1.d[27]
dataIn[27] => reg_32bits:G1:2:R1.d[27]
dataIn[27] => reg_32bits:G1:3:R1.d[27]
dataIn[27] => reg_32bits:G1:4:R1.d[27]
dataIn[27] => reg_32bits:G1:5:R1.d[27]
dataIn[27] => reg_32bits:G1:6:R1.d[27]
dataIn[27] => reg_32bits:G1:7:R1.d[27]
dataIn[27] => reg_32bits:G1:8:R1.d[27]
dataIn[27] => reg_32bits:G1:9:R1.d[27]
dataIn[27] => reg_32bits:G1:10:R1.d[27]
dataIn[27] => reg_32bits:G1:11:R1.d[27]
dataIn[27] => reg_32bits:G1:12:R1.d[27]
dataIn[27] => reg_32bits:G1:13:R1.d[27]
dataIn[27] => reg_32bits:G1:14:R1.d[27]
dataIn[27] => reg_32bits:G1:15:R1.d[27]
dataIn[27] => reg_32bits:G1:16:R1.d[27]
dataIn[27] => reg_32bits:G1:17:R1.d[27]
dataIn[27] => reg_32bits:G1:18:R1.d[27]
dataIn[27] => reg_32bits:G1:19:R1.d[27]
dataIn[27] => reg_32bits:G1:20:R1.d[27]
dataIn[27] => reg_32bits:G1:21:R1.d[27]
dataIn[27] => reg_32bits:G1:22:R1.d[27]
dataIn[27] => reg_32bits:G1:23:R1.d[27]
dataIn[27] => reg_32bits:G1:24:R1.d[27]
dataIn[27] => reg_32bits:G1:25:R1.d[27]
dataIn[27] => reg_32bits:G1:26:R1.d[27]
dataIn[27] => reg_32bits:G1:27:R1.d[27]
dataIn[27] => reg_32bits:G1:28:R1.d[27]
dataIn[27] => reg_32bits:G1:29:R1.d[27]
dataIn[27] => reg_32bits:G1:30:R1.d[27]
dataIn[27] => reg_32bits:G1:31:R1.d[27]
dataIn[28] => reg_32bits:G1:0:R1.d[28]
dataIn[28] => reg_32bits:G1:1:R1.d[28]
dataIn[28] => reg_32bits:G1:2:R1.d[28]
dataIn[28] => reg_32bits:G1:3:R1.d[28]
dataIn[28] => reg_32bits:G1:4:R1.d[28]
dataIn[28] => reg_32bits:G1:5:R1.d[28]
dataIn[28] => reg_32bits:G1:6:R1.d[28]
dataIn[28] => reg_32bits:G1:7:R1.d[28]
dataIn[28] => reg_32bits:G1:8:R1.d[28]
dataIn[28] => reg_32bits:G1:9:R1.d[28]
dataIn[28] => reg_32bits:G1:10:R1.d[28]
dataIn[28] => reg_32bits:G1:11:R1.d[28]
dataIn[28] => reg_32bits:G1:12:R1.d[28]
dataIn[28] => reg_32bits:G1:13:R1.d[28]
dataIn[28] => reg_32bits:G1:14:R1.d[28]
dataIn[28] => reg_32bits:G1:15:R1.d[28]
dataIn[28] => reg_32bits:G1:16:R1.d[28]
dataIn[28] => reg_32bits:G1:17:R1.d[28]
dataIn[28] => reg_32bits:G1:18:R1.d[28]
dataIn[28] => reg_32bits:G1:19:R1.d[28]
dataIn[28] => reg_32bits:G1:20:R1.d[28]
dataIn[28] => reg_32bits:G1:21:R1.d[28]
dataIn[28] => reg_32bits:G1:22:R1.d[28]
dataIn[28] => reg_32bits:G1:23:R1.d[28]
dataIn[28] => reg_32bits:G1:24:R1.d[28]
dataIn[28] => reg_32bits:G1:25:R1.d[28]
dataIn[28] => reg_32bits:G1:26:R1.d[28]
dataIn[28] => reg_32bits:G1:27:R1.d[28]
dataIn[28] => reg_32bits:G1:28:R1.d[28]
dataIn[28] => reg_32bits:G1:29:R1.d[28]
dataIn[28] => reg_32bits:G1:30:R1.d[28]
dataIn[28] => reg_32bits:G1:31:R1.d[28]
dataIn[29] => reg_32bits:G1:0:R1.d[29]
dataIn[29] => reg_32bits:G1:1:R1.d[29]
dataIn[29] => reg_32bits:G1:2:R1.d[29]
dataIn[29] => reg_32bits:G1:3:R1.d[29]
dataIn[29] => reg_32bits:G1:4:R1.d[29]
dataIn[29] => reg_32bits:G1:5:R1.d[29]
dataIn[29] => reg_32bits:G1:6:R1.d[29]
dataIn[29] => reg_32bits:G1:7:R1.d[29]
dataIn[29] => reg_32bits:G1:8:R1.d[29]
dataIn[29] => reg_32bits:G1:9:R1.d[29]
dataIn[29] => reg_32bits:G1:10:R1.d[29]
dataIn[29] => reg_32bits:G1:11:R1.d[29]
dataIn[29] => reg_32bits:G1:12:R1.d[29]
dataIn[29] => reg_32bits:G1:13:R1.d[29]
dataIn[29] => reg_32bits:G1:14:R1.d[29]
dataIn[29] => reg_32bits:G1:15:R1.d[29]
dataIn[29] => reg_32bits:G1:16:R1.d[29]
dataIn[29] => reg_32bits:G1:17:R1.d[29]
dataIn[29] => reg_32bits:G1:18:R1.d[29]
dataIn[29] => reg_32bits:G1:19:R1.d[29]
dataIn[29] => reg_32bits:G1:20:R1.d[29]
dataIn[29] => reg_32bits:G1:21:R1.d[29]
dataIn[29] => reg_32bits:G1:22:R1.d[29]
dataIn[29] => reg_32bits:G1:23:R1.d[29]
dataIn[29] => reg_32bits:G1:24:R1.d[29]
dataIn[29] => reg_32bits:G1:25:R1.d[29]
dataIn[29] => reg_32bits:G1:26:R1.d[29]
dataIn[29] => reg_32bits:G1:27:R1.d[29]
dataIn[29] => reg_32bits:G1:28:R1.d[29]
dataIn[29] => reg_32bits:G1:29:R1.d[29]
dataIn[29] => reg_32bits:G1:30:R1.d[29]
dataIn[29] => reg_32bits:G1:31:R1.d[29]
dataIn[30] => reg_32bits:G1:0:R1.d[30]
dataIn[30] => reg_32bits:G1:1:R1.d[30]
dataIn[30] => reg_32bits:G1:2:R1.d[30]
dataIn[30] => reg_32bits:G1:3:R1.d[30]
dataIn[30] => reg_32bits:G1:4:R1.d[30]
dataIn[30] => reg_32bits:G1:5:R1.d[30]
dataIn[30] => reg_32bits:G1:6:R1.d[30]
dataIn[30] => reg_32bits:G1:7:R1.d[30]
dataIn[30] => reg_32bits:G1:8:R1.d[30]
dataIn[30] => reg_32bits:G1:9:R1.d[30]
dataIn[30] => reg_32bits:G1:10:R1.d[30]
dataIn[30] => reg_32bits:G1:11:R1.d[30]
dataIn[30] => reg_32bits:G1:12:R1.d[30]
dataIn[30] => reg_32bits:G1:13:R1.d[30]
dataIn[30] => reg_32bits:G1:14:R1.d[30]
dataIn[30] => reg_32bits:G1:15:R1.d[30]
dataIn[30] => reg_32bits:G1:16:R1.d[30]
dataIn[30] => reg_32bits:G1:17:R1.d[30]
dataIn[30] => reg_32bits:G1:18:R1.d[30]
dataIn[30] => reg_32bits:G1:19:R1.d[30]
dataIn[30] => reg_32bits:G1:20:R1.d[30]
dataIn[30] => reg_32bits:G1:21:R1.d[30]
dataIn[30] => reg_32bits:G1:22:R1.d[30]
dataIn[30] => reg_32bits:G1:23:R1.d[30]
dataIn[30] => reg_32bits:G1:24:R1.d[30]
dataIn[30] => reg_32bits:G1:25:R1.d[30]
dataIn[30] => reg_32bits:G1:26:R1.d[30]
dataIn[30] => reg_32bits:G1:27:R1.d[30]
dataIn[30] => reg_32bits:G1:28:R1.d[30]
dataIn[30] => reg_32bits:G1:29:R1.d[30]
dataIn[30] => reg_32bits:G1:30:R1.d[30]
dataIn[30] => reg_32bits:G1:31:R1.d[30]
dataIn[31] => reg_32bits:G1:0:R1.d[31]
dataIn[31] => reg_32bits:G1:1:R1.d[31]
dataIn[31] => reg_32bits:G1:2:R1.d[31]
dataIn[31] => reg_32bits:G1:3:R1.d[31]
dataIn[31] => reg_32bits:G1:4:R1.d[31]
dataIn[31] => reg_32bits:G1:5:R1.d[31]
dataIn[31] => reg_32bits:G1:6:R1.d[31]
dataIn[31] => reg_32bits:G1:7:R1.d[31]
dataIn[31] => reg_32bits:G1:8:R1.d[31]
dataIn[31] => reg_32bits:G1:9:R1.d[31]
dataIn[31] => reg_32bits:G1:10:R1.d[31]
dataIn[31] => reg_32bits:G1:11:R1.d[31]
dataIn[31] => reg_32bits:G1:12:R1.d[31]
dataIn[31] => reg_32bits:G1:13:R1.d[31]
dataIn[31] => reg_32bits:G1:14:R1.d[31]
dataIn[31] => reg_32bits:G1:15:R1.d[31]
dataIn[31] => reg_32bits:G1:16:R1.d[31]
dataIn[31] => reg_32bits:G1:17:R1.d[31]
dataIn[31] => reg_32bits:G1:18:R1.d[31]
dataIn[31] => reg_32bits:G1:19:R1.d[31]
dataIn[31] => reg_32bits:G1:20:R1.d[31]
dataIn[31] => reg_32bits:G1:21:R1.d[31]
dataIn[31] => reg_32bits:G1:22:R1.d[31]
dataIn[31] => reg_32bits:G1:23:R1.d[31]
dataIn[31] => reg_32bits:G1:24:R1.d[31]
dataIn[31] => reg_32bits:G1:25:R1.d[31]
dataIn[31] => reg_32bits:G1:26:R1.d[31]
dataIn[31] => reg_32bits:G1:27:R1.d[31]
dataIn[31] => reg_32bits:G1:28:R1.d[31]
dataIn[31] => reg_32bits:G1:29:R1.d[31]
dataIn[31] => reg_32bits:G1:30:R1.d[31]
dataIn[31] => reg_32bits:G1:31:R1.d[31]
clear => reg_32bits:G1:0:R1.clear
clear => reg_32bits:G1:1:R1.clear
clear => reg_32bits:G1:2:R1.clear
clear => reg_32bits:G1:3:R1.clear
clear => reg_32bits:G1:4:R1.clear
clear => reg_32bits:G1:5:R1.clear
clear => reg_32bits:G1:6:R1.clear
clear => reg_32bits:G1:7:R1.clear
clear => reg_32bits:G1:8:R1.clear
clear => reg_32bits:G1:9:R1.clear
clear => reg_32bits:G1:10:R1.clear
clear => reg_32bits:G1:11:R1.clear
clear => reg_32bits:G1:12:R1.clear
clear => reg_32bits:G1:13:R1.clear
clear => reg_32bits:G1:14:R1.clear
clear => reg_32bits:G1:15:R1.clear
clear => reg_32bits:G1:16:R1.clear
clear => reg_32bits:G1:17:R1.clear
clear => reg_32bits:G1:18:R1.clear
clear => reg_32bits:G1:19:R1.clear
clear => reg_32bits:G1:20:R1.clear
clear => reg_32bits:G1:21:R1.clear
clear => reg_32bits:G1:22:R1.clear
clear => reg_32bits:G1:23:R1.clear
clear => reg_32bits:G1:24:R1.clear
clear => reg_32bits:G1:25:R1.clear
clear => reg_32bits:G1:26:R1.clear
clear => reg_32bits:G1:27:R1.clear
clear => reg_32bits:G1:28:R1.clear
clear => reg_32bits:G1:29:R1.clear
clear => reg_32bits:G1:30:R1.clear
clear => reg_32bits:G1:31:R1.clear
clock => reg_32bits:G1:0:R1.clock
clock => reg_32bits:G1:1:R1.clock
clock => reg_32bits:G1:2:R1.clock
clock => reg_32bits:G1:3:R1.clock
clock => reg_32bits:G1:4:R1.clock
clock => reg_32bits:G1:5:R1.clock
clock => reg_32bits:G1:6:R1.clock
clock => reg_32bits:G1:7:R1.clock
clock => reg_32bits:G1:8:R1.clock
clock => reg_32bits:G1:9:R1.clock
clock => reg_32bits:G1:10:R1.clock
clock => reg_32bits:G1:11:R1.clock
clock => reg_32bits:G1:12:R1.clock
clock => reg_32bits:G1:13:R1.clock
clock => reg_32bits:G1:14:R1.clock
clock => reg_32bits:G1:15:R1.clock
clock => reg_32bits:G1:16:R1.clock
clock => reg_32bits:G1:17:R1.clock
clock => reg_32bits:G1:18:R1.clock
clock => reg_32bits:G1:19:R1.clock
clock => reg_32bits:G1:20:R1.clock
clock => reg_32bits:G1:21:R1.clock
clock => reg_32bits:G1:22:R1.clock
clock => reg_32bits:G1:23:R1.clock
clock => reg_32bits:G1:24:R1.clock
clock => reg_32bits:G1:25:R1.clock
clock => reg_32bits:G1:26:R1.clock
clock => reg_32bits:G1:27:R1.clock
clock => reg_32bits:G1:28:R1.clock
clock => reg_32bits:G1:29:R1.clock
clock => reg_32bits:G1:30:R1.clock
clock => reg_32bits:G1:31:R1.clock
carga[0] => reg_32bits:G1:0:R1.carga
carga[1] => reg_32bits:G1:1:R1.carga
carga[2] => reg_32bits:G1:2:R1.carga
carga[3] => reg_32bits:G1:3:R1.carga
carga[4] => reg_32bits:G1:4:R1.carga
carga[5] => reg_32bits:G1:5:R1.carga
carga[6] => reg_32bits:G1:6:R1.carga
carga[7] => reg_32bits:G1:7:R1.carga
carga[8] => reg_32bits:G1:8:R1.carga
carga[9] => reg_32bits:G1:9:R1.carga
carga[10] => reg_32bits:G1:10:R1.carga
carga[11] => reg_32bits:G1:11:R1.carga
carga[12] => reg_32bits:G1:12:R1.carga
carga[13] => reg_32bits:G1:13:R1.carga
carga[14] => reg_32bits:G1:14:R1.carga
carga[15] => reg_32bits:G1:15:R1.carga
carga[16] => reg_32bits:G1:16:R1.carga
carga[17] => reg_32bits:G1:17:R1.carga
carga[18] => reg_32bits:G1:18:R1.carga
carga[19] => reg_32bits:G1:19:R1.carga
carga[20] => reg_32bits:G1:20:R1.carga
carga[21] => reg_32bits:G1:21:R1.carga
carga[22] => reg_32bits:G1:22:R1.carga
carga[23] => reg_32bits:G1:23:R1.carga
carga[24] => reg_32bits:G1:24:R1.carga
carga[25] => reg_32bits:G1:25:R1.carga
carga[26] => reg_32bits:G1:26:R1.carga
carga[27] => reg_32bits:G1:27:R1.carga
carga[28] => reg_32bits:G1:28:R1.carga
carga[29] => reg_32bits:G1:29:R1.carga
carga[30] => reg_32bits:G1:30:R1.carga
carga[31] => reg_32bits:G1:31:R1.carga
dataOut[31][0] <= reg_32bits:G1:31:R1.s_out[0]
dataOut[31][1] <= reg_32bits:G1:31:R1.s_out[1]
dataOut[31][2] <= reg_32bits:G1:31:R1.s_out[2]
dataOut[31][3] <= reg_32bits:G1:31:R1.s_out[3]
dataOut[31][4] <= reg_32bits:G1:31:R1.s_out[4]
dataOut[31][5] <= reg_32bits:G1:31:R1.s_out[5]
dataOut[31][6] <= reg_32bits:G1:31:R1.s_out[6]
dataOut[31][7] <= reg_32bits:G1:31:R1.s_out[7]
dataOut[31][8] <= reg_32bits:G1:31:R1.s_out[8]
dataOut[31][9] <= reg_32bits:G1:31:R1.s_out[9]
dataOut[31][10] <= reg_32bits:G1:31:R1.s_out[10]
dataOut[31][11] <= reg_32bits:G1:31:R1.s_out[11]
dataOut[31][12] <= reg_32bits:G1:31:R1.s_out[12]
dataOut[31][13] <= reg_32bits:G1:31:R1.s_out[13]
dataOut[31][14] <= reg_32bits:G1:31:R1.s_out[14]
dataOut[31][15] <= reg_32bits:G1:31:R1.s_out[15]
dataOut[31][16] <= reg_32bits:G1:31:R1.s_out[16]
dataOut[31][17] <= reg_32bits:G1:31:R1.s_out[17]
dataOut[31][18] <= reg_32bits:G1:31:R1.s_out[18]
dataOut[31][19] <= reg_32bits:G1:31:R1.s_out[19]
dataOut[31][20] <= reg_32bits:G1:31:R1.s_out[20]
dataOut[31][21] <= reg_32bits:G1:31:R1.s_out[21]
dataOut[31][22] <= reg_32bits:G1:31:R1.s_out[22]
dataOut[31][23] <= reg_32bits:G1:31:R1.s_out[23]
dataOut[31][24] <= reg_32bits:G1:31:R1.s_out[24]
dataOut[31][25] <= reg_32bits:G1:31:R1.s_out[25]
dataOut[31][26] <= reg_32bits:G1:31:R1.s_out[26]
dataOut[31][27] <= reg_32bits:G1:31:R1.s_out[27]
dataOut[31][28] <= reg_32bits:G1:31:R1.s_out[28]
dataOut[31][29] <= reg_32bits:G1:31:R1.s_out[29]
dataOut[31][30] <= reg_32bits:G1:31:R1.s_out[30]
dataOut[31][31] <= reg_32bits:G1:31:R1.s_out[31]
dataOut[30][0] <= reg_32bits:G1:30:R1.s_out[0]
dataOut[30][1] <= reg_32bits:G1:30:R1.s_out[1]
dataOut[30][2] <= reg_32bits:G1:30:R1.s_out[2]
dataOut[30][3] <= reg_32bits:G1:30:R1.s_out[3]
dataOut[30][4] <= reg_32bits:G1:30:R1.s_out[4]
dataOut[30][5] <= reg_32bits:G1:30:R1.s_out[5]
dataOut[30][6] <= reg_32bits:G1:30:R1.s_out[6]
dataOut[30][7] <= reg_32bits:G1:30:R1.s_out[7]
dataOut[30][8] <= reg_32bits:G1:30:R1.s_out[8]
dataOut[30][9] <= reg_32bits:G1:30:R1.s_out[9]
dataOut[30][10] <= reg_32bits:G1:30:R1.s_out[10]
dataOut[30][11] <= reg_32bits:G1:30:R1.s_out[11]
dataOut[30][12] <= reg_32bits:G1:30:R1.s_out[12]
dataOut[30][13] <= reg_32bits:G1:30:R1.s_out[13]
dataOut[30][14] <= reg_32bits:G1:30:R1.s_out[14]
dataOut[30][15] <= reg_32bits:G1:30:R1.s_out[15]
dataOut[30][16] <= reg_32bits:G1:30:R1.s_out[16]
dataOut[30][17] <= reg_32bits:G1:30:R1.s_out[17]
dataOut[30][18] <= reg_32bits:G1:30:R1.s_out[18]
dataOut[30][19] <= reg_32bits:G1:30:R1.s_out[19]
dataOut[30][20] <= reg_32bits:G1:30:R1.s_out[20]
dataOut[30][21] <= reg_32bits:G1:30:R1.s_out[21]
dataOut[30][22] <= reg_32bits:G1:30:R1.s_out[22]
dataOut[30][23] <= reg_32bits:G1:30:R1.s_out[23]
dataOut[30][24] <= reg_32bits:G1:30:R1.s_out[24]
dataOut[30][25] <= reg_32bits:G1:30:R1.s_out[25]
dataOut[30][26] <= reg_32bits:G1:30:R1.s_out[26]
dataOut[30][27] <= reg_32bits:G1:30:R1.s_out[27]
dataOut[30][28] <= reg_32bits:G1:30:R1.s_out[28]
dataOut[30][29] <= reg_32bits:G1:30:R1.s_out[29]
dataOut[30][30] <= reg_32bits:G1:30:R1.s_out[30]
dataOut[30][31] <= reg_32bits:G1:30:R1.s_out[31]
dataOut[29][0] <= reg_32bits:G1:29:R1.s_out[0]
dataOut[29][1] <= reg_32bits:G1:29:R1.s_out[1]
dataOut[29][2] <= reg_32bits:G1:29:R1.s_out[2]
dataOut[29][3] <= reg_32bits:G1:29:R1.s_out[3]
dataOut[29][4] <= reg_32bits:G1:29:R1.s_out[4]
dataOut[29][5] <= reg_32bits:G1:29:R1.s_out[5]
dataOut[29][6] <= reg_32bits:G1:29:R1.s_out[6]
dataOut[29][7] <= reg_32bits:G1:29:R1.s_out[7]
dataOut[29][8] <= reg_32bits:G1:29:R1.s_out[8]
dataOut[29][9] <= reg_32bits:G1:29:R1.s_out[9]
dataOut[29][10] <= reg_32bits:G1:29:R1.s_out[10]
dataOut[29][11] <= reg_32bits:G1:29:R1.s_out[11]
dataOut[29][12] <= reg_32bits:G1:29:R1.s_out[12]
dataOut[29][13] <= reg_32bits:G1:29:R1.s_out[13]
dataOut[29][14] <= reg_32bits:G1:29:R1.s_out[14]
dataOut[29][15] <= reg_32bits:G1:29:R1.s_out[15]
dataOut[29][16] <= reg_32bits:G1:29:R1.s_out[16]
dataOut[29][17] <= reg_32bits:G1:29:R1.s_out[17]
dataOut[29][18] <= reg_32bits:G1:29:R1.s_out[18]
dataOut[29][19] <= reg_32bits:G1:29:R1.s_out[19]
dataOut[29][20] <= reg_32bits:G1:29:R1.s_out[20]
dataOut[29][21] <= reg_32bits:G1:29:R1.s_out[21]
dataOut[29][22] <= reg_32bits:G1:29:R1.s_out[22]
dataOut[29][23] <= reg_32bits:G1:29:R1.s_out[23]
dataOut[29][24] <= reg_32bits:G1:29:R1.s_out[24]
dataOut[29][25] <= reg_32bits:G1:29:R1.s_out[25]
dataOut[29][26] <= reg_32bits:G1:29:R1.s_out[26]
dataOut[29][27] <= reg_32bits:G1:29:R1.s_out[27]
dataOut[29][28] <= reg_32bits:G1:29:R1.s_out[28]
dataOut[29][29] <= reg_32bits:G1:29:R1.s_out[29]
dataOut[29][30] <= reg_32bits:G1:29:R1.s_out[30]
dataOut[29][31] <= reg_32bits:G1:29:R1.s_out[31]
dataOut[28][0] <= reg_32bits:G1:28:R1.s_out[0]
dataOut[28][1] <= reg_32bits:G1:28:R1.s_out[1]
dataOut[28][2] <= reg_32bits:G1:28:R1.s_out[2]
dataOut[28][3] <= reg_32bits:G1:28:R1.s_out[3]
dataOut[28][4] <= reg_32bits:G1:28:R1.s_out[4]
dataOut[28][5] <= reg_32bits:G1:28:R1.s_out[5]
dataOut[28][6] <= reg_32bits:G1:28:R1.s_out[6]
dataOut[28][7] <= reg_32bits:G1:28:R1.s_out[7]
dataOut[28][8] <= reg_32bits:G1:28:R1.s_out[8]
dataOut[28][9] <= reg_32bits:G1:28:R1.s_out[9]
dataOut[28][10] <= reg_32bits:G1:28:R1.s_out[10]
dataOut[28][11] <= reg_32bits:G1:28:R1.s_out[11]
dataOut[28][12] <= reg_32bits:G1:28:R1.s_out[12]
dataOut[28][13] <= reg_32bits:G1:28:R1.s_out[13]
dataOut[28][14] <= reg_32bits:G1:28:R1.s_out[14]
dataOut[28][15] <= reg_32bits:G1:28:R1.s_out[15]
dataOut[28][16] <= reg_32bits:G1:28:R1.s_out[16]
dataOut[28][17] <= reg_32bits:G1:28:R1.s_out[17]
dataOut[28][18] <= reg_32bits:G1:28:R1.s_out[18]
dataOut[28][19] <= reg_32bits:G1:28:R1.s_out[19]
dataOut[28][20] <= reg_32bits:G1:28:R1.s_out[20]
dataOut[28][21] <= reg_32bits:G1:28:R1.s_out[21]
dataOut[28][22] <= reg_32bits:G1:28:R1.s_out[22]
dataOut[28][23] <= reg_32bits:G1:28:R1.s_out[23]
dataOut[28][24] <= reg_32bits:G1:28:R1.s_out[24]
dataOut[28][25] <= reg_32bits:G1:28:R1.s_out[25]
dataOut[28][26] <= reg_32bits:G1:28:R1.s_out[26]
dataOut[28][27] <= reg_32bits:G1:28:R1.s_out[27]
dataOut[28][28] <= reg_32bits:G1:28:R1.s_out[28]
dataOut[28][29] <= reg_32bits:G1:28:R1.s_out[29]
dataOut[28][30] <= reg_32bits:G1:28:R1.s_out[30]
dataOut[28][31] <= reg_32bits:G1:28:R1.s_out[31]
dataOut[27][0] <= reg_32bits:G1:27:R1.s_out[0]
dataOut[27][1] <= reg_32bits:G1:27:R1.s_out[1]
dataOut[27][2] <= reg_32bits:G1:27:R1.s_out[2]
dataOut[27][3] <= reg_32bits:G1:27:R1.s_out[3]
dataOut[27][4] <= reg_32bits:G1:27:R1.s_out[4]
dataOut[27][5] <= reg_32bits:G1:27:R1.s_out[5]
dataOut[27][6] <= reg_32bits:G1:27:R1.s_out[6]
dataOut[27][7] <= reg_32bits:G1:27:R1.s_out[7]
dataOut[27][8] <= reg_32bits:G1:27:R1.s_out[8]
dataOut[27][9] <= reg_32bits:G1:27:R1.s_out[9]
dataOut[27][10] <= reg_32bits:G1:27:R1.s_out[10]
dataOut[27][11] <= reg_32bits:G1:27:R1.s_out[11]
dataOut[27][12] <= reg_32bits:G1:27:R1.s_out[12]
dataOut[27][13] <= reg_32bits:G1:27:R1.s_out[13]
dataOut[27][14] <= reg_32bits:G1:27:R1.s_out[14]
dataOut[27][15] <= reg_32bits:G1:27:R1.s_out[15]
dataOut[27][16] <= reg_32bits:G1:27:R1.s_out[16]
dataOut[27][17] <= reg_32bits:G1:27:R1.s_out[17]
dataOut[27][18] <= reg_32bits:G1:27:R1.s_out[18]
dataOut[27][19] <= reg_32bits:G1:27:R1.s_out[19]
dataOut[27][20] <= reg_32bits:G1:27:R1.s_out[20]
dataOut[27][21] <= reg_32bits:G1:27:R1.s_out[21]
dataOut[27][22] <= reg_32bits:G1:27:R1.s_out[22]
dataOut[27][23] <= reg_32bits:G1:27:R1.s_out[23]
dataOut[27][24] <= reg_32bits:G1:27:R1.s_out[24]
dataOut[27][25] <= reg_32bits:G1:27:R1.s_out[25]
dataOut[27][26] <= reg_32bits:G1:27:R1.s_out[26]
dataOut[27][27] <= reg_32bits:G1:27:R1.s_out[27]
dataOut[27][28] <= reg_32bits:G1:27:R1.s_out[28]
dataOut[27][29] <= reg_32bits:G1:27:R1.s_out[29]
dataOut[27][30] <= reg_32bits:G1:27:R1.s_out[30]
dataOut[27][31] <= reg_32bits:G1:27:R1.s_out[31]
dataOut[26][0] <= reg_32bits:G1:26:R1.s_out[0]
dataOut[26][1] <= reg_32bits:G1:26:R1.s_out[1]
dataOut[26][2] <= reg_32bits:G1:26:R1.s_out[2]
dataOut[26][3] <= reg_32bits:G1:26:R1.s_out[3]
dataOut[26][4] <= reg_32bits:G1:26:R1.s_out[4]
dataOut[26][5] <= reg_32bits:G1:26:R1.s_out[5]
dataOut[26][6] <= reg_32bits:G1:26:R1.s_out[6]
dataOut[26][7] <= reg_32bits:G1:26:R1.s_out[7]
dataOut[26][8] <= reg_32bits:G1:26:R1.s_out[8]
dataOut[26][9] <= reg_32bits:G1:26:R1.s_out[9]
dataOut[26][10] <= reg_32bits:G1:26:R1.s_out[10]
dataOut[26][11] <= reg_32bits:G1:26:R1.s_out[11]
dataOut[26][12] <= reg_32bits:G1:26:R1.s_out[12]
dataOut[26][13] <= reg_32bits:G1:26:R1.s_out[13]
dataOut[26][14] <= reg_32bits:G1:26:R1.s_out[14]
dataOut[26][15] <= reg_32bits:G1:26:R1.s_out[15]
dataOut[26][16] <= reg_32bits:G1:26:R1.s_out[16]
dataOut[26][17] <= reg_32bits:G1:26:R1.s_out[17]
dataOut[26][18] <= reg_32bits:G1:26:R1.s_out[18]
dataOut[26][19] <= reg_32bits:G1:26:R1.s_out[19]
dataOut[26][20] <= reg_32bits:G1:26:R1.s_out[20]
dataOut[26][21] <= reg_32bits:G1:26:R1.s_out[21]
dataOut[26][22] <= reg_32bits:G1:26:R1.s_out[22]
dataOut[26][23] <= reg_32bits:G1:26:R1.s_out[23]
dataOut[26][24] <= reg_32bits:G1:26:R1.s_out[24]
dataOut[26][25] <= reg_32bits:G1:26:R1.s_out[25]
dataOut[26][26] <= reg_32bits:G1:26:R1.s_out[26]
dataOut[26][27] <= reg_32bits:G1:26:R1.s_out[27]
dataOut[26][28] <= reg_32bits:G1:26:R1.s_out[28]
dataOut[26][29] <= reg_32bits:G1:26:R1.s_out[29]
dataOut[26][30] <= reg_32bits:G1:26:R1.s_out[30]
dataOut[26][31] <= reg_32bits:G1:26:R1.s_out[31]
dataOut[25][0] <= reg_32bits:G1:25:R1.s_out[0]
dataOut[25][1] <= reg_32bits:G1:25:R1.s_out[1]
dataOut[25][2] <= reg_32bits:G1:25:R1.s_out[2]
dataOut[25][3] <= reg_32bits:G1:25:R1.s_out[3]
dataOut[25][4] <= reg_32bits:G1:25:R1.s_out[4]
dataOut[25][5] <= reg_32bits:G1:25:R1.s_out[5]
dataOut[25][6] <= reg_32bits:G1:25:R1.s_out[6]
dataOut[25][7] <= reg_32bits:G1:25:R1.s_out[7]
dataOut[25][8] <= reg_32bits:G1:25:R1.s_out[8]
dataOut[25][9] <= reg_32bits:G1:25:R1.s_out[9]
dataOut[25][10] <= reg_32bits:G1:25:R1.s_out[10]
dataOut[25][11] <= reg_32bits:G1:25:R1.s_out[11]
dataOut[25][12] <= reg_32bits:G1:25:R1.s_out[12]
dataOut[25][13] <= reg_32bits:G1:25:R1.s_out[13]
dataOut[25][14] <= reg_32bits:G1:25:R1.s_out[14]
dataOut[25][15] <= reg_32bits:G1:25:R1.s_out[15]
dataOut[25][16] <= reg_32bits:G1:25:R1.s_out[16]
dataOut[25][17] <= reg_32bits:G1:25:R1.s_out[17]
dataOut[25][18] <= reg_32bits:G1:25:R1.s_out[18]
dataOut[25][19] <= reg_32bits:G1:25:R1.s_out[19]
dataOut[25][20] <= reg_32bits:G1:25:R1.s_out[20]
dataOut[25][21] <= reg_32bits:G1:25:R1.s_out[21]
dataOut[25][22] <= reg_32bits:G1:25:R1.s_out[22]
dataOut[25][23] <= reg_32bits:G1:25:R1.s_out[23]
dataOut[25][24] <= reg_32bits:G1:25:R1.s_out[24]
dataOut[25][25] <= reg_32bits:G1:25:R1.s_out[25]
dataOut[25][26] <= reg_32bits:G1:25:R1.s_out[26]
dataOut[25][27] <= reg_32bits:G1:25:R1.s_out[27]
dataOut[25][28] <= reg_32bits:G1:25:R1.s_out[28]
dataOut[25][29] <= reg_32bits:G1:25:R1.s_out[29]
dataOut[25][30] <= reg_32bits:G1:25:R1.s_out[30]
dataOut[25][31] <= reg_32bits:G1:25:R1.s_out[31]
dataOut[24][0] <= reg_32bits:G1:24:R1.s_out[0]
dataOut[24][1] <= reg_32bits:G1:24:R1.s_out[1]
dataOut[24][2] <= reg_32bits:G1:24:R1.s_out[2]
dataOut[24][3] <= reg_32bits:G1:24:R1.s_out[3]
dataOut[24][4] <= reg_32bits:G1:24:R1.s_out[4]
dataOut[24][5] <= reg_32bits:G1:24:R1.s_out[5]
dataOut[24][6] <= reg_32bits:G1:24:R1.s_out[6]
dataOut[24][7] <= reg_32bits:G1:24:R1.s_out[7]
dataOut[24][8] <= reg_32bits:G1:24:R1.s_out[8]
dataOut[24][9] <= reg_32bits:G1:24:R1.s_out[9]
dataOut[24][10] <= reg_32bits:G1:24:R1.s_out[10]
dataOut[24][11] <= reg_32bits:G1:24:R1.s_out[11]
dataOut[24][12] <= reg_32bits:G1:24:R1.s_out[12]
dataOut[24][13] <= reg_32bits:G1:24:R1.s_out[13]
dataOut[24][14] <= reg_32bits:G1:24:R1.s_out[14]
dataOut[24][15] <= reg_32bits:G1:24:R1.s_out[15]
dataOut[24][16] <= reg_32bits:G1:24:R1.s_out[16]
dataOut[24][17] <= reg_32bits:G1:24:R1.s_out[17]
dataOut[24][18] <= reg_32bits:G1:24:R1.s_out[18]
dataOut[24][19] <= reg_32bits:G1:24:R1.s_out[19]
dataOut[24][20] <= reg_32bits:G1:24:R1.s_out[20]
dataOut[24][21] <= reg_32bits:G1:24:R1.s_out[21]
dataOut[24][22] <= reg_32bits:G1:24:R1.s_out[22]
dataOut[24][23] <= reg_32bits:G1:24:R1.s_out[23]
dataOut[24][24] <= reg_32bits:G1:24:R1.s_out[24]
dataOut[24][25] <= reg_32bits:G1:24:R1.s_out[25]
dataOut[24][26] <= reg_32bits:G1:24:R1.s_out[26]
dataOut[24][27] <= reg_32bits:G1:24:R1.s_out[27]
dataOut[24][28] <= reg_32bits:G1:24:R1.s_out[28]
dataOut[24][29] <= reg_32bits:G1:24:R1.s_out[29]
dataOut[24][30] <= reg_32bits:G1:24:R1.s_out[30]
dataOut[24][31] <= reg_32bits:G1:24:R1.s_out[31]
dataOut[23][0] <= reg_32bits:G1:23:R1.s_out[0]
dataOut[23][1] <= reg_32bits:G1:23:R1.s_out[1]
dataOut[23][2] <= reg_32bits:G1:23:R1.s_out[2]
dataOut[23][3] <= reg_32bits:G1:23:R1.s_out[3]
dataOut[23][4] <= reg_32bits:G1:23:R1.s_out[4]
dataOut[23][5] <= reg_32bits:G1:23:R1.s_out[5]
dataOut[23][6] <= reg_32bits:G1:23:R1.s_out[6]
dataOut[23][7] <= reg_32bits:G1:23:R1.s_out[7]
dataOut[23][8] <= reg_32bits:G1:23:R1.s_out[8]
dataOut[23][9] <= reg_32bits:G1:23:R1.s_out[9]
dataOut[23][10] <= reg_32bits:G1:23:R1.s_out[10]
dataOut[23][11] <= reg_32bits:G1:23:R1.s_out[11]
dataOut[23][12] <= reg_32bits:G1:23:R1.s_out[12]
dataOut[23][13] <= reg_32bits:G1:23:R1.s_out[13]
dataOut[23][14] <= reg_32bits:G1:23:R1.s_out[14]
dataOut[23][15] <= reg_32bits:G1:23:R1.s_out[15]
dataOut[23][16] <= reg_32bits:G1:23:R1.s_out[16]
dataOut[23][17] <= reg_32bits:G1:23:R1.s_out[17]
dataOut[23][18] <= reg_32bits:G1:23:R1.s_out[18]
dataOut[23][19] <= reg_32bits:G1:23:R1.s_out[19]
dataOut[23][20] <= reg_32bits:G1:23:R1.s_out[20]
dataOut[23][21] <= reg_32bits:G1:23:R1.s_out[21]
dataOut[23][22] <= reg_32bits:G1:23:R1.s_out[22]
dataOut[23][23] <= reg_32bits:G1:23:R1.s_out[23]
dataOut[23][24] <= reg_32bits:G1:23:R1.s_out[24]
dataOut[23][25] <= reg_32bits:G1:23:R1.s_out[25]
dataOut[23][26] <= reg_32bits:G1:23:R1.s_out[26]
dataOut[23][27] <= reg_32bits:G1:23:R1.s_out[27]
dataOut[23][28] <= reg_32bits:G1:23:R1.s_out[28]
dataOut[23][29] <= reg_32bits:G1:23:R1.s_out[29]
dataOut[23][30] <= reg_32bits:G1:23:R1.s_out[30]
dataOut[23][31] <= reg_32bits:G1:23:R1.s_out[31]
dataOut[22][0] <= reg_32bits:G1:22:R1.s_out[0]
dataOut[22][1] <= reg_32bits:G1:22:R1.s_out[1]
dataOut[22][2] <= reg_32bits:G1:22:R1.s_out[2]
dataOut[22][3] <= reg_32bits:G1:22:R1.s_out[3]
dataOut[22][4] <= reg_32bits:G1:22:R1.s_out[4]
dataOut[22][5] <= reg_32bits:G1:22:R1.s_out[5]
dataOut[22][6] <= reg_32bits:G1:22:R1.s_out[6]
dataOut[22][7] <= reg_32bits:G1:22:R1.s_out[7]
dataOut[22][8] <= reg_32bits:G1:22:R1.s_out[8]
dataOut[22][9] <= reg_32bits:G1:22:R1.s_out[9]
dataOut[22][10] <= reg_32bits:G1:22:R1.s_out[10]
dataOut[22][11] <= reg_32bits:G1:22:R1.s_out[11]
dataOut[22][12] <= reg_32bits:G1:22:R1.s_out[12]
dataOut[22][13] <= reg_32bits:G1:22:R1.s_out[13]
dataOut[22][14] <= reg_32bits:G1:22:R1.s_out[14]
dataOut[22][15] <= reg_32bits:G1:22:R1.s_out[15]
dataOut[22][16] <= reg_32bits:G1:22:R1.s_out[16]
dataOut[22][17] <= reg_32bits:G1:22:R1.s_out[17]
dataOut[22][18] <= reg_32bits:G1:22:R1.s_out[18]
dataOut[22][19] <= reg_32bits:G1:22:R1.s_out[19]
dataOut[22][20] <= reg_32bits:G1:22:R1.s_out[20]
dataOut[22][21] <= reg_32bits:G1:22:R1.s_out[21]
dataOut[22][22] <= reg_32bits:G1:22:R1.s_out[22]
dataOut[22][23] <= reg_32bits:G1:22:R1.s_out[23]
dataOut[22][24] <= reg_32bits:G1:22:R1.s_out[24]
dataOut[22][25] <= reg_32bits:G1:22:R1.s_out[25]
dataOut[22][26] <= reg_32bits:G1:22:R1.s_out[26]
dataOut[22][27] <= reg_32bits:G1:22:R1.s_out[27]
dataOut[22][28] <= reg_32bits:G1:22:R1.s_out[28]
dataOut[22][29] <= reg_32bits:G1:22:R1.s_out[29]
dataOut[22][30] <= reg_32bits:G1:22:R1.s_out[30]
dataOut[22][31] <= reg_32bits:G1:22:R1.s_out[31]
dataOut[21][0] <= reg_32bits:G1:21:R1.s_out[0]
dataOut[21][1] <= reg_32bits:G1:21:R1.s_out[1]
dataOut[21][2] <= reg_32bits:G1:21:R1.s_out[2]
dataOut[21][3] <= reg_32bits:G1:21:R1.s_out[3]
dataOut[21][4] <= reg_32bits:G1:21:R1.s_out[4]
dataOut[21][5] <= reg_32bits:G1:21:R1.s_out[5]
dataOut[21][6] <= reg_32bits:G1:21:R1.s_out[6]
dataOut[21][7] <= reg_32bits:G1:21:R1.s_out[7]
dataOut[21][8] <= reg_32bits:G1:21:R1.s_out[8]
dataOut[21][9] <= reg_32bits:G1:21:R1.s_out[9]
dataOut[21][10] <= reg_32bits:G1:21:R1.s_out[10]
dataOut[21][11] <= reg_32bits:G1:21:R1.s_out[11]
dataOut[21][12] <= reg_32bits:G1:21:R1.s_out[12]
dataOut[21][13] <= reg_32bits:G1:21:R1.s_out[13]
dataOut[21][14] <= reg_32bits:G1:21:R1.s_out[14]
dataOut[21][15] <= reg_32bits:G1:21:R1.s_out[15]
dataOut[21][16] <= reg_32bits:G1:21:R1.s_out[16]
dataOut[21][17] <= reg_32bits:G1:21:R1.s_out[17]
dataOut[21][18] <= reg_32bits:G1:21:R1.s_out[18]
dataOut[21][19] <= reg_32bits:G1:21:R1.s_out[19]
dataOut[21][20] <= reg_32bits:G1:21:R1.s_out[20]
dataOut[21][21] <= reg_32bits:G1:21:R1.s_out[21]
dataOut[21][22] <= reg_32bits:G1:21:R1.s_out[22]
dataOut[21][23] <= reg_32bits:G1:21:R1.s_out[23]
dataOut[21][24] <= reg_32bits:G1:21:R1.s_out[24]
dataOut[21][25] <= reg_32bits:G1:21:R1.s_out[25]
dataOut[21][26] <= reg_32bits:G1:21:R1.s_out[26]
dataOut[21][27] <= reg_32bits:G1:21:R1.s_out[27]
dataOut[21][28] <= reg_32bits:G1:21:R1.s_out[28]
dataOut[21][29] <= reg_32bits:G1:21:R1.s_out[29]
dataOut[21][30] <= reg_32bits:G1:21:R1.s_out[30]
dataOut[21][31] <= reg_32bits:G1:21:R1.s_out[31]
dataOut[20][0] <= reg_32bits:G1:20:R1.s_out[0]
dataOut[20][1] <= reg_32bits:G1:20:R1.s_out[1]
dataOut[20][2] <= reg_32bits:G1:20:R1.s_out[2]
dataOut[20][3] <= reg_32bits:G1:20:R1.s_out[3]
dataOut[20][4] <= reg_32bits:G1:20:R1.s_out[4]
dataOut[20][5] <= reg_32bits:G1:20:R1.s_out[5]
dataOut[20][6] <= reg_32bits:G1:20:R1.s_out[6]
dataOut[20][7] <= reg_32bits:G1:20:R1.s_out[7]
dataOut[20][8] <= reg_32bits:G1:20:R1.s_out[8]
dataOut[20][9] <= reg_32bits:G1:20:R1.s_out[9]
dataOut[20][10] <= reg_32bits:G1:20:R1.s_out[10]
dataOut[20][11] <= reg_32bits:G1:20:R1.s_out[11]
dataOut[20][12] <= reg_32bits:G1:20:R1.s_out[12]
dataOut[20][13] <= reg_32bits:G1:20:R1.s_out[13]
dataOut[20][14] <= reg_32bits:G1:20:R1.s_out[14]
dataOut[20][15] <= reg_32bits:G1:20:R1.s_out[15]
dataOut[20][16] <= reg_32bits:G1:20:R1.s_out[16]
dataOut[20][17] <= reg_32bits:G1:20:R1.s_out[17]
dataOut[20][18] <= reg_32bits:G1:20:R1.s_out[18]
dataOut[20][19] <= reg_32bits:G1:20:R1.s_out[19]
dataOut[20][20] <= reg_32bits:G1:20:R1.s_out[20]
dataOut[20][21] <= reg_32bits:G1:20:R1.s_out[21]
dataOut[20][22] <= reg_32bits:G1:20:R1.s_out[22]
dataOut[20][23] <= reg_32bits:G1:20:R1.s_out[23]
dataOut[20][24] <= reg_32bits:G1:20:R1.s_out[24]
dataOut[20][25] <= reg_32bits:G1:20:R1.s_out[25]
dataOut[20][26] <= reg_32bits:G1:20:R1.s_out[26]
dataOut[20][27] <= reg_32bits:G1:20:R1.s_out[27]
dataOut[20][28] <= reg_32bits:G1:20:R1.s_out[28]
dataOut[20][29] <= reg_32bits:G1:20:R1.s_out[29]
dataOut[20][30] <= reg_32bits:G1:20:R1.s_out[30]
dataOut[20][31] <= reg_32bits:G1:20:R1.s_out[31]
dataOut[19][0] <= reg_32bits:G1:19:R1.s_out[0]
dataOut[19][1] <= reg_32bits:G1:19:R1.s_out[1]
dataOut[19][2] <= reg_32bits:G1:19:R1.s_out[2]
dataOut[19][3] <= reg_32bits:G1:19:R1.s_out[3]
dataOut[19][4] <= reg_32bits:G1:19:R1.s_out[4]
dataOut[19][5] <= reg_32bits:G1:19:R1.s_out[5]
dataOut[19][6] <= reg_32bits:G1:19:R1.s_out[6]
dataOut[19][7] <= reg_32bits:G1:19:R1.s_out[7]
dataOut[19][8] <= reg_32bits:G1:19:R1.s_out[8]
dataOut[19][9] <= reg_32bits:G1:19:R1.s_out[9]
dataOut[19][10] <= reg_32bits:G1:19:R1.s_out[10]
dataOut[19][11] <= reg_32bits:G1:19:R1.s_out[11]
dataOut[19][12] <= reg_32bits:G1:19:R1.s_out[12]
dataOut[19][13] <= reg_32bits:G1:19:R1.s_out[13]
dataOut[19][14] <= reg_32bits:G1:19:R1.s_out[14]
dataOut[19][15] <= reg_32bits:G1:19:R1.s_out[15]
dataOut[19][16] <= reg_32bits:G1:19:R1.s_out[16]
dataOut[19][17] <= reg_32bits:G1:19:R1.s_out[17]
dataOut[19][18] <= reg_32bits:G1:19:R1.s_out[18]
dataOut[19][19] <= reg_32bits:G1:19:R1.s_out[19]
dataOut[19][20] <= reg_32bits:G1:19:R1.s_out[20]
dataOut[19][21] <= reg_32bits:G1:19:R1.s_out[21]
dataOut[19][22] <= reg_32bits:G1:19:R1.s_out[22]
dataOut[19][23] <= reg_32bits:G1:19:R1.s_out[23]
dataOut[19][24] <= reg_32bits:G1:19:R1.s_out[24]
dataOut[19][25] <= reg_32bits:G1:19:R1.s_out[25]
dataOut[19][26] <= reg_32bits:G1:19:R1.s_out[26]
dataOut[19][27] <= reg_32bits:G1:19:R1.s_out[27]
dataOut[19][28] <= reg_32bits:G1:19:R1.s_out[28]
dataOut[19][29] <= reg_32bits:G1:19:R1.s_out[29]
dataOut[19][30] <= reg_32bits:G1:19:R1.s_out[30]
dataOut[19][31] <= reg_32bits:G1:19:R1.s_out[31]
dataOut[18][0] <= reg_32bits:G1:18:R1.s_out[0]
dataOut[18][1] <= reg_32bits:G1:18:R1.s_out[1]
dataOut[18][2] <= reg_32bits:G1:18:R1.s_out[2]
dataOut[18][3] <= reg_32bits:G1:18:R1.s_out[3]
dataOut[18][4] <= reg_32bits:G1:18:R1.s_out[4]
dataOut[18][5] <= reg_32bits:G1:18:R1.s_out[5]
dataOut[18][6] <= reg_32bits:G1:18:R1.s_out[6]
dataOut[18][7] <= reg_32bits:G1:18:R1.s_out[7]
dataOut[18][8] <= reg_32bits:G1:18:R1.s_out[8]
dataOut[18][9] <= reg_32bits:G1:18:R1.s_out[9]
dataOut[18][10] <= reg_32bits:G1:18:R1.s_out[10]
dataOut[18][11] <= reg_32bits:G1:18:R1.s_out[11]
dataOut[18][12] <= reg_32bits:G1:18:R1.s_out[12]
dataOut[18][13] <= reg_32bits:G1:18:R1.s_out[13]
dataOut[18][14] <= reg_32bits:G1:18:R1.s_out[14]
dataOut[18][15] <= reg_32bits:G1:18:R1.s_out[15]
dataOut[18][16] <= reg_32bits:G1:18:R1.s_out[16]
dataOut[18][17] <= reg_32bits:G1:18:R1.s_out[17]
dataOut[18][18] <= reg_32bits:G1:18:R1.s_out[18]
dataOut[18][19] <= reg_32bits:G1:18:R1.s_out[19]
dataOut[18][20] <= reg_32bits:G1:18:R1.s_out[20]
dataOut[18][21] <= reg_32bits:G1:18:R1.s_out[21]
dataOut[18][22] <= reg_32bits:G1:18:R1.s_out[22]
dataOut[18][23] <= reg_32bits:G1:18:R1.s_out[23]
dataOut[18][24] <= reg_32bits:G1:18:R1.s_out[24]
dataOut[18][25] <= reg_32bits:G1:18:R1.s_out[25]
dataOut[18][26] <= reg_32bits:G1:18:R1.s_out[26]
dataOut[18][27] <= reg_32bits:G1:18:R1.s_out[27]
dataOut[18][28] <= reg_32bits:G1:18:R1.s_out[28]
dataOut[18][29] <= reg_32bits:G1:18:R1.s_out[29]
dataOut[18][30] <= reg_32bits:G1:18:R1.s_out[30]
dataOut[18][31] <= reg_32bits:G1:18:R1.s_out[31]
dataOut[17][0] <= reg_32bits:G1:17:R1.s_out[0]
dataOut[17][1] <= reg_32bits:G1:17:R1.s_out[1]
dataOut[17][2] <= reg_32bits:G1:17:R1.s_out[2]
dataOut[17][3] <= reg_32bits:G1:17:R1.s_out[3]
dataOut[17][4] <= reg_32bits:G1:17:R1.s_out[4]
dataOut[17][5] <= reg_32bits:G1:17:R1.s_out[5]
dataOut[17][6] <= reg_32bits:G1:17:R1.s_out[6]
dataOut[17][7] <= reg_32bits:G1:17:R1.s_out[7]
dataOut[17][8] <= reg_32bits:G1:17:R1.s_out[8]
dataOut[17][9] <= reg_32bits:G1:17:R1.s_out[9]
dataOut[17][10] <= reg_32bits:G1:17:R1.s_out[10]
dataOut[17][11] <= reg_32bits:G1:17:R1.s_out[11]
dataOut[17][12] <= reg_32bits:G1:17:R1.s_out[12]
dataOut[17][13] <= reg_32bits:G1:17:R1.s_out[13]
dataOut[17][14] <= reg_32bits:G1:17:R1.s_out[14]
dataOut[17][15] <= reg_32bits:G1:17:R1.s_out[15]
dataOut[17][16] <= reg_32bits:G1:17:R1.s_out[16]
dataOut[17][17] <= reg_32bits:G1:17:R1.s_out[17]
dataOut[17][18] <= reg_32bits:G1:17:R1.s_out[18]
dataOut[17][19] <= reg_32bits:G1:17:R1.s_out[19]
dataOut[17][20] <= reg_32bits:G1:17:R1.s_out[20]
dataOut[17][21] <= reg_32bits:G1:17:R1.s_out[21]
dataOut[17][22] <= reg_32bits:G1:17:R1.s_out[22]
dataOut[17][23] <= reg_32bits:G1:17:R1.s_out[23]
dataOut[17][24] <= reg_32bits:G1:17:R1.s_out[24]
dataOut[17][25] <= reg_32bits:G1:17:R1.s_out[25]
dataOut[17][26] <= reg_32bits:G1:17:R1.s_out[26]
dataOut[17][27] <= reg_32bits:G1:17:R1.s_out[27]
dataOut[17][28] <= reg_32bits:G1:17:R1.s_out[28]
dataOut[17][29] <= reg_32bits:G1:17:R1.s_out[29]
dataOut[17][30] <= reg_32bits:G1:17:R1.s_out[30]
dataOut[17][31] <= reg_32bits:G1:17:R1.s_out[31]
dataOut[16][0] <= reg_32bits:G1:16:R1.s_out[0]
dataOut[16][1] <= reg_32bits:G1:16:R1.s_out[1]
dataOut[16][2] <= reg_32bits:G1:16:R1.s_out[2]
dataOut[16][3] <= reg_32bits:G1:16:R1.s_out[3]
dataOut[16][4] <= reg_32bits:G1:16:R1.s_out[4]
dataOut[16][5] <= reg_32bits:G1:16:R1.s_out[5]
dataOut[16][6] <= reg_32bits:G1:16:R1.s_out[6]
dataOut[16][7] <= reg_32bits:G1:16:R1.s_out[7]
dataOut[16][8] <= reg_32bits:G1:16:R1.s_out[8]
dataOut[16][9] <= reg_32bits:G1:16:R1.s_out[9]
dataOut[16][10] <= reg_32bits:G1:16:R1.s_out[10]
dataOut[16][11] <= reg_32bits:G1:16:R1.s_out[11]
dataOut[16][12] <= reg_32bits:G1:16:R1.s_out[12]
dataOut[16][13] <= reg_32bits:G1:16:R1.s_out[13]
dataOut[16][14] <= reg_32bits:G1:16:R1.s_out[14]
dataOut[16][15] <= reg_32bits:G1:16:R1.s_out[15]
dataOut[16][16] <= reg_32bits:G1:16:R1.s_out[16]
dataOut[16][17] <= reg_32bits:G1:16:R1.s_out[17]
dataOut[16][18] <= reg_32bits:G1:16:R1.s_out[18]
dataOut[16][19] <= reg_32bits:G1:16:R1.s_out[19]
dataOut[16][20] <= reg_32bits:G1:16:R1.s_out[20]
dataOut[16][21] <= reg_32bits:G1:16:R1.s_out[21]
dataOut[16][22] <= reg_32bits:G1:16:R1.s_out[22]
dataOut[16][23] <= reg_32bits:G1:16:R1.s_out[23]
dataOut[16][24] <= reg_32bits:G1:16:R1.s_out[24]
dataOut[16][25] <= reg_32bits:G1:16:R1.s_out[25]
dataOut[16][26] <= reg_32bits:G1:16:R1.s_out[26]
dataOut[16][27] <= reg_32bits:G1:16:R1.s_out[27]
dataOut[16][28] <= reg_32bits:G1:16:R1.s_out[28]
dataOut[16][29] <= reg_32bits:G1:16:R1.s_out[29]
dataOut[16][30] <= reg_32bits:G1:16:R1.s_out[30]
dataOut[16][31] <= reg_32bits:G1:16:R1.s_out[31]
dataOut[15][0] <= reg_32bits:G1:15:R1.s_out[0]
dataOut[15][1] <= reg_32bits:G1:15:R1.s_out[1]
dataOut[15][2] <= reg_32bits:G1:15:R1.s_out[2]
dataOut[15][3] <= reg_32bits:G1:15:R1.s_out[3]
dataOut[15][4] <= reg_32bits:G1:15:R1.s_out[4]
dataOut[15][5] <= reg_32bits:G1:15:R1.s_out[5]
dataOut[15][6] <= reg_32bits:G1:15:R1.s_out[6]
dataOut[15][7] <= reg_32bits:G1:15:R1.s_out[7]
dataOut[15][8] <= reg_32bits:G1:15:R1.s_out[8]
dataOut[15][9] <= reg_32bits:G1:15:R1.s_out[9]
dataOut[15][10] <= reg_32bits:G1:15:R1.s_out[10]
dataOut[15][11] <= reg_32bits:G1:15:R1.s_out[11]
dataOut[15][12] <= reg_32bits:G1:15:R1.s_out[12]
dataOut[15][13] <= reg_32bits:G1:15:R1.s_out[13]
dataOut[15][14] <= reg_32bits:G1:15:R1.s_out[14]
dataOut[15][15] <= reg_32bits:G1:15:R1.s_out[15]
dataOut[15][16] <= reg_32bits:G1:15:R1.s_out[16]
dataOut[15][17] <= reg_32bits:G1:15:R1.s_out[17]
dataOut[15][18] <= reg_32bits:G1:15:R1.s_out[18]
dataOut[15][19] <= reg_32bits:G1:15:R1.s_out[19]
dataOut[15][20] <= reg_32bits:G1:15:R1.s_out[20]
dataOut[15][21] <= reg_32bits:G1:15:R1.s_out[21]
dataOut[15][22] <= reg_32bits:G1:15:R1.s_out[22]
dataOut[15][23] <= reg_32bits:G1:15:R1.s_out[23]
dataOut[15][24] <= reg_32bits:G1:15:R1.s_out[24]
dataOut[15][25] <= reg_32bits:G1:15:R1.s_out[25]
dataOut[15][26] <= reg_32bits:G1:15:R1.s_out[26]
dataOut[15][27] <= reg_32bits:G1:15:R1.s_out[27]
dataOut[15][28] <= reg_32bits:G1:15:R1.s_out[28]
dataOut[15][29] <= reg_32bits:G1:15:R1.s_out[29]
dataOut[15][30] <= reg_32bits:G1:15:R1.s_out[30]
dataOut[15][31] <= reg_32bits:G1:15:R1.s_out[31]
dataOut[14][0] <= reg_32bits:G1:14:R1.s_out[0]
dataOut[14][1] <= reg_32bits:G1:14:R1.s_out[1]
dataOut[14][2] <= reg_32bits:G1:14:R1.s_out[2]
dataOut[14][3] <= reg_32bits:G1:14:R1.s_out[3]
dataOut[14][4] <= reg_32bits:G1:14:R1.s_out[4]
dataOut[14][5] <= reg_32bits:G1:14:R1.s_out[5]
dataOut[14][6] <= reg_32bits:G1:14:R1.s_out[6]
dataOut[14][7] <= reg_32bits:G1:14:R1.s_out[7]
dataOut[14][8] <= reg_32bits:G1:14:R1.s_out[8]
dataOut[14][9] <= reg_32bits:G1:14:R1.s_out[9]
dataOut[14][10] <= reg_32bits:G1:14:R1.s_out[10]
dataOut[14][11] <= reg_32bits:G1:14:R1.s_out[11]
dataOut[14][12] <= reg_32bits:G1:14:R1.s_out[12]
dataOut[14][13] <= reg_32bits:G1:14:R1.s_out[13]
dataOut[14][14] <= reg_32bits:G1:14:R1.s_out[14]
dataOut[14][15] <= reg_32bits:G1:14:R1.s_out[15]
dataOut[14][16] <= reg_32bits:G1:14:R1.s_out[16]
dataOut[14][17] <= reg_32bits:G1:14:R1.s_out[17]
dataOut[14][18] <= reg_32bits:G1:14:R1.s_out[18]
dataOut[14][19] <= reg_32bits:G1:14:R1.s_out[19]
dataOut[14][20] <= reg_32bits:G1:14:R1.s_out[20]
dataOut[14][21] <= reg_32bits:G1:14:R1.s_out[21]
dataOut[14][22] <= reg_32bits:G1:14:R1.s_out[22]
dataOut[14][23] <= reg_32bits:G1:14:R1.s_out[23]
dataOut[14][24] <= reg_32bits:G1:14:R1.s_out[24]
dataOut[14][25] <= reg_32bits:G1:14:R1.s_out[25]
dataOut[14][26] <= reg_32bits:G1:14:R1.s_out[26]
dataOut[14][27] <= reg_32bits:G1:14:R1.s_out[27]
dataOut[14][28] <= reg_32bits:G1:14:R1.s_out[28]
dataOut[14][29] <= reg_32bits:G1:14:R1.s_out[29]
dataOut[14][30] <= reg_32bits:G1:14:R1.s_out[30]
dataOut[14][31] <= reg_32bits:G1:14:R1.s_out[31]
dataOut[13][0] <= reg_32bits:G1:13:R1.s_out[0]
dataOut[13][1] <= reg_32bits:G1:13:R1.s_out[1]
dataOut[13][2] <= reg_32bits:G1:13:R1.s_out[2]
dataOut[13][3] <= reg_32bits:G1:13:R1.s_out[3]
dataOut[13][4] <= reg_32bits:G1:13:R1.s_out[4]
dataOut[13][5] <= reg_32bits:G1:13:R1.s_out[5]
dataOut[13][6] <= reg_32bits:G1:13:R1.s_out[6]
dataOut[13][7] <= reg_32bits:G1:13:R1.s_out[7]
dataOut[13][8] <= reg_32bits:G1:13:R1.s_out[8]
dataOut[13][9] <= reg_32bits:G1:13:R1.s_out[9]
dataOut[13][10] <= reg_32bits:G1:13:R1.s_out[10]
dataOut[13][11] <= reg_32bits:G1:13:R1.s_out[11]
dataOut[13][12] <= reg_32bits:G1:13:R1.s_out[12]
dataOut[13][13] <= reg_32bits:G1:13:R1.s_out[13]
dataOut[13][14] <= reg_32bits:G1:13:R1.s_out[14]
dataOut[13][15] <= reg_32bits:G1:13:R1.s_out[15]
dataOut[13][16] <= reg_32bits:G1:13:R1.s_out[16]
dataOut[13][17] <= reg_32bits:G1:13:R1.s_out[17]
dataOut[13][18] <= reg_32bits:G1:13:R1.s_out[18]
dataOut[13][19] <= reg_32bits:G1:13:R1.s_out[19]
dataOut[13][20] <= reg_32bits:G1:13:R1.s_out[20]
dataOut[13][21] <= reg_32bits:G1:13:R1.s_out[21]
dataOut[13][22] <= reg_32bits:G1:13:R1.s_out[22]
dataOut[13][23] <= reg_32bits:G1:13:R1.s_out[23]
dataOut[13][24] <= reg_32bits:G1:13:R1.s_out[24]
dataOut[13][25] <= reg_32bits:G1:13:R1.s_out[25]
dataOut[13][26] <= reg_32bits:G1:13:R1.s_out[26]
dataOut[13][27] <= reg_32bits:G1:13:R1.s_out[27]
dataOut[13][28] <= reg_32bits:G1:13:R1.s_out[28]
dataOut[13][29] <= reg_32bits:G1:13:R1.s_out[29]
dataOut[13][30] <= reg_32bits:G1:13:R1.s_out[30]
dataOut[13][31] <= reg_32bits:G1:13:R1.s_out[31]
dataOut[12][0] <= reg_32bits:G1:12:R1.s_out[0]
dataOut[12][1] <= reg_32bits:G1:12:R1.s_out[1]
dataOut[12][2] <= reg_32bits:G1:12:R1.s_out[2]
dataOut[12][3] <= reg_32bits:G1:12:R1.s_out[3]
dataOut[12][4] <= reg_32bits:G1:12:R1.s_out[4]
dataOut[12][5] <= reg_32bits:G1:12:R1.s_out[5]
dataOut[12][6] <= reg_32bits:G1:12:R1.s_out[6]
dataOut[12][7] <= reg_32bits:G1:12:R1.s_out[7]
dataOut[12][8] <= reg_32bits:G1:12:R1.s_out[8]
dataOut[12][9] <= reg_32bits:G1:12:R1.s_out[9]
dataOut[12][10] <= reg_32bits:G1:12:R1.s_out[10]
dataOut[12][11] <= reg_32bits:G1:12:R1.s_out[11]
dataOut[12][12] <= reg_32bits:G1:12:R1.s_out[12]
dataOut[12][13] <= reg_32bits:G1:12:R1.s_out[13]
dataOut[12][14] <= reg_32bits:G1:12:R1.s_out[14]
dataOut[12][15] <= reg_32bits:G1:12:R1.s_out[15]
dataOut[12][16] <= reg_32bits:G1:12:R1.s_out[16]
dataOut[12][17] <= reg_32bits:G1:12:R1.s_out[17]
dataOut[12][18] <= reg_32bits:G1:12:R1.s_out[18]
dataOut[12][19] <= reg_32bits:G1:12:R1.s_out[19]
dataOut[12][20] <= reg_32bits:G1:12:R1.s_out[20]
dataOut[12][21] <= reg_32bits:G1:12:R1.s_out[21]
dataOut[12][22] <= reg_32bits:G1:12:R1.s_out[22]
dataOut[12][23] <= reg_32bits:G1:12:R1.s_out[23]
dataOut[12][24] <= reg_32bits:G1:12:R1.s_out[24]
dataOut[12][25] <= reg_32bits:G1:12:R1.s_out[25]
dataOut[12][26] <= reg_32bits:G1:12:R1.s_out[26]
dataOut[12][27] <= reg_32bits:G1:12:R1.s_out[27]
dataOut[12][28] <= reg_32bits:G1:12:R1.s_out[28]
dataOut[12][29] <= reg_32bits:G1:12:R1.s_out[29]
dataOut[12][30] <= reg_32bits:G1:12:R1.s_out[30]
dataOut[12][31] <= reg_32bits:G1:12:R1.s_out[31]
dataOut[11][0] <= reg_32bits:G1:11:R1.s_out[0]
dataOut[11][1] <= reg_32bits:G1:11:R1.s_out[1]
dataOut[11][2] <= reg_32bits:G1:11:R1.s_out[2]
dataOut[11][3] <= reg_32bits:G1:11:R1.s_out[3]
dataOut[11][4] <= reg_32bits:G1:11:R1.s_out[4]
dataOut[11][5] <= reg_32bits:G1:11:R1.s_out[5]
dataOut[11][6] <= reg_32bits:G1:11:R1.s_out[6]
dataOut[11][7] <= reg_32bits:G1:11:R1.s_out[7]
dataOut[11][8] <= reg_32bits:G1:11:R1.s_out[8]
dataOut[11][9] <= reg_32bits:G1:11:R1.s_out[9]
dataOut[11][10] <= reg_32bits:G1:11:R1.s_out[10]
dataOut[11][11] <= reg_32bits:G1:11:R1.s_out[11]
dataOut[11][12] <= reg_32bits:G1:11:R1.s_out[12]
dataOut[11][13] <= reg_32bits:G1:11:R1.s_out[13]
dataOut[11][14] <= reg_32bits:G1:11:R1.s_out[14]
dataOut[11][15] <= reg_32bits:G1:11:R1.s_out[15]
dataOut[11][16] <= reg_32bits:G1:11:R1.s_out[16]
dataOut[11][17] <= reg_32bits:G1:11:R1.s_out[17]
dataOut[11][18] <= reg_32bits:G1:11:R1.s_out[18]
dataOut[11][19] <= reg_32bits:G1:11:R1.s_out[19]
dataOut[11][20] <= reg_32bits:G1:11:R1.s_out[20]
dataOut[11][21] <= reg_32bits:G1:11:R1.s_out[21]
dataOut[11][22] <= reg_32bits:G1:11:R1.s_out[22]
dataOut[11][23] <= reg_32bits:G1:11:R1.s_out[23]
dataOut[11][24] <= reg_32bits:G1:11:R1.s_out[24]
dataOut[11][25] <= reg_32bits:G1:11:R1.s_out[25]
dataOut[11][26] <= reg_32bits:G1:11:R1.s_out[26]
dataOut[11][27] <= reg_32bits:G1:11:R1.s_out[27]
dataOut[11][28] <= reg_32bits:G1:11:R1.s_out[28]
dataOut[11][29] <= reg_32bits:G1:11:R1.s_out[29]
dataOut[11][30] <= reg_32bits:G1:11:R1.s_out[30]
dataOut[11][31] <= reg_32bits:G1:11:R1.s_out[31]
dataOut[10][0] <= reg_32bits:G1:10:R1.s_out[0]
dataOut[10][1] <= reg_32bits:G1:10:R1.s_out[1]
dataOut[10][2] <= reg_32bits:G1:10:R1.s_out[2]
dataOut[10][3] <= reg_32bits:G1:10:R1.s_out[3]
dataOut[10][4] <= reg_32bits:G1:10:R1.s_out[4]
dataOut[10][5] <= reg_32bits:G1:10:R1.s_out[5]
dataOut[10][6] <= reg_32bits:G1:10:R1.s_out[6]
dataOut[10][7] <= reg_32bits:G1:10:R1.s_out[7]
dataOut[10][8] <= reg_32bits:G1:10:R1.s_out[8]
dataOut[10][9] <= reg_32bits:G1:10:R1.s_out[9]
dataOut[10][10] <= reg_32bits:G1:10:R1.s_out[10]
dataOut[10][11] <= reg_32bits:G1:10:R1.s_out[11]
dataOut[10][12] <= reg_32bits:G1:10:R1.s_out[12]
dataOut[10][13] <= reg_32bits:G1:10:R1.s_out[13]
dataOut[10][14] <= reg_32bits:G1:10:R1.s_out[14]
dataOut[10][15] <= reg_32bits:G1:10:R1.s_out[15]
dataOut[10][16] <= reg_32bits:G1:10:R1.s_out[16]
dataOut[10][17] <= reg_32bits:G1:10:R1.s_out[17]
dataOut[10][18] <= reg_32bits:G1:10:R1.s_out[18]
dataOut[10][19] <= reg_32bits:G1:10:R1.s_out[19]
dataOut[10][20] <= reg_32bits:G1:10:R1.s_out[20]
dataOut[10][21] <= reg_32bits:G1:10:R1.s_out[21]
dataOut[10][22] <= reg_32bits:G1:10:R1.s_out[22]
dataOut[10][23] <= reg_32bits:G1:10:R1.s_out[23]
dataOut[10][24] <= reg_32bits:G1:10:R1.s_out[24]
dataOut[10][25] <= reg_32bits:G1:10:R1.s_out[25]
dataOut[10][26] <= reg_32bits:G1:10:R1.s_out[26]
dataOut[10][27] <= reg_32bits:G1:10:R1.s_out[27]
dataOut[10][28] <= reg_32bits:G1:10:R1.s_out[28]
dataOut[10][29] <= reg_32bits:G1:10:R1.s_out[29]
dataOut[10][30] <= reg_32bits:G1:10:R1.s_out[30]
dataOut[10][31] <= reg_32bits:G1:10:R1.s_out[31]
dataOut[9][0] <= reg_32bits:G1:9:R1.s_out[0]
dataOut[9][1] <= reg_32bits:G1:9:R1.s_out[1]
dataOut[9][2] <= reg_32bits:G1:9:R1.s_out[2]
dataOut[9][3] <= reg_32bits:G1:9:R1.s_out[3]
dataOut[9][4] <= reg_32bits:G1:9:R1.s_out[4]
dataOut[9][5] <= reg_32bits:G1:9:R1.s_out[5]
dataOut[9][6] <= reg_32bits:G1:9:R1.s_out[6]
dataOut[9][7] <= reg_32bits:G1:9:R1.s_out[7]
dataOut[9][8] <= reg_32bits:G1:9:R1.s_out[8]
dataOut[9][9] <= reg_32bits:G1:9:R1.s_out[9]
dataOut[9][10] <= reg_32bits:G1:9:R1.s_out[10]
dataOut[9][11] <= reg_32bits:G1:9:R1.s_out[11]
dataOut[9][12] <= reg_32bits:G1:9:R1.s_out[12]
dataOut[9][13] <= reg_32bits:G1:9:R1.s_out[13]
dataOut[9][14] <= reg_32bits:G1:9:R1.s_out[14]
dataOut[9][15] <= reg_32bits:G1:9:R1.s_out[15]
dataOut[9][16] <= reg_32bits:G1:9:R1.s_out[16]
dataOut[9][17] <= reg_32bits:G1:9:R1.s_out[17]
dataOut[9][18] <= reg_32bits:G1:9:R1.s_out[18]
dataOut[9][19] <= reg_32bits:G1:9:R1.s_out[19]
dataOut[9][20] <= reg_32bits:G1:9:R1.s_out[20]
dataOut[9][21] <= reg_32bits:G1:9:R1.s_out[21]
dataOut[9][22] <= reg_32bits:G1:9:R1.s_out[22]
dataOut[9][23] <= reg_32bits:G1:9:R1.s_out[23]
dataOut[9][24] <= reg_32bits:G1:9:R1.s_out[24]
dataOut[9][25] <= reg_32bits:G1:9:R1.s_out[25]
dataOut[9][26] <= reg_32bits:G1:9:R1.s_out[26]
dataOut[9][27] <= reg_32bits:G1:9:R1.s_out[27]
dataOut[9][28] <= reg_32bits:G1:9:R1.s_out[28]
dataOut[9][29] <= reg_32bits:G1:9:R1.s_out[29]
dataOut[9][30] <= reg_32bits:G1:9:R1.s_out[30]
dataOut[9][31] <= reg_32bits:G1:9:R1.s_out[31]
dataOut[8][0] <= reg_32bits:G1:8:R1.s_out[0]
dataOut[8][1] <= reg_32bits:G1:8:R1.s_out[1]
dataOut[8][2] <= reg_32bits:G1:8:R1.s_out[2]
dataOut[8][3] <= reg_32bits:G1:8:R1.s_out[3]
dataOut[8][4] <= reg_32bits:G1:8:R1.s_out[4]
dataOut[8][5] <= reg_32bits:G1:8:R1.s_out[5]
dataOut[8][6] <= reg_32bits:G1:8:R1.s_out[6]
dataOut[8][7] <= reg_32bits:G1:8:R1.s_out[7]
dataOut[8][8] <= reg_32bits:G1:8:R1.s_out[8]
dataOut[8][9] <= reg_32bits:G1:8:R1.s_out[9]
dataOut[8][10] <= reg_32bits:G1:8:R1.s_out[10]
dataOut[8][11] <= reg_32bits:G1:8:R1.s_out[11]
dataOut[8][12] <= reg_32bits:G1:8:R1.s_out[12]
dataOut[8][13] <= reg_32bits:G1:8:R1.s_out[13]
dataOut[8][14] <= reg_32bits:G1:8:R1.s_out[14]
dataOut[8][15] <= reg_32bits:G1:8:R1.s_out[15]
dataOut[8][16] <= reg_32bits:G1:8:R1.s_out[16]
dataOut[8][17] <= reg_32bits:G1:8:R1.s_out[17]
dataOut[8][18] <= reg_32bits:G1:8:R1.s_out[18]
dataOut[8][19] <= reg_32bits:G1:8:R1.s_out[19]
dataOut[8][20] <= reg_32bits:G1:8:R1.s_out[20]
dataOut[8][21] <= reg_32bits:G1:8:R1.s_out[21]
dataOut[8][22] <= reg_32bits:G1:8:R1.s_out[22]
dataOut[8][23] <= reg_32bits:G1:8:R1.s_out[23]
dataOut[8][24] <= reg_32bits:G1:8:R1.s_out[24]
dataOut[8][25] <= reg_32bits:G1:8:R1.s_out[25]
dataOut[8][26] <= reg_32bits:G1:8:R1.s_out[26]
dataOut[8][27] <= reg_32bits:G1:8:R1.s_out[27]
dataOut[8][28] <= reg_32bits:G1:8:R1.s_out[28]
dataOut[8][29] <= reg_32bits:G1:8:R1.s_out[29]
dataOut[8][30] <= reg_32bits:G1:8:R1.s_out[30]
dataOut[8][31] <= reg_32bits:G1:8:R1.s_out[31]
dataOut[7][0] <= reg_32bits:G1:7:R1.s_out[0]
dataOut[7][1] <= reg_32bits:G1:7:R1.s_out[1]
dataOut[7][2] <= reg_32bits:G1:7:R1.s_out[2]
dataOut[7][3] <= reg_32bits:G1:7:R1.s_out[3]
dataOut[7][4] <= reg_32bits:G1:7:R1.s_out[4]
dataOut[7][5] <= reg_32bits:G1:7:R1.s_out[5]
dataOut[7][6] <= reg_32bits:G1:7:R1.s_out[6]
dataOut[7][7] <= reg_32bits:G1:7:R1.s_out[7]
dataOut[7][8] <= reg_32bits:G1:7:R1.s_out[8]
dataOut[7][9] <= reg_32bits:G1:7:R1.s_out[9]
dataOut[7][10] <= reg_32bits:G1:7:R1.s_out[10]
dataOut[7][11] <= reg_32bits:G1:7:R1.s_out[11]
dataOut[7][12] <= reg_32bits:G1:7:R1.s_out[12]
dataOut[7][13] <= reg_32bits:G1:7:R1.s_out[13]
dataOut[7][14] <= reg_32bits:G1:7:R1.s_out[14]
dataOut[7][15] <= reg_32bits:G1:7:R1.s_out[15]
dataOut[7][16] <= reg_32bits:G1:7:R1.s_out[16]
dataOut[7][17] <= reg_32bits:G1:7:R1.s_out[17]
dataOut[7][18] <= reg_32bits:G1:7:R1.s_out[18]
dataOut[7][19] <= reg_32bits:G1:7:R1.s_out[19]
dataOut[7][20] <= reg_32bits:G1:7:R1.s_out[20]
dataOut[7][21] <= reg_32bits:G1:7:R1.s_out[21]
dataOut[7][22] <= reg_32bits:G1:7:R1.s_out[22]
dataOut[7][23] <= reg_32bits:G1:7:R1.s_out[23]
dataOut[7][24] <= reg_32bits:G1:7:R1.s_out[24]
dataOut[7][25] <= reg_32bits:G1:7:R1.s_out[25]
dataOut[7][26] <= reg_32bits:G1:7:R1.s_out[26]
dataOut[7][27] <= reg_32bits:G1:7:R1.s_out[27]
dataOut[7][28] <= reg_32bits:G1:7:R1.s_out[28]
dataOut[7][29] <= reg_32bits:G1:7:R1.s_out[29]
dataOut[7][30] <= reg_32bits:G1:7:R1.s_out[30]
dataOut[7][31] <= reg_32bits:G1:7:R1.s_out[31]
dataOut[6][0] <= reg_32bits:G1:6:R1.s_out[0]
dataOut[6][1] <= reg_32bits:G1:6:R1.s_out[1]
dataOut[6][2] <= reg_32bits:G1:6:R1.s_out[2]
dataOut[6][3] <= reg_32bits:G1:6:R1.s_out[3]
dataOut[6][4] <= reg_32bits:G1:6:R1.s_out[4]
dataOut[6][5] <= reg_32bits:G1:6:R1.s_out[5]
dataOut[6][6] <= reg_32bits:G1:6:R1.s_out[6]
dataOut[6][7] <= reg_32bits:G1:6:R1.s_out[7]
dataOut[6][8] <= reg_32bits:G1:6:R1.s_out[8]
dataOut[6][9] <= reg_32bits:G1:6:R1.s_out[9]
dataOut[6][10] <= reg_32bits:G1:6:R1.s_out[10]
dataOut[6][11] <= reg_32bits:G1:6:R1.s_out[11]
dataOut[6][12] <= reg_32bits:G1:6:R1.s_out[12]
dataOut[6][13] <= reg_32bits:G1:6:R1.s_out[13]
dataOut[6][14] <= reg_32bits:G1:6:R1.s_out[14]
dataOut[6][15] <= reg_32bits:G1:6:R1.s_out[15]
dataOut[6][16] <= reg_32bits:G1:6:R1.s_out[16]
dataOut[6][17] <= reg_32bits:G1:6:R1.s_out[17]
dataOut[6][18] <= reg_32bits:G1:6:R1.s_out[18]
dataOut[6][19] <= reg_32bits:G1:6:R1.s_out[19]
dataOut[6][20] <= reg_32bits:G1:6:R1.s_out[20]
dataOut[6][21] <= reg_32bits:G1:6:R1.s_out[21]
dataOut[6][22] <= reg_32bits:G1:6:R1.s_out[22]
dataOut[6][23] <= reg_32bits:G1:6:R1.s_out[23]
dataOut[6][24] <= reg_32bits:G1:6:R1.s_out[24]
dataOut[6][25] <= reg_32bits:G1:6:R1.s_out[25]
dataOut[6][26] <= reg_32bits:G1:6:R1.s_out[26]
dataOut[6][27] <= reg_32bits:G1:6:R1.s_out[27]
dataOut[6][28] <= reg_32bits:G1:6:R1.s_out[28]
dataOut[6][29] <= reg_32bits:G1:6:R1.s_out[29]
dataOut[6][30] <= reg_32bits:G1:6:R1.s_out[30]
dataOut[6][31] <= reg_32bits:G1:6:R1.s_out[31]
dataOut[5][0] <= reg_32bits:G1:5:R1.s_out[0]
dataOut[5][1] <= reg_32bits:G1:5:R1.s_out[1]
dataOut[5][2] <= reg_32bits:G1:5:R1.s_out[2]
dataOut[5][3] <= reg_32bits:G1:5:R1.s_out[3]
dataOut[5][4] <= reg_32bits:G1:5:R1.s_out[4]
dataOut[5][5] <= reg_32bits:G1:5:R1.s_out[5]
dataOut[5][6] <= reg_32bits:G1:5:R1.s_out[6]
dataOut[5][7] <= reg_32bits:G1:5:R1.s_out[7]
dataOut[5][8] <= reg_32bits:G1:5:R1.s_out[8]
dataOut[5][9] <= reg_32bits:G1:5:R1.s_out[9]
dataOut[5][10] <= reg_32bits:G1:5:R1.s_out[10]
dataOut[5][11] <= reg_32bits:G1:5:R1.s_out[11]
dataOut[5][12] <= reg_32bits:G1:5:R1.s_out[12]
dataOut[5][13] <= reg_32bits:G1:5:R1.s_out[13]
dataOut[5][14] <= reg_32bits:G1:5:R1.s_out[14]
dataOut[5][15] <= reg_32bits:G1:5:R1.s_out[15]
dataOut[5][16] <= reg_32bits:G1:5:R1.s_out[16]
dataOut[5][17] <= reg_32bits:G1:5:R1.s_out[17]
dataOut[5][18] <= reg_32bits:G1:5:R1.s_out[18]
dataOut[5][19] <= reg_32bits:G1:5:R1.s_out[19]
dataOut[5][20] <= reg_32bits:G1:5:R1.s_out[20]
dataOut[5][21] <= reg_32bits:G1:5:R1.s_out[21]
dataOut[5][22] <= reg_32bits:G1:5:R1.s_out[22]
dataOut[5][23] <= reg_32bits:G1:5:R1.s_out[23]
dataOut[5][24] <= reg_32bits:G1:5:R1.s_out[24]
dataOut[5][25] <= reg_32bits:G1:5:R1.s_out[25]
dataOut[5][26] <= reg_32bits:G1:5:R1.s_out[26]
dataOut[5][27] <= reg_32bits:G1:5:R1.s_out[27]
dataOut[5][28] <= reg_32bits:G1:5:R1.s_out[28]
dataOut[5][29] <= reg_32bits:G1:5:R1.s_out[29]
dataOut[5][30] <= reg_32bits:G1:5:R1.s_out[30]
dataOut[5][31] <= reg_32bits:G1:5:R1.s_out[31]
dataOut[4][0] <= reg_32bits:G1:4:R1.s_out[0]
dataOut[4][1] <= reg_32bits:G1:4:R1.s_out[1]
dataOut[4][2] <= reg_32bits:G1:4:R1.s_out[2]
dataOut[4][3] <= reg_32bits:G1:4:R1.s_out[3]
dataOut[4][4] <= reg_32bits:G1:4:R1.s_out[4]
dataOut[4][5] <= reg_32bits:G1:4:R1.s_out[5]
dataOut[4][6] <= reg_32bits:G1:4:R1.s_out[6]
dataOut[4][7] <= reg_32bits:G1:4:R1.s_out[7]
dataOut[4][8] <= reg_32bits:G1:4:R1.s_out[8]
dataOut[4][9] <= reg_32bits:G1:4:R1.s_out[9]
dataOut[4][10] <= reg_32bits:G1:4:R1.s_out[10]
dataOut[4][11] <= reg_32bits:G1:4:R1.s_out[11]
dataOut[4][12] <= reg_32bits:G1:4:R1.s_out[12]
dataOut[4][13] <= reg_32bits:G1:4:R1.s_out[13]
dataOut[4][14] <= reg_32bits:G1:4:R1.s_out[14]
dataOut[4][15] <= reg_32bits:G1:4:R1.s_out[15]
dataOut[4][16] <= reg_32bits:G1:4:R1.s_out[16]
dataOut[4][17] <= reg_32bits:G1:4:R1.s_out[17]
dataOut[4][18] <= reg_32bits:G1:4:R1.s_out[18]
dataOut[4][19] <= reg_32bits:G1:4:R1.s_out[19]
dataOut[4][20] <= reg_32bits:G1:4:R1.s_out[20]
dataOut[4][21] <= reg_32bits:G1:4:R1.s_out[21]
dataOut[4][22] <= reg_32bits:G1:4:R1.s_out[22]
dataOut[4][23] <= reg_32bits:G1:4:R1.s_out[23]
dataOut[4][24] <= reg_32bits:G1:4:R1.s_out[24]
dataOut[4][25] <= reg_32bits:G1:4:R1.s_out[25]
dataOut[4][26] <= reg_32bits:G1:4:R1.s_out[26]
dataOut[4][27] <= reg_32bits:G1:4:R1.s_out[27]
dataOut[4][28] <= reg_32bits:G1:4:R1.s_out[28]
dataOut[4][29] <= reg_32bits:G1:4:R1.s_out[29]
dataOut[4][30] <= reg_32bits:G1:4:R1.s_out[30]
dataOut[4][31] <= reg_32bits:G1:4:R1.s_out[31]
dataOut[3][0] <= reg_32bits:G1:3:R1.s_out[0]
dataOut[3][1] <= reg_32bits:G1:3:R1.s_out[1]
dataOut[3][2] <= reg_32bits:G1:3:R1.s_out[2]
dataOut[3][3] <= reg_32bits:G1:3:R1.s_out[3]
dataOut[3][4] <= reg_32bits:G1:3:R1.s_out[4]
dataOut[3][5] <= reg_32bits:G1:3:R1.s_out[5]
dataOut[3][6] <= reg_32bits:G1:3:R1.s_out[6]
dataOut[3][7] <= reg_32bits:G1:3:R1.s_out[7]
dataOut[3][8] <= reg_32bits:G1:3:R1.s_out[8]
dataOut[3][9] <= reg_32bits:G1:3:R1.s_out[9]
dataOut[3][10] <= reg_32bits:G1:3:R1.s_out[10]
dataOut[3][11] <= reg_32bits:G1:3:R1.s_out[11]
dataOut[3][12] <= reg_32bits:G1:3:R1.s_out[12]
dataOut[3][13] <= reg_32bits:G1:3:R1.s_out[13]
dataOut[3][14] <= reg_32bits:G1:3:R1.s_out[14]
dataOut[3][15] <= reg_32bits:G1:3:R1.s_out[15]
dataOut[3][16] <= reg_32bits:G1:3:R1.s_out[16]
dataOut[3][17] <= reg_32bits:G1:3:R1.s_out[17]
dataOut[3][18] <= reg_32bits:G1:3:R1.s_out[18]
dataOut[3][19] <= reg_32bits:G1:3:R1.s_out[19]
dataOut[3][20] <= reg_32bits:G1:3:R1.s_out[20]
dataOut[3][21] <= reg_32bits:G1:3:R1.s_out[21]
dataOut[3][22] <= reg_32bits:G1:3:R1.s_out[22]
dataOut[3][23] <= reg_32bits:G1:3:R1.s_out[23]
dataOut[3][24] <= reg_32bits:G1:3:R1.s_out[24]
dataOut[3][25] <= reg_32bits:G1:3:R1.s_out[25]
dataOut[3][26] <= reg_32bits:G1:3:R1.s_out[26]
dataOut[3][27] <= reg_32bits:G1:3:R1.s_out[27]
dataOut[3][28] <= reg_32bits:G1:3:R1.s_out[28]
dataOut[3][29] <= reg_32bits:G1:3:R1.s_out[29]
dataOut[3][30] <= reg_32bits:G1:3:R1.s_out[30]
dataOut[3][31] <= reg_32bits:G1:3:R1.s_out[31]
dataOut[2][0] <= reg_32bits:G1:2:R1.s_out[0]
dataOut[2][1] <= reg_32bits:G1:2:R1.s_out[1]
dataOut[2][2] <= reg_32bits:G1:2:R1.s_out[2]
dataOut[2][3] <= reg_32bits:G1:2:R1.s_out[3]
dataOut[2][4] <= reg_32bits:G1:2:R1.s_out[4]
dataOut[2][5] <= reg_32bits:G1:2:R1.s_out[5]
dataOut[2][6] <= reg_32bits:G1:2:R1.s_out[6]
dataOut[2][7] <= reg_32bits:G1:2:R1.s_out[7]
dataOut[2][8] <= reg_32bits:G1:2:R1.s_out[8]
dataOut[2][9] <= reg_32bits:G1:2:R1.s_out[9]
dataOut[2][10] <= reg_32bits:G1:2:R1.s_out[10]
dataOut[2][11] <= reg_32bits:G1:2:R1.s_out[11]
dataOut[2][12] <= reg_32bits:G1:2:R1.s_out[12]
dataOut[2][13] <= reg_32bits:G1:2:R1.s_out[13]
dataOut[2][14] <= reg_32bits:G1:2:R1.s_out[14]
dataOut[2][15] <= reg_32bits:G1:2:R1.s_out[15]
dataOut[2][16] <= reg_32bits:G1:2:R1.s_out[16]
dataOut[2][17] <= reg_32bits:G1:2:R1.s_out[17]
dataOut[2][18] <= reg_32bits:G1:2:R1.s_out[18]
dataOut[2][19] <= reg_32bits:G1:2:R1.s_out[19]
dataOut[2][20] <= reg_32bits:G1:2:R1.s_out[20]
dataOut[2][21] <= reg_32bits:G1:2:R1.s_out[21]
dataOut[2][22] <= reg_32bits:G1:2:R1.s_out[22]
dataOut[2][23] <= reg_32bits:G1:2:R1.s_out[23]
dataOut[2][24] <= reg_32bits:G1:2:R1.s_out[24]
dataOut[2][25] <= reg_32bits:G1:2:R1.s_out[25]
dataOut[2][26] <= reg_32bits:G1:2:R1.s_out[26]
dataOut[2][27] <= reg_32bits:G1:2:R1.s_out[27]
dataOut[2][28] <= reg_32bits:G1:2:R1.s_out[28]
dataOut[2][29] <= reg_32bits:G1:2:R1.s_out[29]
dataOut[2][30] <= reg_32bits:G1:2:R1.s_out[30]
dataOut[2][31] <= reg_32bits:G1:2:R1.s_out[31]
dataOut[1][0] <= reg_32bits:G1:1:R1.s_out[0]
dataOut[1][1] <= reg_32bits:G1:1:R1.s_out[1]
dataOut[1][2] <= reg_32bits:G1:1:R1.s_out[2]
dataOut[1][3] <= reg_32bits:G1:1:R1.s_out[3]
dataOut[1][4] <= reg_32bits:G1:1:R1.s_out[4]
dataOut[1][5] <= reg_32bits:G1:1:R1.s_out[5]
dataOut[1][6] <= reg_32bits:G1:1:R1.s_out[6]
dataOut[1][7] <= reg_32bits:G1:1:R1.s_out[7]
dataOut[1][8] <= reg_32bits:G1:1:R1.s_out[8]
dataOut[1][9] <= reg_32bits:G1:1:R1.s_out[9]
dataOut[1][10] <= reg_32bits:G1:1:R1.s_out[10]
dataOut[1][11] <= reg_32bits:G1:1:R1.s_out[11]
dataOut[1][12] <= reg_32bits:G1:1:R1.s_out[12]
dataOut[1][13] <= reg_32bits:G1:1:R1.s_out[13]
dataOut[1][14] <= reg_32bits:G1:1:R1.s_out[14]
dataOut[1][15] <= reg_32bits:G1:1:R1.s_out[15]
dataOut[1][16] <= reg_32bits:G1:1:R1.s_out[16]
dataOut[1][17] <= reg_32bits:G1:1:R1.s_out[17]
dataOut[1][18] <= reg_32bits:G1:1:R1.s_out[18]
dataOut[1][19] <= reg_32bits:G1:1:R1.s_out[19]
dataOut[1][20] <= reg_32bits:G1:1:R1.s_out[20]
dataOut[1][21] <= reg_32bits:G1:1:R1.s_out[21]
dataOut[1][22] <= reg_32bits:G1:1:R1.s_out[22]
dataOut[1][23] <= reg_32bits:G1:1:R1.s_out[23]
dataOut[1][24] <= reg_32bits:G1:1:R1.s_out[24]
dataOut[1][25] <= reg_32bits:G1:1:R1.s_out[25]
dataOut[1][26] <= reg_32bits:G1:1:R1.s_out[26]
dataOut[1][27] <= reg_32bits:G1:1:R1.s_out[27]
dataOut[1][28] <= reg_32bits:G1:1:R1.s_out[28]
dataOut[1][29] <= reg_32bits:G1:1:R1.s_out[29]
dataOut[1][30] <= reg_32bits:G1:1:R1.s_out[30]
dataOut[1][31] <= reg_32bits:G1:1:R1.s_out[31]
dataOut[0][0] <= reg_32bits:G1:0:R1.s_out[0]
dataOut[0][1] <= reg_32bits:G1:0:R1.s_out[1]
dataOut[0][2] <= reg_32bits:G1:0:R1.s_out[2]
dataOut[0][3] <= reg_32bits:G1:0:R1.s_out[3]
dataOut[0][4] <= reg_32bits:G1:0:R1.s_out[4]
dataOut[0][5] <= reg_32bits:G1:0:R1.s_out[5]
dataOut[0][6] <= reg_32bits:G1:0:R1.s_out[6]
dataOut[0][7] <= reg_32bits:G1:0:R1.s_out[7]
dataOut[0][8] <= reg_32bits:G1:0:R1.s_out[8]
dataOut[0][9] <= reg_32bits:G1:0:R1.s_out[9]
dataOut[0][10] <= reg_32bits:G1:0:R1.s_out[10]
dataOut[0][11] <= reg_32bits:G1:0:R1.s_out[11]
dataOut[0][12] <= reg_32bits:G1:0:R1.s_out[12]
dataOut[0][13] <= reg_32bits:G1:0:R1.s_out[13]
dataOut[0][14] <= reg_32bits:G1:0:R1.s_out[14]
dataOut[0][15] <= reg_32bits:G1:0:R1.s_out[15]
dataOut[0][16] <= reg_32bits:G1:0:R1.s_out[16]
dataOut[0][17] <= reg_32bits:G1:0:R1.s_out[17]
dataOut[0][18] <= reg_32bits:G1:0:R1.s_out[18]
dataOut[0][19] <= reg_32bits:G1:0:R1.s_out[19]
dataOut[0][20] <= reg_32bits:G1:0:R1.s_out[20]
dataOut[0][21] <= reg_32bits:G1:0:R1.s_out[21]
dataOut[0][22] <= reg_32bits:G1:0:R1.s_out[22]
dataOut[0][23] <= reg_32bits:G1:0:R1.s_out[23]
dataOut[0][24] <= reg_32bits:G1:0:R1.s_out[24]
dataOut[0][25] <= reg_32bits:G1:0:R1.s_out[25]
dataOut[0][26] <= reg_32bits:G1:0:R1.s_out[26]
dataOut[0][27] <= reg_32bits:G1:0:R1.s_out[27]
dataOut[0][28] <= reg_32bits:G1:0:R1.s_out[28]
dataOut[0][29] <= reg_32bits:G1:0:R1.s_out[29]
dataOut[0][30] <= reg_32bits:G1:0:R1.s_out[30]
dataOut[0][31] <= reg_32bits:G1:0:R1.s_out[31]


|datapath|bank_reg:CRG|reg_32bits:\G1:0:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:1:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:2:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:3:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:4:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:5:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:6:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:7:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:8:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:9:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:10:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:11:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:12:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:13:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:14:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:15:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:16:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:17:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:18:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:19:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:20:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:21:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:22:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:23:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:24:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:25:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:26:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:27:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:28:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:29:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:30:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|bank_reg:CRG|reg_32bits:\G1:31:R1
d[0] => s_out[0]~reg0.DATAIN
d[1] => s_out[1]~reg0.DATAIN
d[2] => s_out[2]~reg0.DATAIN
d[3] => s_out[3]~reg0.DATAIN
d[4] => s_out[4]~reg0.DATAIN
d[5] => s_out[5]~reg0.DATAIN
d[6] => s_out[6]~reg0.DATAIN
d[7] => s_out[7]~reg0.DATAIN
d[8] => s_out[8]~reg0.DATAIN
d[9] => s_out[9]~reg0.DATAIN
d[10] => s_out[10]~reg0.DATAIN
d[11] => s_out[11]~reg0.DATAIN
d[12] => s_out[12]~reg0.DATAIN
d[13] => s_out[13]~reg0.DATAIN
d[14] => s_out[14]~reg0.DATAIN
d[15] => s_out[15]~reg0.DATAIN
d[16] => s_out[16]~reg0.DATAIN
d[17] => s_out[17]~reg0.DATAIN
d[18] => s_out[18]~reg0.DATAIN
d[19] => s_out[19]~reg0.DATAIN
d[20] => s_out[20]~reg0.DATAIN
d[21] => s_out[21]~reg0.DATAIN
d[22] => s_out[22]~reg0.DATAIN
d[23] => s_out[23]~reg0.DATAIN
d[24] => s_out[24]~reg0.DATAIN
d[25] => s_out[25]~reg0.DATAIN
d[26] => s_out[26]~reg0.DATAIN
d[27] => s_out[27]~reg0.DATAIN
d[28] => s_out[28]~reg0.DATAIN
d[29] => s_out[29]~reg0.DATAIN
d[30] => s_out[30]~reg0.DATAIN
d[31] => s_out[31]~reg0.DATAIN
clear => s_out[0]~reg0.ACLR
clear => s_out[1]~reg0.ACLR
clear => s_out[2]~reg0.ACLR
clear => s_out[3]~reg0.ACLR
clear => s_out[4]~reg0.ACLR
clear => s_out[5]~reg0.ACLR
clear => s_out[6]~reg0.ACLR
clear => s_out[7]~reg0.ACLR
clear => s_out[8]~reg0.ACLR
clear => s_out[9]~reg0.ACLR
clear => s_out[10]~reg0.ACLR
clear => s_out[11]~reg0.ACLR
clear => s_out[12]~reg0.ACLR
clear => s_out[13]~reg0.ACLR
clear => s_out[14]~reg0.ACLR
clear => s_out[15]~reg0.ACLR
clear => s_out[16]~reg0.ACLR
clear => s_out[17]~reg0.ACLR
clear => s_out[18]~reg0.ACLR
clear => s_out[19]~reg0.ACLR
clear => s_out[20]~reg0.ACLR
clear => s_out[21]~reg0.ACLR
clear => s_out[22]~reg0.ACLR
clear => s_out[23]~reg0.ACLR
clear => s_out[24]~reg0.ACLR
clear => s_out[25]~reg0.ACLR
clear => s_out[26]~reg0.ACLR
clear => s_out[27]~reg0.ACLR
clear => s_out[28]~reg0.ACLR
clear => s_out[29]~reg0.ACLR
clear => s_out[30]~reg0.ACLR
clear => s_out[31]~reg0.ACLR
clock => s_out[0]~reg0.CLK
clock => s_out[1]~reg0.CLK
clock => s_out[2]~reg0.CLK
clock => s_out[3]~reg0.CLK
clock => s_out[4]~reg0.CLK
clock => s_out[5]~reg0.CLK
clock => s_out[6]~reg0.CLK
clock => s_out[7]~reg0.CLK
clock => s_out[8]~reg0.CLK
clock => s_out[9]~reg0.CLK
clock => s_out[10]~reg0.CLK
clock => s_out[11]~reg0.CLK
clock => s_out[12]~reg0.CLK
clock => s_out[13]~reg0.CLK
clock => s_out[14]~reg0.CLK
clock => s_out[15]~reg0.CLK
clock => s_out[16]~reg0.CLK
clock => s_out[17]~reg0.CLK
clock => s_out[18]~reg0.CLK
clock => s_out[19]~reg0.CLK
clock => s_out[20]~reg0.CLK
clock => s_out[21]~reg0.CLK
clock => s_out[22]~reg0.CLK
clock => s_out[23]~reg0.CLK
clock => s_out[24]~reg0.CLK
clock => s_out[25]~reg0.CLK
clock => s_out[26]~reg0.CLK
clock => s_out[27]~reg0.CLK
clock => s_out[28]~reg0.CLK
clock => s_out[29]~reg0.CLK
clock => s_out[30]~reg0.CLK
clock => s_out[31]~reg0.CLK
carga => s_out[31]~reg0.ENA
carga => s_out[30]~reg0.ENA
carga => s_out[29]~reg0.ENA
carga => s_out[28]~reg0.ENA
carga => s_out[27]~reg0.ENA
carga => s_out[26]~reg0.ENA
carga => s_out[25]~reg0.ENA
carga => s_out[24]~reg0.ENA
carga => s_out[23]~reg0.ENA
carga => s_out[22]~reg0.ENA
carga => s_out[21]~reg0.ENA
carga => s_out[20]~reg0.ENA
carga => s_out[19]~reg0.ENA
carga => s_out[18]~reg0.ENA
carga => s_out[17]~reg0.ENA
carga => s_out[16]~reg0.ENA
carga => s_out[15]~reg0.ENA
carga => s_out[14]~reg0.ENA
carga => s_out[13]~reg0.ENA
carga => s_out[12]~reg0.ENA
carga => s_out[11]~reg0.ENA
carga => s_out[10]~reg0.ENA
carga => s_out[9]~reg0.ENA
carga => s_out[8]~reg0.ENA
carga => s_out[7]~reg0.ENA
carga => s_out[6]~reg0.ENA
carga => s_out[5]~reg0.ENA
carga => s_out[4]~reg0.ENA
carga => s_out[3]~reg0.ENA
carga => s_out[2]~reg0.ENA
carga => s_out[1]~reg0.ENA
carga => s_out[0]~reg0.ENA
s_out[0] <= s_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[4] <= s_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[5] <= s_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[6] <= s_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[7] <= s_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[8] <= s_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[9] <= s_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[10] <= s_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[11] <= s_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[12] <= s_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[13] <= s_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[14] <= s_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[15] <= s_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[16] <= s_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[17] <= s_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[18] <= s_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[19] <= s_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[20] <= s_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[21] <= s_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[22] <= s_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[23] <= s_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[24] <= s_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[25] <= s_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[26] <= s_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[27] <= s_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[28] <= s_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[29] <= s_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[30] <= s_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_out[31] <= s_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux_1:MUX_A
input_mux[31][0] => Mux31.IN31
input_mux[31][1] => Mux30.IN31
input_mux[31][2] => Mux29.IN31
input_mux[31][3] => Mux28.IN31
input_mux[31][4] => Mux27.IN31
input_mux[31][5] => Mux26.IN31
input_mux[31][6] => Mux25.IN31
input_mux[31][7] => Mux24.IN31
input_mux[31][8] => Mux23.IN31
input_mux[31][9] => Mux22.IN31
input_mux[31][10] => Mux21.IN31
input_mux[31][11] => Mux20.IN31
input_mux[31][12] => Mux19.IN31
input_mux[31][13] => Mux18.IN31
input_mux[31][14] => Mux17.IN31
input_mux[31][15] => Mux16.IN31
input_mux[31][16] => Mux15.IN31
input_mux[31][17] => Mux14.IN31
input_mux[31][18] => Mux13.IN31
input_mux[31][19] => Mux12.IN31
input_mux[31][20] => Mux11.IN31
input_mux[31][21] => Mux10.IN31
input_mux[31][22] => Mux9.IN31
input_mux[31][23] => Mux8.IN31
input_mux[31][24] => Mux7.IN31
input_mux[31][25] => Mux6.IN31
input_mux[31][26] => Mux5.IN31
input_mux[31][27] => Mux4.IN31
input_mux[31][28] => Mux3.IN31
input_mux[31][29] => Mux2.IN31
input_mux[31][30] => Mux1.IN31
input_mux[31][31] => Mux0.IN31
input_mux[30][0] => Mux31.IN30
input_mux[30][1] => Mux30.IN30
input_mux[30][2] => Mux29.IN30
input_mux[30][3] => Mux28.IN30
input_mux[30][4] => Mux27.IN30
input_mux[30][5] => Mux26.IN30
input_mux[30][6] => Mux25.IN30
input_mux[30][7] => Mux24.IN30
input_mux[30][8] => Mux23.IN30
input_mux[30][9] => Mux22.IN30
input_mux[30][10] => Mux21.IN30
input_mux[30][11] => Mux20.IN30
input_mux[30][12] => Mux19.IN30
input_mux[30][13] => Mux18.IN30
input_mux[30][14] => Mux17.IN30
input_mux[30][15] => Mux16.IN30
input_mux[30][16] => Mux15.IN30
input_mux[30][17] => Mux14.IN30
input_mux[30][18] => Mux13.IN30
input_mux[30][19] => Mux12.IN30
input_mux[30][20] => Mux11.IN30
input_mux[30][21] => Mux10.IN30
input_mux[30][22] => Mux9.IN30
input_mux[30][23] => Mux8.IN30
input_mux[30][24] => Mux7.IN30
input_mux[30][25] => Mux6.IN30
input_mux[30][26] => Mux5.IN30
input_mux[30][27] => Mux4.IN30
input_mux[30][28] => Mux3.IN30
input_mux[30][29] => Mux2.IN30
input_mux[30][30] => Mux1.IN30
input_mux[30][31] => Mux0.IN30
input_mux[29][0] => Mux31.IN29
input_mux[29][1] => Mux30.IN29
input_mux[29][2] => Mux29.IN29
input_mux[29][3] => Mux28.IN29
input_mux[29][4] => Mux27.IN29
input_mux[29][5] => Mux26.IN29
input_mux[29][6] => Mux25.IN29
input_mux[29][7] => Mux24.IN29
input_mux[29][8] => Mux23.IN29
input_mux[29][9] => Mux22.IN29
input_mux[29][10] => Mux21.IN29
input_mux[29][11] => Mux20.IN29
input_mux[29][12] => Mux19.IN29
input_mux[29][13] => Mux18.IN29
input_mux[29][14] => Mux17.IN29
input_mux[29][15] => Mux16.IN29
input_mux[29][16] => Mux15.IN29
input_mux[29][17] => Mux14.IN29
input_mux[29][18] => Mux13.IN29
input_mux[29][19] => Mux12.IN29
input_mux[29][20] => Mux11.IN29
input_mux[29][21] => Mux10.IN29
input_mux[29][22] => Mux9.IN29
input_mux[29][23] => Mux8.IN29
input_mux[29][24] => Mux7.IN29
input_mux[29][25] => Mux6.IN29
input_mux[29][26] => Mux5.IN29
input_mux[29][27] => Mux4.IN29
input_mux[29][28] => Mux3.IN29
input_mux[29][29] => Mux2.IN29
input_mux[29][30] => Mux1.IN29
input_mux[29][31] => Mux0.IN29
input_mux[28][0] => Mux31.IN28
input_mux[28][1] => Mux30.IN28
input_mux[28][2] => Mux29.IN28
input_mux[28][3] => Mux28.IN28
input_mux[28][4] => Mux27.IN28
input_mux[28][5] => Mux26.IN28
input_mux[28][6] => Mux25.IN28
input_mux[28][7] => Mux24.IN28
input_mux[28][8] => Mux23.IN28
input_mux[28][9] => Mux22.IN28
input_mux[28][10] => Mux21.IN28
input_mux[28][11] => Mux20.IN28
input_mux[28][12] => Mux19.IN28
input_mux[28][13] => Mux18.IN28
input_mux[28][14] => Mux17.IN28
input_mux[28][15] => Mux16.IN28
input_mux[28][16] => Mux15.IN28
input_mux[28][17] => Mux14.IN28
input_mux[28][18] => Mux13.IN28
input_mux[28][19] => Mux12.IN28
input_mux[28][20] => Mux11.IN28
input_mux[28][21] => Mux10.IN28
input_mux[28][22] => Mux9.IN28
input_mux[28][23] => Mux8.IN28
input_mux[28][24] => Mux7.IN28
input_mux[28][25] => Mux6.IN28
input_mux[28][26] => Mux5.IN28
input_mux[28][27] => Mux4.IN28
input_mux[28][28] => Mux3.IN28
input_mux[28][29] => Mux2.IN28
input_mux[28][30] => Mux1.IN28
input_mux[28][31] => Mux0.IN28
input_mux[27][0] => Mux31.IN27
input_mux[27][1] => Mux30.IN27
input_mux[27][2] => Mux29.IN27
input_mux[27][3] => Mux28.IN27
input_mux[27][4] => Mux27.IN27
input_mux[27][5] => Mux26.IN27
input_mux[27][6] => Mux25.IN27
input_mux[27][7] => Mux24.IN27
input_mux[27][8] => Mux23.IN27
input_mux[27][9] => Mux22.IN27
input_mux[27][10] => Mux21.IN27
input_mux[27][11] => Mux20.IN27
input_mux[27][12] => Mux19.IN27
input_mux[27][13] => Mux18.IN27
input_mux[27][14] => Mux17.IN27
input_mux[27][15] => Mux16.IN27
input_mux[27][16] => Mux15.IN27
input_mux[27][17] => Mux14.IN27
input_mux[27][18] => Mux13.IN27
input_mux[27][19] => Mux12.IN27
input_mux[27][20] => Mux11.IN27
input_mux[27][21] => Mux10.IN27
input_mux[27][22] => Mux9.IN27
input_mux[27][23] => Mux8.IN27
input_mux[27][24] => Mux7.IN27
input_mux[27][25] => Mux6.IN27
input_mux[27][26] => Mux5.IN27
input_mux[27][27] => Mux4.IN27
input_mux[27][28] => Mux3.IN27
input_mux[27][29] => Mux2.IN27
input_mux[27][30] => Mux1.IN27
input_mux[27][31] => Mux0.IN27
input_mux[26][0] => Mux31.IN26
input_mux[26][1] => Mux30.IN26
input_mux[26][2] => Mux29.IN26
input_mux[26][3] => Mux28.IN26
input_mux[26][4] => Mux27.IN26
input_mux[26][5] => Mux26.IN26
input_mux[26][6] => Mux25.IN26
input_mux[26][7] => Mux24.IN26
input_mux[26][8] => Mux23.IN26
input_mux[26][9] => Mux22.IN26
input_mux[26][10] => Mux21.IN26
input_mux[26][11] => Mux20.IN26
input_mux[26][12] => Mux19.IN26
input_mux[26][13] => Mux18.IN26
input_mux[26][14] => Mux17.IN26
input_mux[26][15] => Mux16.IN26
input_mux[26][16] => Mux15.IN26
input_mux[26][17] => Mux14.IN26
input_mux[26][18] => Mux13.IN26
input_mux[26][19] => Mux12.IN26
input_mux[26][20] => Mux11.IN26
input_mux[26][21] => Mux10.IN26
input_mux[26][22] => Mux9.IN26
input_mux[26][23] => Mux8.IN26
input_mux[26][24] => Mux7.IN26
input_mux[26][25] => Mux6.IN26
input_mux[26][26] => Mux5.IN26
input_mux[26][27] => Mux4.IN26
input_mux[26][28] => Mux3.IN26
input_mux[26][29] => Mux2.IN26
input_mux[26][30] => Mux1.IN26
input_mux[26][31] => Mux0.IN26
input_mux[25][0] => Mux31.IN25
input_mux[25][1] => Mux30.IN25
input_mux[25][2] => Mux29.IN25
input_mux[25][3] => Mux28.IN25
input_mux[25][4] => Mux27.IN25
input_mux[25][5] => Mux26.IN25
input_mux[25][6] => Mux25.IN25
input_mux[25][7] => Mux24.IN25
input_mux[25][8] => Mux23.IN25
input_mux[25][9] => Mux22.IN25
input_mux[25][10] => Mux21.IN25
input_mux[25][11] => Mux20.IN25
input_mux[25][12] => Mux19.IN25
input_mux[25][13] => Mux18.IN25
input_mux[25][14] => Mux17.IN25
input_mux[25][15] => Mux16.IN25
input_mux[25][16] => Mux15.IN25
input_mux[25][17] => Mux14.IN25
input_mux[25][18] => Mux13.IN25
input_mux[25][19] => Mux12.IN25
input_mux[25][20] => Mux11.IN25
input_mux[25][21] => Mux10.IN25
input_mux[25][22] => Mux9.IN25
input_mux[25][23] => Mux8.IN25
input_mux[25][24] => Mux7.IN25
input_mux[25][25] => Mux6.IN25
input_mux[25][26] => Mux5.IN25
input_mux[25][27] => Mux4.IN25
input_mux[25][28] => Mux3.IN25
input_mux[25][29] => Mux2.IN25
input_mux[25][30] => Mux1.IN25
input_mux[25][31] => Mux0.IN25
input_mux[24][0] => Mux31.IN24
input_mux[24][1] => Mux30.IN24
input_mux[24][2] => Mux29.IN24
input_mux[24][3] => Mux28.IN24
input_mux[24][4] => Mux27.IN24
input_mux[24][5] => Mux26.IN24
input_mux[24][6] => Mux25.IN24
input_mux[24][7] => Mux24.IN24
input_mux[24][8] => Mux23.IN24
input_mux[24][9] => Mux22.IN24
input_mux[24][10] => Mux21.IN24
input_mux[24][11] => Mux20.IN24
input_mux[24][12] => Mux19.IN24
input_mux[24][13] => Mux18.IN24
input_mux[24][14] => Mux17.IN24
input_mux[24][15] => Mux16.IN24
input_mux[24][16] => Mux15.IN24
input_mux[24][17] => Mux14.IN24
input_mux[24][18] => Mux13.IN24
input_mux[24][19] => Mux12.IN24
input_mux[24][20] => Mux11.IN24
input_mux[24][21] => Mux10.IN24
input_mux[24][22] => Mux9.IN24
input_mux[24][23] => Mux8.IN24
input_mux[24][24] => Mux7.IN24
input_mux[24][25] => Mux6.IN24
input_mux[24][26] => Mux5.IN24
input_mux[24][27] => Mux4.IN24
input_mux[24][28] => Mux3.IN24
input_mux[24][29] => Mux2.IN24
input_mux[24][30] => Mux1.IN24
input_mux[24][31] => Mux0.IN24
input_mux[23][0] => Mux31.IN23
input_mux[23][1] => Mux30.IN23
input_mux[23][2] => Mux29.IN23
input_mux[23][3] => Mux28.IN23
input_mux[23][4] => Mux27.IN23
input_mux[23][5] => Mux26.IN23
input_mux[23][6] => Mux25.IN23
input_mux[23][7] => Mux24.IN23
input_mux[23][8] => Mux23.IN23
input_mux[23][9] => Mux22.IN23
input_mux[23][10] => Mux21.IN23
input_mux[23][11] => Mux20.IN23
input_mux[23][12] => Mux19.IN23
input_mux[23][13] => Mux18.IN23
input_mux[23][14] => Mux17.IN23
input_mux[23][15] => Mux16.IN23
input_mux[23][16] => Mux15.IN23
input_mux[23][17] => Mux14.IN23
input_mux[23][18] => Mux13.IN23
input_mux[23][19] => Mux12.IN23
input_mux[23][20] => Mux11.IN23
input_mux[23][21] => Mux10.IN23
input_mux[23][22] => Mux9.IN23
input_mux[23][23] => Mux8.IN23
input_mux[23][24] => Mux7.IN23
input_mux[23][25] => Mux6.IN23
input_mux[23][26] => Mux5.IN23
input_mux[23][27] => Mux4.IN23
input_mux[23][28] => Mux3.IN23
input_mux[23][29] => Mux2.IN23
input_mux[23][30] => Mux1.IN23
input_mux[23][31] => Mux0.IN23
input_mux[22][0] => Mux31.IN22
input_mux[22][1] => Mux30.IN22
input_mux[22][2] => Mux29.IN22
input_mux[22][3] => Mux28.IN22
input_mux[22][4] => Mux27.IN22
input_mux[22][5] => Mux26.IN22
input_mux[22][6] => Mux25.IN22
input_mux[22][7] => Mux24.IN22
input_mux[22][8] => Mux23.IN22
input_mux[22][9] => Mux22.IN22
input_mux[22][10] => Mux21.IN22
input_mux[22][11] => Mux20.IN22
input_mux[22][12] => Mux19.IN22
input_mux[22][13] => Mux18.IN22
input_mux[22][14] => Mux17.IN22
input_mux[22][15] => Mux16.IN22
input_mux[22][16] => Mux15.IN22
input_mux[22][17] => Mux14.IN22
input_mux[22][18] => Mux13.IN22
input_mux[22][19] => Mux12.IN22
input_mux[22][20] => Mux11.IN22
input_mux[22][21] => Mux10.IN22
input_mux[22][22] => Mux9.IN22
input_mux[22][23] => Mux8.IN22
input_mux[22][24] => Mux7.IN22
input_mux[22][25] => Mux6.IN22
input_mux[22][26] => Mux5.IN22
input_mux[22][27] => Mux4.IN22
input_mux[22][28] => Mux3.IN22
input_mux[22][29] => Mux2.IN22
input_mux[22][30] => Mux1.IN22
input_mux[22][31] => Mux0.IN22
input_mux[21][0] => Mux31.IN21
input_mux[21][1] => Mux30.IN21
input_mux[21][2] => Mux29.IN21
input_mux[21][3] => Mux28.IN21
input_mux[21][4] => Mux27.IN21
input_mux[21][5] => Mux26.IN21
input_mux[21][6] => Mux25.IN21
input_mux[21][7] => Mux24.IN21
input_mux[21][8] => Mux23.IN21
input_mux[21][9] => Mux22.IN21
input_mux[21][10] => Mux21.IN21
input_mux[21][11] => Mux20.IN21
input_mux[21][12] => Mux19.IN21
input_mux[21][13] => Mux18.IN21
input_mux[21][14] => Mux17.IN21
input_mux[21][15] => Mux16.IN21
input_mux[21][16] => Mux15.IN21
input_mux[21][17] => Mux14.IN21
input_mux[21][18] => Mux13.IN21
input_mux[21][19] => Mux12.IN21
input_mux[21][20] => Mux11.IN21
input_mux[21][21] => Mux10.IN21
input_mux[21][22] => Mux9.IN21
input_mux[21][23] => Mux8.IN21
input_mux[21][24] => Mux7.IN21
input_mux[21][25] => Mux6.IN21
input_mux[21][26] => Mux5.IN21
input_mux[21][27] => Mux4.IN21
input_mux[21][28] => Mux3.IN21
input_mux[21][29] => Mux2.IN21
input_mux[21][30] => Mux1.IN21
input_mux[21][31] => Mux0.IN21
input_mux[20][0] => Mux31.IN20
input_mux[20][1] => Mux30.IN20
input_mux[20][2] => Mux29.IN20
input_mux[20][3] => Mux28.IN20
input_mux[20][4] => Mux27.IN20
input_mux[20][5] => Mux26.IN20
input_mux[20][6] => Mux25.IN20
input_mux[20][7] => Mux24.IN20
input_mux[20][8] => Mux23.IN20
input_mux[20][9] => Mux22.IN20
input_mux[20][10] => Mux21.IN20
input_mux[20][11] => Mux20.IN20
input_mux[20][12] => Mux19.IN20
input_mux[20][13] => Mux18.IN20
input_mux[20][14] => Mux17.IN20
input_mux[20][15] => Mux16.IN20
input_mux[20][16] => Mux15.IN20
input_mux[20][17] => Mux14.IN20
input_mux[20][18] => Mux13.IN20
input_mux[20][19] => Mux12.IN20
input_mux[20][20] => Mux11.IN20
input_mux[20][21] => Mux10.IN20
input_mux[20][22] => Mux9.IN20
input_mux[20][23] => Mux8.IN20
input_mux[20][24] => Mux7.IN20
input_mux[20][25] => Mux6.IN20
input_mux[20][26] => Mux5.IN20
input_mux[20][27] => Mux4.IN20
input_mux[20][28] => Mux3.IN20
input_mux[20][29] => Mux2.IN20
input_mux[20][30] => Mux1.IN20
input_mux[20][31] => Mux0.IN20
input_mux[19][0] => Mux31.IN19
input_mux[19][1] => Mux30.IN19
input_mux[19][2] => Mux29.IN19
input_mux[19][3] => Mux28.IN19
input_mux[19][4] => Mux27.IN19
input_mux[19][5] => Mux26.IN19
input_mux[19][6] => Mux25.IN19
input_mux[19][7] => Mux24.IN19
input_mux[19][8] => Mux23.IN19
input_mux[19][9] => Mux22.IN19
input_mux[19][10] => Mux21.IN19
input_mux[19][11] => Mux20.IN19
input_mux[19][12] => Mux19.IN19
input_mux[19][13] => Mux18.IN19
input_mux[19][14] => Mux17.IN19
input_mux[19][15] => Mux16.IN19
input_mux[19][16] => Mux15.IN19
input_mux[19][17] => Mux14.IN19
input_mux[19][18] => Mux13.IN19
input_mux[19][19] => Mux12.IN19
input_mux[19][20] => Mux11.IN19
input_mux[19][21] => Mux10.IN19
input_mux[19][22] => Mux9.IN19
input_mux[19][23] => Mux8.IN19
input_mux[19][24] => Mux7.IN19
input_mux[19][25] => Mux6.IN19
input_mux[19][26] => Mux5.IN19
input_mux[19][27] => Mux4.IN19
input_mux[19][28] => Mux3.IN19
input_mux[19][29] => Mux2.IN19
input_mux[19][30] => Mux1.IN19
input_mux[19][31] => Mux0.IN19
input_mux[18][0] => Mux31.IN18
input_mux[18][1] => Mux30.IN18
input_mux[18][2] => Mux29.IN18
input_mux[18][3] => Mux28.IN18
input_mux[18][4] => Mux27.IN18
input_mux[18][5] => Mux26.IN18
input_mux[18][6] => Mux25.IN18
input_mux[18][7] => Mux24.IN18
input_mux[18][8] => Mux23.IN18
input_mux[18][9] => Mux22.IN18
input_mux[18][10] => Mux21.IN18
input_mux[18][11] => Mux20.IN18
input_mux[18][12] => Mux19.IN18
input_mux[18][13] => Mux18.IN18
input_mux[18][14] => Mux17.IN18
input_mux[18][15] => Mux16.IN18
input_mux[18][16] => Mux15.IN18
input_mux[18][17] => Mux14.IN18
input_mux[18][18] => Mux13.IN18
input_mux[18][19] => Mux12.IN18
input_mux[18][20] => Mux11.IN18
input_mux[18][21] => Mux10.IN18
input_mux[18][22] => Mux9.IN18
input_mux[18][23] => Mux8.IN18
input_mux[18][24] => Mux7.IN18
input_mux[18][25] => Mux6.IN18
input_mux[18][26] => Mux5.IN18
input_mux[18][27] => Mux4.IN18
input_mux[18][28] => Mux3.IN18
input_mux[18][29] => Mux2.IN18
input_mux[18][30] => Mux1.IN18
input_mux[18][31] => Mux0.IN18
input_mux[17][0] => Mux31.IN17
input_mux[17][1] => Mux30.IN17
input_mux[17][2] => Mux29.IN17
input_mux[17][3] => Mux28.IN17
input_mux[17][4] => Mux27.IN17
input_mux[17][5] => Mux26.IN17
input_mux[17][6] => Mux25.IN17
input_mux[17][7] => Mux24.IN17
input_mux[17][8] => Mux23.IN17
input_mux[17][9] => Mux22.IN17
input_mux[17][10] => Mux21.IN17
input_mux[17][11] => Mux20.IN17
input_mux[17][12] => Mux19.IN17
input_mux[17][13] => Mux18.IN17
input_mux[17][14] => Mux17.IN17
input_mux[17][15] => Mux16.IN17
input_mux[17][16] => Mux15.IN17
input_mux[17][17] => Mux14.IN17
input_mux[17][18] => Mux13.IN17
input_mux[17][19] => Mux12.IN17
input_mux[17][20] => Mux11.IN17
input_mux[17][21] => Mux10.IN17
input_mux[17][22] => Mux9.IN17
input_mux[17][23] => Mux8.IN17
input_mux[17][24] => Mux7.IN17
input_mux[17][25] => Mux6.IN17
input_mux[17][26] => Mux5.IN17
input_mux[17][27] => Mux4.IN17
input_mux[17][28] => Mux3.IN17
input_mux[17][29] => Mux2.IN17
input_mux[17][30] => Mux1.IN17
input_mux[17][31] => Mux0.IN17
input_mux[16][0] => Mux31.IN16
input_mux[16][1] => Mux30.IN16
input_mux[16][2] => Mux29.IN16
input_mux[16][3] => Mux28.IN16
input_mux[16][4] => Mux27.IN16
input_mux[16][5] => Mux26.IN16
input_mux[16][6] => Mux25.IN16
input_mux[16][7] => Mux24.IN16
input_mux[16][8] => Mux23.IN16
input_mux[16][9] => Mux22.IN16
input_mux[16][10] => Mux21.IN16
input_mux[16][11] => Mux20.IN16
input_mux[16][12] => Mux19.IN16
input_mux[16][13] => Mux18.IN16
input_mux[16][14] => Mux17.IN16
input_mux[16][15] => Mux16.IN16
input_mux[16][16] => Mux15.IN16
input_mux[16][17] => Mux14.IN16
input_mux[16][18] => Mux13.IN16
input_mux[16][19] => Mux12.IN16
input_mux[16][20] => Mux11.IN16
input_mux[16][21] => Mux10.IN16
input_mux[16][22] => Mux9.IN16
input_mux[16][23] => Mux8.IN16
input_mux[16][24] => Mux7.IN16
input_mux[16][25] => Mux6.IN16
input_mux[16][26] => Mux5.IN16
input_mux[16][27] => Mux4.IN16
input_mux[16][28] => Mux3.IN16
input_mux[16][29] => Mux2.IN16
input_mux[16][30] => Mux1.IN16
input_mux[16][31] => Mux0.IN16
input_mux[15][0] => Mux31.IN15
input_mux[15][1] => Mux30.IN15
input_mux[15][2] => Mux29.IN15
input_mux[15][3] => Mux28.IN15
input_mux[15][4] => Mux27.IN15
input_mux[15][5] => Mux26.IN15
input_mux[15][6] => Mux25.IN15
input_mux[15][7] => Mux24.IN15
input_mux[15][8] => Mux23.IN15
input_mux[15][9] => Mux22.IN15
input_mux[15][10] => Mux21.IN15
input_mux[15][11] => Mux20.IN15
input_mux[15][12] => Mux19.IN15
input_mux[15][13] => Mux18.IN15
input_mux[15][14] => Mux17.IN15
input_mux[15][15] => Mux16.IN15
input_mux[15][16] => Mux15.IN15
input_mux[15][17] => Mux14.IN15
input_mux[15][18] => Mux13.IN15
input_mux[15][19] => Mux12.IN15
input_mux[15][20] => Mux11.IN15
input_mux[15][21] => Mux10.IN15
input_mux[15][22] => Mux9.IN15
input_mux[15][23] => Mux8.IN15
input_mux[15][24] => Mux7.IN15
input_mux[15][25] => Mux6.IN15
input_mux[15][26] => Mux5.IN15
input_mux[15][27] => Mux4.IN15
input_mux[15][28] => Mux3.IN15
input_mux[15][29] => Mux2.IN15
input_mux[15][30] => Mux1.IN15
input_mux[15][31] => Mux0.IN15
input_mux[14][0] => Mux31.IN14
input_mux[14][1] => Mux30.IN14
input_mux[14][2] => Mux29.IN14
input_mux[14][3] => Mux28.IN14
input_mux[14][4] => Mux27.IN14
input_mux[14][5] => Mux26.IN14
input_mux[14][6] => Mux25.IN14
input_mux[14][7] => Mux24.IN14
input_mux[14][8] => Mux23.IN14
input_mux[14][9] => Mux22.IN14
input_mux[14][10] => Mux21.IN14
input_mux[14][11] => Mux20.IN14
input_mux[14][12] => Mux19.IN14
input_mux[14][13] => Mux18.IN14
input_mux[14][14] => Mux17.IN14
input_mux[14][15] => Mux16.IN14
input_mux[14][16] => Mux15.IN14
input_mux[14][17] => Mux14.IN14
input_mux[14][18] => Mux13.IN14
input_mux[14][19] => Mux12.IN14
input_mux[14][20] => Mux11.IN14
input_mux[14][21] => Mux10.IN14
input_mux[14][22] => Mux9.IN14
input_mux[14][23] => Mux8.IN14
input_mux[14][24] => Mux7.IN14
input_mux[14][25] => Mux6.IN14
input_mux[14][26] => Mux5.IN14
input_mux[14][27] => Mux4.IN14
input_mux[14][28] => Mux3.IN14
input_mux[14][29] => Mux2.IN14
input_mux[14][30] => Mux1.IN14
input_mux[14][31] => Mux0.IN14
input_mux[13][0] => Mux31.IN13
input_mux[13][1] => Mux30.IN13
input_mux[13][2] => Mux29.IN13
input_mux[13][3] => Mux28.IN13
input_mux[13][4] => Mux27.IN13
input_mux[13][5] => Mux26.IN13
input_mux[13][6] => Mux25.IN13
input_mux[13][7] => Mux24.IN13
input_mux[13][8] => Mux23.IN13
input_mux[13][9] => Mux22.IN13
input_mux[13][10] => Mux21.IN13
input_mux[13][11] => Mux20.IN13
input_mux[13][12] => Mux19.IN13
input_mux[13][13] => Mux18.IN13
input_mux[13][14] => Mux17.IN13
input_mux[13][15] => Mux16.IN13
input_mux[13][16] => Mux15.IN13
input_mux[13][17] => Mux14.IN13
input_mux[13][18] => Mux13.IN13
input_mux[13][19] => Mux12.IN13
input_mux[13][20] => Mux11.IN13
input_mux[13][21] => Mux10.IN13
input_mux[13][22] => Mux9.IN13
input_mux[13][23] => Mux8.IN13
input_mux[13][24] => Mux7.IN13
input_mux[13][25] => Mux6.IN13
input_mux[13][26] => Mux5.IN13
input_mux[13][27] => Mux4.IN13
input_mux[13][28] => Mux3.IN13
input_mux[13][29] => Mux2.IN13
input_mux[13][30] => Mux1.IN13
input_mux[13][31] => Mux0.IN13
input_mux[12][0] => Mux31.IN12
input_mux[12][1] => Mux30.IN12
input_mux[12][2] => Mux29.IN12
input_mux[12][3] => Mux28.IN12
input_mux[12][4] => Mux27.IN12
input_mux[12][5] => Mux26.IN12
input_mux[12][6] => Mux25.IN12
input_mux[12][7] => Mux24.IN12
input_mux[12][8] => Mux23.IN12
input_mux[12][9] => Mux22.IN12
input_mux[12][10] => Mux21.IN12
input_mux[12][11] => Mux20.IN12
input_mux[12][12] => Mux19.IN12
input_mux[12][13] => Mux18.IN12
input_mux[12][14] => Mux17.IN12
input_mux[12][15] => Mux16.IN12
input_mux[12][16] => Mux15.IN12
input_mux[12][17] => Mux14.IN12
input_mux[12][18] => Mux13.IN12
input_mux[12][19] => Mux12.IN12
input_mux[12][20] => Mux11.IN12
input_mux[12][21] => Mux10.IN12
input_mux[12][22] => Mux9.IN12
input_mux[12][23] => Mux8.IN12
input_mux[12][24] => Mux7.IN12
input_mux[12][25] => Mux6.IN12
input_mux[12][26] => Mux5.IN12
input_mux[12][27] => Mux4.IN12
input_mux[12][28] => Mux3.IN12
input_mux[12][29] => Mux2.IN12
input_mux[12][30] => Mux1.IN12
input_mux[12][31] => Mux0.IN12
input_mux[11][0] => Mux31.IN11
input_mux[11][1] => Mux30.IN11
input_mux[11][2] => Mux29.IN11
input_mux[11][3] => Mux28.IN11
input_mux[11][4] => Mux27.IN11
input_mux[11][5] => Mux26.IN11
input_mux[11][6] => Mux25.IN11
input_mux[11][7] => Mux24.IN11
input_mux[11][8] => Mux23.IN11
input_mux[11][9] => Mux22.IN11
input_mux[11][10] => Mux21.IN11
input_mux[11][11] => Mux20.IN11
input_mux[11][12] => Mux19.IN11
input_mux[11][13] => Mux18.IN11
input_mux[11][14] => Mux17.IN11
input_mux[11][15] => Mux16.IN11
input_mux[11][16] => Mux15.IN11
input_mux[11][17] => Mux14.IN11
input_mux[11][18] => Mux13.IN11
input_mux[11][19] => Mux12.IN11
input_mux[11][20] => Mux11.IN11
input_mux[11][21] => Mux10.IN11
input_mux[11][22] => Mux9.IN11
input_mux[11][23] => Mux8.IN11
input_mux[11][24] => Mux7.IN11
input_mux[11][25] => Mux6.IN11
input_mux[11][26] => Mux5.IN11
input_mux[11][27] => Mux4.IN11
input_mux[11][28] => Mux3.IN11
input_mux[11][29] => Mux2.IN11
input_mux[11][30] => Mux1.IN11
input_mux[11][31] => Mux0.IN11
input_mux[10][0] => Mux31.IN10
input_mux[10][1] => Mux30.IN10
input_mux[10][2] => Mux29.IN10
input_mux[10][3] => Mux28.IN10
input_mux[10][4] => Mux27.IN10
input_mux[10][5] => Mux26.IN10
input_mux[10][6] => Mux25.IN10
input_mux[10][7] => Mux24.IN10
input_mux[10][8] => Mux23.IN10
input_mux[10][9] => Mux22.IN10
input_mux[10][10] => Mux21.IN10
input_mux[10][11] => Mux20.IN10
input_mux[10][12] => Mux19.IN10
input_mux[10][13] => Mux18.IN10
input_mux[10][14] => Mux17.IN10
input_mux[10][15] => Mux16.IN10
input_mux[10][16] => Mux15.IN10
input_mux[10][17] => Mux14.IN10
input_mux[10][18] => Mux13.IN10
input_mux[10][19] => Mux12.IN10
input_mux[10][20] => Mux11.IN10
input_mux[10][21] => Mux10.IN10
input_mux[10][22] => Mux9.IN10
input_mux[10][23] => Mux8.IN10
input_mux[10][24] => Mux7.IN10
input_mux[10][25] => Mux6.IN10
input_mux[10][26] => Mux5.IN10
input_mux[10][27] => Mux4.IN10
input_mux[10][28] => Mux3.IN10
input_mux[10][29] => Mux2.IN10
input_mux[10][30] => Mux1.IN10
input_mux[10][31] => Mux0.IN10
input_mux[9][0] => Mux31.IN9
input_mux[9][1] => Mux30.IN9
input_mux[9][2] => Mux29.IN9
input_mux[9][3] => Mux28.IN9
input_mux[9][4] => Mux27.IN9
input_mux[9][5] => Mux26.IN9
input_mux[9][6] => Mux25.IN9
input_mux[9][7] => Mux24.IN9
input_mux[9][8] => Mux23.IN9
input_mux[9][9] => Mux22.IN9
input_mux[9][10] => Mux21.IN9
input_mux[9][11] => Mux20.IN9
input_mux[9][12] => Mux19.IN9
input_mux[9][13] => Mux18.IN9
input_mux[9][14] => Mux17.IN9
input_mux[9][15] => Mux16.IN9
input_mux[9][16] => Mux15.IN9
input_mux[9][17] => Mux14.IN9
input_mux[9][18] => Mux13.IN9
input_mux[9][19] => Mux12.IN9
input_mux[9][20] => Mux11.IN9
input_mux[9][21] => Mux10.IN9
input_mux[9][22] => Mux9.IN9
input_mux[9][23] => Mux8.IN9
input_mux[9][24] => Mux7.IN9
input_mux[9][25] => Mux6.IN9
input_mux[9][26] => Mux5.IN9
input_mux[9][27] => Mux4.IN9
input_mux[9][28] => Mux3.IN9
input_mux[9][29] => Mux2.IN9
input_mux[9][30] => Mux1.IN9
input_mux[9][31] => Mux0.IN9
input_mux[8][0] => Mux31.IN8
input_mux[8][1] => Mux30.IN8
input_mux[8][2] => Mux29.IN8
input_mux[8][3] => Mux28.IN8
input_mux[8][4] => Mux27.IN8
input_mux[8][5] => Mux26.IN8
input_mux[8][6] => Mux25.IN8
input_mux[8][7] => Mux24.IN8
input_mux[8][8] => Mux23.IN8
input_mux[8][9] => Mux22.IN8
input_mux[8][10] => Mux21.IN8
input_mux[8][11] => Mux20.IN8
input_mux[8][12] => Mux19.IN8
input_mux[8][13] => Mux18.IN8
input_mux[8][14] => Mux17.IN8
input_mux[8][15] => Mux16.IN8
input_mux[8][16] => Mux15.IN8
input_mux[8][17] => Mux14.IN8
input_mux[8][18] => Mux13.IN8
input_mux[8][19] => Mux12.IN8
input_mux[8][20] => Mux11.IN8
input_mux[8][21] => Mux10.IN8
input_mux[8][22] => Mux9.IN8
input_mux[8][23] => Mux8.IN8
input_mux[8][24] => Mux7.IN8
input_mux[8][25] => Mux6.IN8
input_mux[8][26] => Mux5.IN8
input_mux[8][27] => Mux4.IN8
input_mux[8][28] => Mux3.IN8
input_mux[8][29] => Mux2.IN8
input_mux[8][30] => Mux1.IN8
input_mux[8][31] => Mux0.IN8
input_mux[7][0] => Mux31.IN7
input_mux[7][1] => Mux30.IN7
input_mux[7][2] => Mux29.IN7
input_mux[7][3] => Mux28.IN7
input_mux[7][4] => Mux27.IN7
input_mux[7][5] => Mux26.IN7
input_mux[7][6] => Mux25.IN7
input_mux[7][7] => Mux24.IN7
input_mux[7][8] => Mux23.IN7
input_mux[7][9] => Mux22.IN7
input_mux[7][10] => Mux21.IN7
input_mux[7][11] => Mux20.IN7
input_mux[7][12] => Mux19.IN7
input_mux[7][13] => Mux18.IN7
input_mux[7][14] => Mux17.IN7
input_mux[7][15] => Mux16.IN7
input_mux[7][16] => Mux15.IN7
input_mux[7][17] => Mux14.IN7
input_mux[7][18] => Mux13.IN7
input_mux[7][19] => Mux12.IN7
input_mux[7][20] => Mux11.IN7
input_mux[7][21] => Mux10.IN7
input_mux[7][22] => Mux9.IN7
input_mux[7][23] => Mux8.IN7
input_mux[7][24] => Mux7.IN7
input_mux[7][25] => Mux6.IN7
input_mux[7][26] => Mux5.IN7
input_mux[7][27] => Mux4.IN7
input_mux[7][28] => Mux3.IN7
input_mux[7][29] => Mux2.IN7
input_mux[7][30] => Mux1.IN7
input_mux[7][31] => Mux0.IN7
input_mux[6][0] => Mux31.IN6
input_mux[6][1] => Mux30.IN6
input_mux[6][2] => Mux29.IN6
input_mux[6][3] => Mux28.IN6
input_mux[6][4] => Mux27.IN6
input_mux[6][5] => Mux26.IN6
input_mux[6][6] => Mux25.IN6
input_mux[6][7] => Mux24.IN6
input_mux[6][8] => Mux23.IN6
input_mux[6][9] => Mux22.IN6
input_mux[6][10] => Mux21.IN6
input_mux[6][11] => Mux20.IN6
input_mux[6][12] => Mux19.IN6
input_mux[6][13] => Mux18.IN6
input_mux[6][14] => Mux17.IN6
input_mux[6][15] => Mux16.IN6
input_mux[6][16] => Mux15.IN6
input_mux[6][17] => Mux14.IN6
input_mux[6][18] => Mux13.IN6
input_mux[6][19] => Mux12.IN6
input_mux[6][20] => Mux11.IN6
input_mux[6][21] => Mux10.IN6
input_mux[6][22] => Mux9.IN6
input_mux[6][23] => Mux8.IN6
input_mux[6][24] => Mux7.IN6
input_mux[6][25] => Mux6.IN6
input_mux[6][26] => Mux5.IN6
input_mux[6][27] => Mux4.IN6
input_mux[6][28] => Mux3.IN6
input_mux[6][29] => Mux2.IN6
input_mux[6][30] => Mux1.IN6
input_mux[6][31] => Mux0.IN6
input_mux[5][0] => Mux31.IN5
input_mux[5][1] => Mux30.IN5
input_mux[5][2] => Mux29.IN5
input_mux[5][3] => Mux28.IN5
input_mux[5][4] => Mux27.IN5
input_mux[5][5] => Mux26.IN5
input_mux[5][6] => Mux25.IN5
input_mux[5][7] => Mux24.IN5
input_mux[5][8] => Mux23.IN5
input_mux[5][9] => Mux22.IN5
input_mux[5][10] => Mux21.IN5
input_mux[5][11] => Mux20.IN5
input_mux[5][12] => Mux19.IN5
input_mux[5][13] => Mux18.IN5
input_mux[5][14] => Mux17.IN5
input_mux[5][15] => Mux16.IN5
input_mux[5][16] => Mux15.IN5
input_mux[5][17] => Mux14.IN5
input_mux[5][18] => Mux13.IN5
input_mux[5][19] => Mux12.IN5
input_mux[5][20] => Mux11.IN5
input_mux[5][21] => Mux10.IN5
input_mux[5][22] => Mux9.IN5
input_mux[5][23] => Mux8.IN5
input_mux[5][24] => Mux7.IN5
input_mux[5][25] => Mux6.IN5
input_mux[5][26] => Mux5.IN5
input_mux[5][27] => Mux4.IN5
input_mux[5][28] => Mux3.IN5
input_mux[5][29] => Mux2.IN5
input_mux[5][30] => Mux1.IN5
input_mux[5][31] => Mux0.IN5
input_mux[4][0] => Mux31.IN4
input_mux[4][1] => Mux30.IN4
input_mux[4][2] => Mux29.IN4
input_mux[4][3] => Mux28.IN4
input_mux[4][4] => Mux27.IN4
input_mux[4][5] => Mux26.IN4
input_mux[4][6] => Mux25.IN4
input_mux[4][7] => Mux24.IN4
input_mux[4][8] => Mux23.IN4
input_mux[4][9] => Mux22.IN4
input_mux[4][10] => Mux21.IN4
input_mux[4][11] => Mux20.IN4
input_mux[4][12] => Mux19.IN4
input_mux[4][13] => Mux18.IN4
input_mux[4][14] => Mux17.IN4
input_mux[4][15] => Mux16.IN4
input_mux[4][16] => Mux15.IN4
input_mux[4][17] => Mux14.IN4
input_mux[4][18] => Mux13.IN4
input_mux[4][19] => Mux12.IN4
input_mux[4][20] => Mux11.IN4
input_mux[4][21] => Mux10.IN4
input_mux[4][22] => Mux9.IN4
input_mux[4][23] => Mux8.IN4
input_mux[4][24] => Mux7.IN4
input_mux[4][25] => Mux6.IN4
input_mux[4][26] => Mux5.IN4
input_mux[4][27] => Mux4.IN4
input_mux[4][28] => Mux3.IN4
input_mux[4][29] => Mux2.IN4
input_mux[4][30] => Mux1.IN4
input_mux[4][31] => Mux0.IN4
input_mux[3][0] => Mux31.IN3
input_mux[3][1] => Mux30.IN3
input_mux[3][2] => Mux29.IN3
input_mux[3][3] => Mux28.IN3
input_mux[3][4] => Mux27.IN3
input_mux[3][5] => Mux26.IN3
input_mux[3][6] => Mux25.IN3
input_mux[3][7] => Mux24.IN3
input_mux[3][8] => Mux23.IN3
input_mux[3][9] => Mux22.IN3
input_mux[3][10] => Mux21.IN3
input_mux[3][11] => Mux20.IN3
input_mux[3][12] => Mux19.IN3
input_mux[3][13] => Mux18.IN3
input_mux[3][14] => Mux17.IN3
input_mux[3][15] => Mux16.IN3
input_mux[3][16] => Mux15.IN3
input_mux[3][17] => Mux14.IN3
input_mux[3][18] => Mux13.IN3
input_mux[3][19] => Mux12.IN3
input_mux[3][20] => Mux11.IN3
input_mux[3][21] => Mux10.IN3
input_mux[3][22] => Mux9.IN3
input_mux[3][23] => Mux8.IN3
input_mux[3][24] => Mux7.IN3
input_mux[3][25] => Mux6.IN3
input_mux[3][26] => Mux5.IN3
input_mux[3][27] => Mux4.IN3
input_mux[3][28] => Mux3.IN3
input_mux[3][29] => Mux2.IN3
input_mux[3][30] => Mux1.IN3
input_mux[3][31] => Mux0.IN3
input_mux[2][0] => Mux31.IN2
input_mux[2][1] => Mux30.IN2
input_mux[2][2] => Mux29.IN2
input_mux[2][3] => Mux28.IN2
input_mux[2][4] => Mux27.IN2
input_mux[2][5] => Mux26.IN2
input_mux[2][6] => Mux25.IN2
input_mux[2][7] => Mux24.IN2
input_mux[2][8] => Mux23.IN2
input_mux[2][9] => Mux22.IN2
input_mux[2][10] => Mux21.IN2
input_mux[2][11] => Mux20.IN2
input_mux[2][12] => Mux19.IN2
input_mux[2][13] => Mux18.IN2
input_mux[2][14] => Mux17.IN2
input_mux[2][15] => Mux16.IN2
input_mux[2][16] => Mux15.IN2
input_mux[2][17] => Mux14.IN2
input_mux[2][18] => Mux13.IN2
input_mux[2][19] => Mux12.IN2
input_mux[2][20] => Mux11.IN2
input_mux[2][21] => Mux10.IN2
input_mux[2][22] => Mux9.IN2
input_mux[2][23] => Mux8.IN2
input_mux[2][24] => Mux7.IN2
input_mux[2][25] => Mux6.IN2
input_mux[2][26] => Mux5.IN2
input_mux[2][27] => Mux4.IN2
input_mux[2][28] => Mux3.IN2
input_mux[2][29] => Mux2.IN2
input_mux[2][30] => Mux1.IN2
input_mux[2][31] => Mux0.IN2
input_mux[1][0] => Mux31.IN1
input_mux[1][1] => Mux30.IN1
input_mux[1][2] => Mux29.IN1
input_mux[1][3] => Mux28.IN1
input_mux[1][4] => Mux27.IN1
input_mux[1][5] => Mux26.IN1
input_mux[1][6] => Mux25.IN1
input_mux[1][7] => Mux24.IN1
input_mux[1][8] => Mux23.IN1
input_mux[1][9] => Mux22.IN1
input_mux[1][10] => Mux21.IN1
input_mux[1][11] => Mux20.IN1
input_mux[1][12] => Mux19.IN1
input_mux[1][13] => Mux18.IN1
input_mux[1][14] => Mux17.IN1
input_mux[1][15] => Mux16.IN1
input_mux[1][16] => Mux15.IN1
input_mux[1][17] => Mux14.IN1
input_mux[1][18] => Mux13.IN1
input_mux[1][19] => Mux12.IN1
input_mux[1][20] => Mux11.IN1
input_mux[1][21] => Mux10.IN1
input_mux[1][22] => Mux9.IN1
input_mux[1][23] => Mux8.IN1
input_mux[1][24] => Mux7.IN1
input_mux[1][25] => Mux6.IN1
input_mux[1][26] => Mux5.IN1
input_mux[1][27] => Mux4.IN1
input_mux[1][28] => Mux3.IN1
input_mux[1][29] => Mux2.IN1
input_mux[1][30] => Mux1.IN1
input_mux[1][31] => Mux0.IN1
input_mux[0][0] => Mux31.IN0
input_mux[0][1] => Mux30.IN0
input_mux[0][2] => Mux29.IN0
input_mux[0][3] => Mux28.IN0
input_mux[0][4] => Mux27.IN0
input_mux[0][5] => Mux26.IN0
input_mux[0][6] => Mux25.IN0
input_mux[0][7] => Mux24.IN0
input_mux[0][8] => Mux23.IN0
input_mux[0][9] => Mux22.IN0
input_mux[0][10] => Mux21.IN0
input_mux[0][11] => Mux20.IN0
input_mux[0][12] => Mux19.IN0
input_mux[0][13] => Mux18.IN0
input_mux[0][14] => Mux17.IN0
input_mux[0][15] => Mux16.IN0
input_mux[0][16] => Mux15.IN0
input_mux[0][17] => Mux14.IN0
input_mux[0][18] => Mux13.IN0
input_mux[0][19] => Mux12.IN0
input_mux[0][20] => Mux11.IN0
input_mux[0][21] => Mux10.IN0
input_mux[0][22] => Mux9.IN0
input_mux[0][23] => Mux8.IN0
input_mux[0][24] => Mux7.IN0
input_mux[0][25] => Mux6.IN0
input_mux[0][26] => Mux5.IN0
input_mux[0][27] => Mux4.IN0
input_mux[0][28] => Mux3.IN0
input_mux[0][29] => Mux2.IN0
input_mux[0][30] => Mux1.IN0
input_mux[0][31] => Mux0.IN0
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[0] => Mux16.IN36
sel[0] => Mux17.IN36
sel[0] => Mux18.IN36
sel[0] => Mux19.IN36
sel[0] => Mux20.IN36
sel[0] => Mux21.IN36
sel[0] => Mux22.IN36
sel[0] => Mux23.IN36
sel[0] => Mux24.IN36
sel[0] => Mux25.IN36
sel[0] => Mux26.IN36
sel[0] => Mux27.IN36
sel[0] => Mux28.IN36
sel[0] => Mux29.IN36
sel[0] => Mux30.IN36
sel[0] => Mux31.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[1] => Mux16.IN35
sel[1] => Mux17.IN35
sel[1] => Mux18.IN35
sel[1] => Mux19.IN35
sel[1] => Mux20.IN35
sel[1] => Mux21.IN35
sel[1] => Mux22.IN35
sel[1] => Mux23.IN35
sel[1] => Mux24.IN35
sel[1] => Mux25.IN35
sel[1] => Mux26.IN35
sel[1] => Mux27.IN35
sel[1] => Mux28.IN35
sel[1] => Mux29.IN35
sel[1] => Mux30.IN35
sel[1] => Mux31.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[2] => Mux16.IN34
sel[2] => Mux17.IN34
sel[2] => Mux18.IN34
sel[2] => Mux19.IN34
sel[2] => Mux20.IN34
sel[2] => Mux21.IN34
sel[2] => Mux22.IN34
sel[2] => Mux23.IN34
sel[2] => Mux24.IN34
sel[2] => Mux25.IN34
sel[2] => Mux26.IN34
sel[2] => Mux27.IN34
sel[2] => Mux28.IN34
sel[2] => Mux29.IN34
sel[2] => Mux30.IN34
sel[2] => Mux31.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[3] => Mux16.IN33
sel[3] => Mux17.IN33
sel[3] => Mux18.IN33
sel[3] => Mux19.IN33
sel[3] => Mux20.IN33
sel[3] => Mux21.IN33
sel[3] => Mux22.IN33
sel[3] => Mux23.IN33
sel[3] => Mux24.IN33
sel[3] => Mux25.IN33
sel[3] => Mux26.IN33
sel[3] => Mux27.IN33
sel[3] => Mux28.IN33
sel[3] => Mux29.IN33
sel[3] => Mux30.IN33
sel[3] => Mux31.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
sel[4] => Mux16.IN32
sel[4] => Mux17.IN32
sel[4] => Mux18.IN32
sel[4] => Mux19.IN32
sel[4] => Mux20.IN32
sel[4] => Mux21.IN32
sel[4] => Mux22.IN32
sel[4] => Mux23.IN32
sel[4] => Mux24.IN32
sel[4] => Mux25.IN32
sel[4] => Mux26.IN32
sel[4] => Mux27.IN32
sel[4] => Mux28.IN32
sel[4] => Mux29.IN32
sel[4] => Mux30.IN32
sel[4] => Mux31.IN32
s_mux[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s_mux[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s_mux[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s_mux[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s_mux[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s_mux[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s_mux[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s_mux[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s_mux[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s_mux[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s_mux[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s_mux[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s_mux[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s_mux[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s_mux[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s_mux[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s_mux[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s_mux[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s_mux[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s_mux[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s_mux[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s_mux[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s_mux[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s_mux[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s_mux[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s_mux[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s_mux[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s_mux[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s_mux[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s_mux[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s_mux[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s_mux[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux_1:MUX_B
input_mux[31][0] => Mux31.IN31
input_mux[31][1] => Mux30.IN31
input_mux[31][2] => Mux29.IN31
input_mux[31][3] => Mux28.IN31
input_mux[31][4] => Mux27.IN31
input_mux[31][5] => Mux26.IN31
input_mux[31][6] => Mux25.IN31
input_mux[31][7] => Mux24.IN31
input_mux[31][8] => Mux23.IN31
input_mux[31][9] => Mux22.IN31
input_mux[31][10] => Mux21.IN31
input_mux[31][11] => Mux20.IN31
input_mux[31][12] => Mux19.IN31
input_mux[31][13] => Mux18.IN31
input_mux[31][14] => Mux17.IN31
input_mux[31][15] => Mux16.IN31
input_mux[31][16] => Mux15.IN31
input_mux[31][17] => Mux14.IN31
input_mux[31][18] => Mux13.IN31
input_mux[31][19] => Mux12.IN31
input_mux[31][20] => Mux11.IN31
input_mux[31][21] => Mux10.IN31
input_mux[31][22] => Mux9.IN31
input_mux[31][23] => Mux8.IN31
input_mux[31][24] => Mux7.IN31
input_mux[31][25] => Mux6.IN31
input_mux[31][26] => Mux5.IN31
input_mux[31][27] => Mux4.IN31
input_mux[31][28] => Mux3.IN31
input_mux[31][29] => Mux2.IN31
input_mux[31][30] => Mux1.IN31
input_mux[31][31] => Mux0.IN31
input_mux[30][0] => Mux31.IN30
input_mux[30][1] => Mux30.IN30
input_mux[30][2] => Mux29.IN30
input_mux[30][3] => Mux28.IN30
input_mux[30][4] => Mux27.IN30
input_mux[30][5] => Mux26.IN30
input_mux[30][6] => Mux25.IN30
input_mux[30][7] => Mux24.IN30
input_mux[30][8] => Mux23.IN30
input_mux[30][9] => Mux22.IN30
input_mux[30][10] => Mux21.IN30
input_mux[30][11] => Mux20.IN30
input_mux[30][12] => Mux19.IN30
input_mux[30][13] => Mux18.IN30
input_mux[30][14] => Mux17.IN30
input_mux[30][15] => Mux16.IN30
input_mux[30][16] => Mux15.IN30
input_mux[30][17] => Mux14.IN30
input_mux[30][18] => Mux13.IN30
input_mux[30][19] => Mux12.IN30
input_mux[30][20] => Mux11.IN30
input_mux[30][21] => Mux10.IN30
input_mux[30][22] => Mux9.IN30
input_mux[30][23] => Mux8.IN30
input_mux[30][24] => Mux7.IN30
input_mux[30][25] => Mux6.IN30
input_mux[30][26] => Mux5.IN30
input_mux[30][27] => Mux4.IN30
input_mux[30][28] => Mux3.IN30
input_mux[30][29] => Mux2.IN30
input_mux[30][30] => Mux1.IN30
input_mux[30][31] => Mux0.IN30
input_mux[29][0] => Mux31.IN29
input_mux[29][1] => Mux30.IN29
input_mux[29][2] => Mux29.IN29
input_mux[29][3] => Mux28.IN29
input_mux[29][4] => Mux27.IN29
input_mux[29][5] => Mux26.IN29
input_mux[29][6] => Mux25.IN29
input_mux[29][7] => Mux24.IN29
input_mux[29][8] => Mux23.IN29
input_mux[29][9] => Mux22.IN29
input_mux[29][10] => Mux21.IN29
input_mux[29][11] => Mux20.IN29
input_mux[29][12] => Mux19.IN29
input_mux[29][13] => Mux18.IN29
input_mux[29][14] => Mux17.IN29
input_mux[29][15] => Mux16.IN29
input_mux[29][16] => Mux15.IN29
input_mux[29][17] => Mux14.IN29
input_mux[29][18] => Mux13.IN29
input_mux[29][19] => Mux12.IN29
input_mux[29][20] => Mux11.IN29
input_mux[29][21] => Mux10.IN29
input_mux[29][22] => Mux9.IN29
input_mux[29][23] => Mux8.IN29
input_mux[29][24] => Mux7.IN29
input_mux[29][25] => Mux6.IN29
input_mux[29][26] => Mux5.IN29
input_mux[29][27] => Mux4.IN29
input_mux[29][28] => Mux3.IN29
input_mux[29][29] => Mux2.IN29
input_mux[29][30] => Mux1.IN29
input_mux[29][31] => Mux0.IN29
input_mux[28][0] => Mux31.IN28
input_mux[28][1] => Mux30.IN28
input_mux[28][2] => Mux29.IN28
input_mux[28][3] => Mux28.IN28
input_mux[28][4] => Mux27.IN28
input_mux[28][5] => Mux26.IN28
input_mux[28][6] => Mux25.IN28
input_mux[28][7] => Mux24.IN28
input_mux[28][8] => Mux23.IN28
input_mux[28][9] => Mux22.IN28
input_mux[28][10] => Mux21.IN28
input_mux[28][11] => Mux20.IN28
input_mux[28][12] => Mux19.IN28
input_mux[28][13] => Mux18.IN28
input_mux[28][14] => Mux17.IN28
input_mux[28][15] => Mux16.IN28
input_mux[28][16] => Mux15.IN28
input_mux[28][17] => Mux14.IN28
input_mux[28][18] => Mux13.IN28
input_mux[28][19] => Mux12.IN28
input_mux[28][20] => Mux11.IN28
input_mux[28][21] => Mux10.IN28
input_mux[28][22] => Mux9.IN28
input_mux[28][23] => Mux8.IN28
input_mux[28][24] => Mux7.IN28
input_mux[28][25] => Mux6.IN28
input_mux[28][26] => Mux5.IN28
input_mux[28][27] => Mux4.IN28
input_mux[28][28] => Mux3.IN28
input_mux[28][29] => Mux2.IN28
input_mux[28][30] => Mux1.IN28
input_mux[28][31] => Mux0.IN28
input_mux[27][0] => Mux31.IN27
input_mux[27][1] => Mux30.IN27
input_mux[27][2] => Mux29.IN27
input_mux[27][3] => Mux28.IN27
input_mux[27][4] => Mux27.IN27
input_mux[27][5] => Mux26.IN27
input_mux[27][6] => Mux25.IN27
input_mux[27][7] => Mux24.IN27
input_mux[27][8] => Mux23.IN27
input_mux[27][9] => Mux22.IN27
input_mux[27][10] => Mux21.IN27
input_mux[27][11] => Mux20.IN27
input_mux[27][12] => Mux19.IN27
input_mux[27][13] => Mux18.IN27
input_mux[27][14] => Mux17.IN27
input_mux[27][15] => Mux16.IN27
input_mux[27][16] => Mux15.IN27
input_mux[27][17] => Mux14.IN27
input_mux[27][18] => Mux13.IN27
input_mux[27][19] => Mux12.IN27
input_mux[27][20] => Mux11.IN27
input_mux[27][21] => Mux10.IN27
input_mux[27][22] => Mux9.IN27
input_mux[27][23] => Mux8.IN27
input_mux[27][24] => Mux7.IN27
input_mux[27][25] => Mux6.IN27
input_mux[27][26] => Mux5.IN27
input_mux[27][27] => Mux4.IN27
input_mux[27][28] => Mux3.IN27
input_mux[27][29] => Mux2.IN27
input_mux[27][30] => Mux1.IN27
input_mux[27][31] => Mux0.IN27
input_mux[26][0] => Mux31.IN26
input_mux[26][1] => Mux30.IN26
input_mux[26][2] => Mux29.IN26
input_mux[26][3] => Mux28.IN26
input_mux[26][4] => Mux27.IN26
input_mux[26][5] => Mux26.IN26
input_mux[26][6] => Mux25.IN26
input_mux[26][7] => Mux24.IN26
input_mux[26][8] => Mux23.IN26
input_mux[26][9] => Mux22.IN26
input_mux[26][10] => Mux21.IN26
input_mux[26][11] => Mux20.IN26
input_mux[26][12] => Mux19.IN26
input_mux[26][13] => Mux18.IN26
input_mux[26][14] => Mux17.IN26
input_mux[26][15] => Mux16.IN26
input_mux[26][16] => Mux15.IN26
input_mux[26][17] => Mux14.IN26
input_mux[26][18] => Mux13.IN26
input_mux[26][19] => Mux12.IN26
input_mux[26][20] => Mux11.IN26
input_mux[26][21] => Mux10.IN26
input_mux[26][22] => Mux9.IN26
input_mux[26][23] => Mux8.IN26
input_mux[26][24] => Mux7.IN26
input_mux[26][25] => Mux6.IN26
input_mux[26][26] => Mux5.IN26
input_mux[26][27] => Mux4.IN26
input_mux[26][28] => Mux3.IN26
input_mux[26][29] => Mux2.IN26
input_mux[26][30] => Mux1.IN26
input_mux[26][31] => Mux0.IN26
input_mux[25][0] => Mux31.IN25
input_mux[25][1] => Mux30.IN25
input_mux[25][2] => Mux29.IN25
input_mux[25][3] => Mux28.IN25
input_mux[25][4] => Mux27.IN25
input_mux[25][5] => Mux26.IN25
input_mux[25][6] => Mux25.IN25
input_mux[25][7] => Mux24.IN25
input_mux[25][8] => Mux23.IN25
input_mux[25][9] => Mux22.IN25
input_mux[25][10] => Mux21.IN25
input_mux[25][11] => Mux20.IN25
input_mux[25][12] => Mux19.IN25
input_mux[25][13] => Mux18.IN25
input_mux[25][14] => Mux17.IN25
input_mux[25][15] => Mux16.IN25
input_mux[25][16] => Mux15.IN25
input_mux[25][17] => Mux14.IN25
input_mux[25][18] => Mux13.IN25
input_mux[25][19] => Mux12.IN25
input_mux[25][20] => Mux11.IN25
input_mux[25][21] => Mux10.IN25
input_mux[25][22] => Mux9.IN25
input_mux[25][23] => Mux8.IN25
input_mux[25][24] => Mux7.IN25
input_mux[25][25] => Mux6.IN25
input_mux[25][26] => Mux5.IN25
input_mux[25][27] => Mux4.IN25
input_mux[25][28] => Mux3.IN25
input_mux[25][29] => Mux2.IN25
input_mux[25][30] => Mux1.IN25
input_mux[25][31] => Mux0.IN25
input_mux[24][0] => Mux31.IN24
input_mux[24][1] => Mux30.IN24
input_mux[24][2] => Mux29.IN24
input_mux[24][3] => Mux28.IN24
input_mux[24][4] => Mux27.IN24
input_mux[24][5] => Mux26.IN24
input_mux[24][6] => Mux25.IN24
input_mux[24][7] => Mux24.IN24
input_mux[24][8] => Mux23.IN24
input_mux[24][9] => Mux22.IN24
input_mux[24][10] => Mux21.IN24
input_mux[24][11] => Mux20.IN24
input_mux[24][12] => Mux19.IN24
input_mux[24][13] => Mux18.IN24
input_mux[24][14] => Mux17.IN24
input_mux[24][15] => Mux16.IN24
input_mux[24][16] => Mux15.IN24
input_mux[24][17] => Mux14.IN24
input_mux[24][18] => Mux13.IN24
input_mux[24][19] => Mux12.IN24
input_mux[24][20] => Mux11.IN24
input_mux[24][21] => Mux10.IN24
input_mux[24][22] => Mux9.IN24
input_mux[24][23] => Mux8.IN24
input_mux[24][24] => Mux7.IN24
input_mux[24][25] => Mux6.IN24
input_mux[24][26] => Mux5.IN24
input_mux[24][27] => Mux4.IN24
input_mux[24][28] => Mux3.IN24
input_mux[24][29] => Mux2.IN24
input_mux[24][30] => Mux1.IN24
input_mux[24][31] => Mux0.IN24
input_mux[23][0] => Mux31.IN23
input_mux[23][1] => Mux30.IN23
input_mux[23][2] => Mux29.IN23
input_mux[23][3] => Mux28.IN23
input_mux[23][4] => Mux27.IN23
input_mux[23][5] => Mux26.IN23
input_mux[23][6] => Mux25.IN23
input_mux[23][7] => Mux24.IN23
input_mux[23][8] => Mux23.IN23
input_mux[23][9] => Mux22.IN23
input_mux[23][10] => Mux21.IN23
input_mux[23][11] => Mux20.IN23
input_mux[23][12] => Mux19.IN23
input_mux[23][13] => Mux18.IN23
input_mux[23][14] => Mux17.IN23
input_mux[23][15] => Mux16.IN23
input_mux[23][16] => Mux15.IN23
input_mux[23][17] => Mux14.IN23
input_mux[23][18] => Mux13.IN23
input_mux[23][19] => Mux12.IN23
input_mux[23][20] => Mux11.IN23
input_mux[23][21] => Mux10.IN23
input_mux[23][22] => Mux9.IN23
input_mux[23][23] => Mux8.IN23
input_mux[23][24] => Mux7.IN23
input_mux[23][25] => Mux6.IN23
input_mux[23][26] => Mux5.IN23
input_mux[23][27] => Mux4.IN23
input_mux[23][28] => Mux3.IN23
input_mux[23][29] => Mux2.IN23
input_mux[23][30] => Mux1.IN23
input_mux[23][31] => Mux0.IN23
input_mux[22][0] => Mux31.IN22
input_mux[22][1] => Mux30.IN22
input_mux[22][2] => Mux29.IN22
input_mux[22][3] => Mux28.IN22
input_mux[22][4] => Mux27.IN22
input_mux[22][5] => Mux26.IN22
input_mux[22][6] => Mux25.IN22
input_mux[22][7] => Mux24.IN22
input_mux[22][8] => Mux23.IN22
input_mux[22][9] => Mux22.IN22
input_mux[22][10] => Mux21.IN22
input_mux[22][11] => Mux20.IN22
input_mux[22][12] => Mux19.IN22
input_mux[22][13] => Mux18.IN22
input_mux[22][14] => Mux17.IN22
input_mux[22][15] => Mux16.IN22
input_mux[22][16] => Mux15.IN22
input_mux[22][17] => Mux14.IN22
input_mux[22][18] => Mux13.IN22
input_mux[22][19] => Mux12.IN22
input_mux[22][20] => Mux11.IN22
input_mux[22][21] => Mux10.IN22
input_mux[22][22] => Mux9.IN22
input_mux[22][23] => Mux8.IN22
input_mux[22][24] => Mux7.IN22
input_mux[22][25] => Mux6.IN22
input_mux[22][26] => Mux5.IN22
input_mux[22][27] => Mux4.IN22
input_mux[22][28] => Mux3.IN22
input_mux[22][29] => Mux2.IN22
input_mux[22][30] => Mux1.IN22
input_mux[22][31] => Mux0.IN22
input_mux[21][0] => Mux31.IN21
input_mux[21][1] => Mux30.IN21
input_mux[21][2] => Mux29.IN21
input_mux[21][3] => Mux28.IN21
input_mux[21][4] => Mux27.IN21
input_mux[21][5] => Mux26.IN21
input_mux[21][6] => Mux25.IN21
input_mux[21][7] => Mux24.IN21
input_mux[21][8] => Mux23.IN21
input_mux[21][9] => Mux22.IN21
input_mux[21][10] => Mux21.IN21
input_mux[21][11] => Mux20.IN21
input_mux[21][12] => Mux19.IN21
input_mux[21][13] => Mux18.IN21
input_mux[21][14] => Mux17.IN21
input_mux[21][15] => Mux16.IN21
input_mux[21][16] => Mux15.IN21
input_mux[21][17] => Mux14.IN21
input_mux[21][18] => Mux13.IN21
input_mux[21][19] => Mux12.IN21
input_mux[21][20] => Mux11.IN21
input_mux[21][21] => Mux10.IN21
input_mux[21][22] => Mux9.IN21
input_mux[21][23] => Mux8.IN21
input_mux[21][24] => Mux7.IN21
input_mux[21][25] => Mux6.IN21
input_mux[21][26] => Mux5.IN21
input_mux[21][27] => Mux4.IN21
input_mux[21][28] => Mux3.IN21
input_mux[21][29] => Mux2.IN21
input_mux[21][30] => Mux1.IN21
input_mux[21][31] => Mux0.IN21
input_mux[20][0] => Mux31.IN20
input_mux[20][1] => Mux30.IN20
input_mux[20][2] => Mux29.IN20
input_mux[20][3] => Mux28.IN20
input_mux[20][4] => Mux27.IN20
input_mux[20][5] => Mux26.IN20
input_mux[20][6] => Mux25.IN20
input_mux[20][7] => Mux24.IN20
input_mux[20][8] => Mux23.IN20
input_mux[20][9] => Mux22.IN20
input_mux[20][10] => Mux21.IN20
input_mux[20][11] => Mux20.IN20
input_mux[20][12] => Mux19.IN20
input_mux[20][13] => Mux18.IN20
input_mux[20][14] => Mux17.IN20
input_mux[20][15] => Mux16.IN20
input_mux[20][16] => Mux15.IN20
input_mux[20][17] => Mux14.IN20
input_mux[20][18] => Mux13.IN20
input_mux[20][19] => Mux12.IN20
input_mux[20][20] => Mux11.IN20
input_mux[20][21] => Mux10.IN20
input_mux[20][22] => Mux9.IN20
input_mux[20][23] => Mux8.IN20
input_mux[20][24] => Mux7.IN20
input_mux[20][25] => Mux6.IN20
input_mux[20][26] => Mux5.IN20
input_mux[20][27] => Mux4.IN20
input_mux[20][28] => Mux3.IN20
input_mux[20][29] => Mux2.IN20
input_mux[20][30] => Mux1.IN20
input_mux[20][31] => Mux0.IN20
input_mux[19][0] => Mux31.IN19
input_mux[19][1] => Mux30.IN19
input_mux[19][2] => Mux29.IN19
input_mux[19][3] => Mux28.IN19
input_mux[19][4] => Mux27.IN19
input_mux[19][5] => Mux26.IN19
input_mux[19][6] => Mux25.IN19
input_mux[19][7] => Mux24.IN19
input_mux[19][8] => Mux23.IN19
input_mux[19][9] => Mux22.IN19
input_mux[19][10] => Mux21.IN19
input_mux[19][11] => Mux20.IN19
input_mux[19][12] => Mux19.IN19
input_mux[19][13] => Mux18.IN19
input_mux[19][14] => Mux17.IN19
input_mux[19][15] => Mux16.IN19
input_mux[19][16] => Mux15.IN19
input_mux[19][17] => Mux14.IN19
input_mux[19][18] => Mux13.IN19
input_mux[19][19] => Mux12.IN19
input_mux[19][20] => Mux11.IN19
input_mux[19][21] => Mux10.IN19
input_mux[19][22] => Mux9.IN19
input_mux[19][23] => Mux8.IN19
input_mux[19][24] => Mux7.IN19
input_mux[19][25] => Mux6.IN19
input_mux[19][26] => Mux5.IN19
input_mux[19][27] => Mux4.IN19
input_mux[19][28] => Mux3.IN19
input_mux[19][29] => Mux2.IN19
input_mux[19][30] => Mux1.IN19
input_mux[19][31] => Mux0.IN19
input_mux[18][0] => Mux31.IN18
input_mux[18][1] => Mux30.IN18
input_mux[18][2] => Mux29.IN18
input_mux[18][3] => Mux28.IN18
input_mux[18][4] => Mux27.IN18
input_mux[18][5] => Mux26.IN18
input_mux[18][6] => Mux25.IN18
input_mux[18][7] => Mux24.IN18
input_mux[18][8] => Mux23.IN18
input_mux[18][9] => Mux22.IN18
input_mux[18][10] => Mux21.IN18
input_mux[18][11] => Mux20.IN18
input_mux[18][12] => Mux19.IN18
input_mux[18][13] => Mux18.IN18
input_mux[18][14] => Mux17.IN18
input_mux[18][15] => Mux16.IN18
input_mux[18][16] => Mux15.IN18
input_mux[18][17] => Mux14.IN18
input_mux[18][18] => Mux13.IN18
input_mux[18][19] => Mux12.IN18
input_mux[18][20] => Mux11.IN18
input_mux[18][21] => Mux10.IN18
input_mux[18][22] => Mux9.IN18
input_mux[18][23] => Mux8.IN18
input_mux[18][24] => Mux7.IN18
input_mux[18][25] => Mux6.IN18
input_mux[18][26] => Mux5.IN18
input_mux[18][27] => Mux4.IN18
input_mux[18][28] => Mux3.IN18
input_mux[18][29] => Mux2.IN18
input_mux[18][30] => Mux1.IN18
input_mux[18][31] => Mux0.IN18
input_mux[17][0] => Mux31.IN17
input_mux[17][1] => Mux30.IN17
input_mux[17][2] => Mux29.IN17
input_mux[17][3] => Mux28.IN17
input_mux[17][4] => Mux27.IN17
input_mux[17][5] => Mux26.IN17
input_mux[17][6] => Mux25.IN17
input_mux[17][7] => Mux24.IN17
input_mux[17][8] => Mux23.IN17
input_mux[17][9] => Mux22.IN17
input_mux[17][10] => Mux21.IN17
input_mux[17][11] => Mux20.IN17
input_mux[17][12] => Mux19.IN17
input_mux[17][13] => Mux18.IN17
input_mux[17][14] => Mux17.IN17
input_mux[17][15] => Mux16.IN17
input_mux[17][16] => Mux15.IN17
input_mux[17][17] => Mux14.IN17
input_mux[17][18] => Mux13.IN17
input_mux[17][19] => Mux12.IN17
input_mux[17][20] => Mux11.IN17
input_mux[17][21] => Mux10.IN17
input_mux[17][22] => Mux9.IN17
input_mux[17][23] => Mux8.IN17
input_mux[17][24] => Mux7.IN17
input_mux[17][25] => Mux6.IN17
input_mux[17][26] => Mux5.IN17
input_mux[17][27] => Mux4.IN17
input_mux[17][28] => Mux3.IN17
input_mux[17][29] => Mux2.IN17
input_mux[17][30] => Mux1.IN17
input_mux[17][31] => Mux0.IN17
input_mux[16][0] => Mux31.IN16
input_mux[16][1] => Mux30.IN16
input_mux[16][2] => Mux29.IN16
input_mux[16][3] => Mux28.IN16
input_mux[16][4] => Mux27.IN16
input_mux[16][5] => Mux26.IN16
input_mux[16][6] => Mux25.IN16
input_mux[16][7] => Mux24.IN16
input_mux[16][8] => Mux23.IN16
input_mux[16][9] => Mux22.IN16
input_mux[16][10] => Mux21.IN16
input_mux[16][11] => Mux20.IN16
input_mux[16][12] => Mux19.IN16
input_mux[16][13] => Mux18.IN16
input_mux[16][14] => Mux17.IN16
input_mux[16][15] => Mux16.IN16
input_mux[16][16] => Mux15.IN16
input_mux[16][17] => Mux14.IN16
input_mux[16][18] => Mux13.IN16
input_mux[16][19] => Mux12.IN16
input_mux[16][20] => Mux11.IN16
input_mux[16][21] => Mux10.IN16
input_mux[16][22] => Mux9.IN16
input_mux[16][23] => Mux8.IN16
input_mux[16][24] => Mux7.IN16
input_mux[16][25] => Mux6.IN16
input_mux[16][26] => Mux5.IN16
input_mux[16][27] => Mux4.IN16
input_mux[16][28] => Mux3.IN16
input_mux[16][29] => Mux2.IN16
input_mux[16][30] => Mux1.IN16
input_mux[16][31] => Mux0.IN16
input_mux[15][0] => Mux31.IN15
input_mux[15][1] => Mux30.IN15
input_mux[15][2] => Mux29.IN15
input_mux[15][3] => Mux28.IN15
input_mux[15][4] => Mux27.IN15
input_mux[15][5] => Mux26.IN15
input_mux[15][6] => Mux25.IN15
input_mux[15][7] => Mux24.IN15
input_mux[15][8] => Mux23.IN15
input_mux[15][9] => Mux22.IN15
input_mux[15][10] => Mux21.IN15
input_mux[15][11] => Mux20.IN15
input_mux[15][12] => Mux19.IN15
input_mux[15][13] => Mux18.IN15
input_mux[15][14] => Mux17.IN15
input_mux[15][15] => Mux16.IN15
input_mux[15][16] => Mux15.IN15
input_mux[15][17] => Mux14.IN15
input_mux[15][18] => Mux13.IN15
input_mux[15][19] => Mux12.IN15
input_mux[15][20] => Mux11.IN15
input_mux[15][21] => Mux10.IN15
input_mux[15][22] => Mux9.IN15
input_mux[15][23] => Mux8.IN15
input_mux[15][24] => Mux7.IN15
input_mux[15][25] => Mux6.IN15
input_mux[15][26] => Mux5.IN15
input_mux[15][27] => Mux4.IN15
input_mux[15][28] => Mux3.IN15
input_mux[15][29] => Mux2.IN15
input_mux[15][30] => Mux1.IN15
input_mux[15][31] => Mux0.IN15
input_mux[14][0] => Mux31.IN14
input_mux[14][1] => Mux30.IN14
input_mux[14][2] => Mux29.IN14
input_mux[14][3] => Mux28.IN14
input_mux[14][4] => Mux27.IN14
input_mux[14][5] => Mux26.IN14
input_mux[14][6] => Mux25.IN14
input_mux[14][7] => Mux24.IN14
input_mux[14][8] => Mux23.IN14
input_mux[14][9] => Mux22.IN14
input_mux[14][10] => Mux21.IN14
input_mux[14][11] => Mux20.IN14
input_mux[14][12] => Mux19.IN14
input_mux[14][13] => Mux18.IN14
input_mux[14][14] => Mux17.IN14
input_mux[14][15] => Mux16.IN14
input_mux[14][16] => Mux15.IN14
input_mux[14][17] => Mux14.IN14
input_mux[14][18] => Mux13.IN14
input_mux[14][19] => Mux12.IN14
input_mux[14][20] => Mux11.IN14
input_mux[14][21] => Mux10.IN14
input_mux[14][22] => Mux9.IN14
input_mux[14][23] => Mux8.IN14
input_mux[14][24] => Mux7.IN14
input_mux[14][25] => Mux6.IN14
input_mux[14][26] => Mux5.IN14
input_mux[14][27] => Mux4.IN14
input_mux[14][28] => Mux3.IN14
input_mux[14][29] => Mux2.IN14
input_mux[14][30] => Mux1.IN14
input_mux[14][31] => Mux0.IN14
input_mux[13][0] => Mux31.IN13
input_mux[13][1] => Mux30.IN13
input_mux[13][2] => Mux29.IN13
input_mux[13][3] => Mux28.IN13
input_mux[13][4] => Mux27.IN13
input_mux[13][5] => Mux26.IN13
input_mux[13][6] => Mux25.IN13
input_mux[13][7] => Mux24.IN13
input_mux[13][8] => Mux23.IN13
input_mux[13][9] => Mux22.IN13
input_mux[13][10] => Mux21.IN13
input_mux[13][11] => Mux20.IN13
input_mux[13][12] => Mux19.IN13
input_mux[13][13] => Mux18.IN13
input_mux[13][14] => Mux17.IN13
input_mux[13][15] => Mux16.IN13
input_mux[13][16] => Mux15.IN13
input_mux[13][17] => Mux14.IN13
input_mux[13][18] => Mux13.IN13
input_mux[13][19] => Mux12.IN13
input_mux[13][20] => Mux11.IN13
input_mux[13][21] => Mux10.IN13
input_mux[13][22] => Mux9.IN13
input_mux[13][23] => Mux8.IN13
input_mux[13][24] => Mux7.IN13
input_mux[13][25] => Mux6.IN13
input_mux[13][26] => Mux5.IN13
input_mux[13][27] => Mux4.IN13
input_mux[13][28] => Mux3.IN13
input_mux[13][29] => Mux2.IN13
input_mux[13][30] => Mux1.IN13
input_mux[13][31] => Mux0.IN13
input_mux[12][0] => Mux31.IN12
input_mux[12][1] => Mux30.IN12
input_mux[12][2] => Mux29.IN12
input_mux[12][3] => Mux28.IN12
input_mux[12][4] => Mux27.IN12
input_mux[12][5] => Mux26.IN12
input_mux[12][6] => Mux25.IN12
input_mux[12][7] => Mux24.IN12
input_mux[12][8] => Mux23.IN12
input_mux[12][9] => Mux22.IN12
input_mux[12][10] => Mux21.IN12
input_mux[12][11] => Mux20.IN12
input_mux[12][12] => Mux19.IN12
input_mux[12][13] => Mux18.IN12
input_mux[12][14] => Mux17.IN12
input_mux[12][15] => Mux16.IN12
input_mux[12][16] => Mux15.IN12
input_mux[12][17] => Mux14.IN12
input_mux[12][18] => Mux13.IN12
input_mux[12][19] => Mux12.IN12
input_mux[12][20] => Mux11.IN12
input_mux[12][21] => Mux10.IN12
input_mux[12][22] => Mux9.IN12
input_mux[12][23] => Mux8.IN12
input_mux[12][24] => Mux7.IN12
input_mux[12][25] => Mux6.IN12
input_mux[12][26] => Mux5.IN12
input_mux[12][27] => Mux4.IN12
input_mux[12][28] => Mux3.IN12
input_mux[12][29] => Mux2.IN12
input_mux[12][30] => Mux1.IN12
input_mux[12][31] => Mux0.IN12
input_mux[11][0] => Mux31.IN11
input_mux[11][1] => Mux30.IN11
input_mux[11][2] => Mux29.IN11
input_mux[11][3] => Mux28.IN11
input_mux[11][4] => Mux27.IN11
input_mux[11][5] => Mux26.IN11
input_mux[11][6] => Mux25.IN11
input_mux[11][7] => Mux24.IN11
input_mux[11][8] => Mux23.IN11
input_mux[11][9] => Mux22.IN11
input_mux[11][10] => Mux21.IN11
input_mux[11][11] => Mux20.IN11
input_mux[11][12] => Mux19.IN11
input_mux[11][13] => Mux18.IN11
input_mux[11][14] => Mux17.IN11
input_mux[11][15] => Mux16.IN11
input_mux[11][16] => Mux15.IN11
input_mux[11][17] => Mux14.IN11
input_mux[11][18] => Mux13.IN11
input_mux[11][19] => Mux12.IN11
input_mux[11][20] => Mux11.IN11
input_mux[11][21] => Mux10.IN11
input_mux[11][22] => Mux9.IN11
input_mux[11][23] => Mux8.IN11
input_mux[11][24] => Mux7.IN11
input_mux[11][25] => Mux6.IN11
input_mux[11][26] => Mux5.IN11
input_mux[11][27] => Mux4.IN11
input_mux[11][28] => Mux3.IN11
input_mux[11][29] => Mux2.IN11
input_mux[11][30] => Mux1.IN11
input_mux[11][31] => Mux0.IN11
input_mux[10][0] => Mux31.IN10
input_mux[10][1] => Mux30.IN10
input_mux[10][2] => Mux29.IN10
input_mux[10][3] => Mux28.IN10
input_mux[10][4] => Mux27.IN10
input_mux[10][5] => Mux26.IN10
input_mux[10][6] => Mux25.IN10
input_mux[10][7] => Mux24.IN10
input_mux[10][8] => Mux23.IN10
input_mux[10][9] => Mux22.IN10
input_mux[10][10] => Mux21.IN10
input_mux[10][11] => Mux20.IN10
input_mux[10][12] => Mux19.IN10
input_mux[10][13] => Mux18.IN10
input_mux[10][14] => Mux17.IN10
input_mux[10][15] => Mux16.IN10
input_mux[10][16] => Mux15.IN10
input_mux[10][17] => Mux14.IN10
input_mux[10][18] => Mux13.IN10
input_mux[10][19] => Mux12.IN10
input_mux[10][20] => Mux11.IN10
input_mux[10][21] => Mux10.IN10
input_mux[10][22] => Mux9.IN10
input_mux[10][23] => Mux8.IN10
input_mux[10][24] => Mux7.IN10
input_mux[10][25] => Mux6.IN10
input_mux[10][26] => Mux5.IN10
input_mux[10][27] => Mux4.IN10
input_mux[10][28] => Mux3.IN10
input_mux[10][29] => Mux2.IN10
input_mux[10][30] => Mux1.IN10
input_mux[10][31] => Mux0.IN10
input_mux[9][0] => Mux31.IN9
input_mux[9][1] => Mux30.IN9
input_mux[9][2] => Mux29.IN9
input_mux[9][3] => Mux28.IN9
input_mux[9][4] => Mux27.IN9
input_mux[9][5] => Mux26.IN9
input_mux[9][6] => Mux25.IN9
input_mux[9][7] => Mux24.IN9
input_mux[9][8] => Mux23.IN9
input_mux[9][9] => Mux22.IN9
input_mux[9][10] => Mux21.IN9
input_mux[9][11] => Mux20.IN9
input_mux[9][12] => Mux19.IN9
input_mux[9][13] => Mux18.IN9
input_mux[9][14] => Mux17.IN9
input_mux[9][15] => Mux16.IN9
input_mux[9][16] => Mux15.IN9
input_mux[9][17] => Mux14.IN9
input_mux[9][18] => Mux13.IN9
input_mux[9][19] => Mux12.IN9
input_mux[9][20] => Mux11.IN9
input_mux[9][21] => Mux10.IN9
input_mux[9][22] => Mux9.IN9
input_mux[9][23] => Mux8.IN9
input_mux[9][24] => Mux7.IN9
input_mux[9][25] => Mux6.IN9
input_mux[9][26] => Mux5.IN9
input_mux[9][27] => Mux4.IN9
input_mux[9][28] => Mux3.IN9
input_mux[9][29] => Mux2.IN9
input_mux[9][30] => Mux1.IN9
input_mux[9][31] => Mux0.IN9
input_mux[8][0] => Mux31.IN8
input_mux[8][1] => Mux30.IN8
input_mux[8][2] => Mux29.IN8
input_mux[8][3] => Mux28.IN8
input_mux[8][4] => Mux27.IN8
input_mux[8][5] => Mux26.IN8
input_mux[8][6] => Mux25.IN8
input_mux[8][7] => Mux24.IN8
input_mux[8][8] => Mux23.IN8
input_mux[8][9] => Mux22.IN8
input_mux[8][10] => Mux21.IN8
input_mux[8][11] => Mux20.IN8
input_mux[8][12] => Mux19.IN8
input_mux[8][13] => Mux18.IN8
input_mux[8][14] => Mux17.IN8
input_mux[8][15] => Mux16.IN8
input_mux[8][16] => Mux15.IN8
input_mux[8][17] => Mux14.IN8
input_mux[8][18] => Mux13.IN8
input_mux[8][19] => Mux12.IN8
input_mux[8][20] => Mux11.IN8
input_mux[8][21] => Mux10.IN8
input_mux[8][22] => Mux9.IN8
input_mux[8][23] => Mux8.IN8
input_mux[8][24] => Mux7.IN8
input_mux[8][25] => Mux6.IN8
input_mux[8][26] => Mux5.IN8
input_mux[8][27] => Mux4.IN8
input_mux[8][28] => Mux3.IN8
input_mux[8][29] => Mux2.IN8
input_mux[8][30] => Mux1.IN8
input_mux[8][31] => Mux0.IN8
input_mux[7][0] => Mux31.IN7
input_mux[7][1] => Mux30.IN7
input_mux[7][2] => Mux29.IN7
input_mux[7][3] => Mux28.IN7
input_mux[7][4] => Mux27.IN7
input_mux[7][5] => Mux26.IN7
input_mux[7][6] => Mux25.IN7
input_mux[7][7] => Mux24.IN7
input_mux[7][8] => Mux23.IN7
input_mux[7][9] => Mux22.IN7
input_mux[7][10] => Mux21.IN7
input_mux[7][11] => Mux20.IN7
input_mux[7][12] => Mux19.IN7
input_mux[7][13] => Mux18.IN7
input_mux[7][14] => Mux17.IN7
input_mux[7][15] => Mux16.IN7
input_mux[7][16] => Mux15.IN7
input_mux[7][17] => Mux14.IN7
input_mux[7][18] => Mux13.IN7
input_mux[7][19] => Mux12.IN7
input_mux[7][20] => Mux11.IN7
input_mux[7][21] => Mux10.IN7
input_mux[7][22] => Mux9.IN7
input_mux[7][23] => Mux8.IN7
input_mux[7][24] => Mux7.IN7
input_mux[7][25] => Mux6.IN7
input_mux[7][26] => Mux5.IN7
input_mux[7][27] => Mux4.IN7
input_mux[7][28] => Mux3.IN7
input_mux[7][29] => Mux2.IN7
input_mux[7][30] => Mux1.IN7
input_mux[7][31] => Mux0.IN7
input_mux[6][0] => Mux31.IN6
input_mux[6][1] => Mux30.IN6
input_mux[6][2] => Mux29.IN6
input_mux[6][3] => Mux28.IN6
input_mux[6][4] => Mux27.IN6
input_mux[6][5] => Mux26.IN6
input_mux[6][6] => Mux25.IN6
input_mux[6][7] => Mux24.IN6
input_mux[6][8] => Mux23.IN6
input_mux[6][9] => Mux22.IN6
input_mux[6][10] => Mux21.IN6
input_mux[6][11] => Mux20.IN6
input_mux[6][12] => Mux19.IN6
input_mux[6][13] => Mux18.IN6
input_mux[6][14] => Mux17.IN6
input_mux[6][15] => Mux16.IN6
input_mux[6][16] => Mux15.IN6
input_mux[6][17] => Mux14.IN6
input_mux[6][18] => Mux13.IN6
input_mux[6][19] => Mux12.IN6
input_mux[6][20] => Mux11.IN6
input_mux[6][21] => Mux10.IN6
input_mux[6][22] => Mux9.IN6
input_mux[6][23] => Mux8.IN6
input_mux[6][24] => Mux7.IN6
input_mux[6][25] => Mux6.IN6
input_mux[6][26] => Mux5.IN6
input_mux[6][27] => Mux4.IN6
input_mux[6][28] => Mux3.IN6
input_mux[6][29] => Mux2.IN6
input_mux[6][30] => Mux1.IN6
input_mux[6][31] => Mux0.IN6
input_mux[5][0] => Mux31.IN5
input_mux[5][1] => Mux30.IN5
input_mux[5][2] => Mux29.IN5
input_mux[5][3] => Mux28.IN5
input_mux[5][4] => Mux27.IN5
input_mux[5][5] => Mux26.IN5
input_mux[5][6] => Mux25.IN5
input_mux[5][7] => Mux24.IN5
input_mux[5][8] => Mux23.IN5
input_mux[5][9] => Mux22.IN5
input_mux[5][10] => Mux21.IN5
input_mux[5][11] => Mux20.IN5
input_mux[5][12] => Mux19.IN5
input_mux[5][13] => Mux18.IN5
input_mux[5][14] => Mux17.IN5
input_mux[5][15] => Mux16.IN5
input_mux[5][16] => Mux15.IN5
input_mux[5][17] => Mux14.IN5
input_mux[5][18] => Mux13.IN5
input_mux[5][19] => Mux12.IN5
input_mux[5][20] => Mux11.IN5
input_mux[5][21] => Mux10.IN5
input_mux[5][22] => Mux9.IN5
input_mux[5][23] => Mux8.IN5
input_mux[5][24] => Mux7.IN5
input_mux[5][25] => Mux6.IN5
input_mux[5][26] => Mux5.IN5
input_mux[5][27] => Mux4.IN5
input_mux[5][28] => Mux3.IN5
input_mux[5][29] => Mux2.IN5
input_mux[5][30] => Mux1.IN5
input_mux[5][31] => Mux0.IN5
input_mux[4][0] => Mux31.IN4
input_mux[4][1] => Mux30.IN4
input_mux[4][2] => Mux29.IN4
input_mux[4][3] => Mux28.IN4
input_mux[4][4] => Mux27.IN4
input_mux[4][5] => Mux26.IN4
input_mux[4][6] => Mux25.IN4
input_mux[4][7] => Mux24.IN4
input_mux[4][8] => Mux23.IN4
input_mux[4][9] => Mux22.IN4
input_mux[4][10] => Mux21.IN4
input_mux[4][11] => Mux20.IN4
input_mux[4][12] => Mux19.IN4
input_mux[4][13] => Mux18.IN4
input_mux[4][14] => Mux17.IN4
input_mux[4][15] => Mux16.IN4
input_mux[4][16] => Mux15.IN4
input_mux[4][17] => Mux14.IN4
input_mux[4][18] => Mux13.IN4
input_mux[4][19] => Mux12.IN4
input_mux[4][20] => Mux11.IN4
input_mux[4][21] => Mux10.IN4
input_mux[4][22] => Mux9.IN4
input_mux[4][23] => Mux8.IN4
input_mux[4][24] => Mux7.IN4
input_mux[4][25] => Mux6.IN4
input_mux[4][26] => Mux5.IN4
input_mux[4][27] => Mux4.IN4
input_mux[4][28] => Mux3.IN4
input_mux[4][29] => Mux2.IN4
input_mux[4][30] => Mux1.IN4
input_mux[4][31] => Mux0.IN4
input_mux[3][0] => Mux31.IN3
input_mux[3][1] => Mux30.IN3
input_mux[3][2] => Mux29.IN3
input_mux[3][3] => Mux28.IN3
input_mux[3][4] => Mux27.IN3
input_mux[3][5] => Mux26.IN3
input_mux[3][6] => Mux25.IN3
input_mux[3][7] => Mux24.IN3
input_mux[3][8] => Mux23.IN3
input_mux[3][9] => Mux22.IN3
input_mux[3][10] => Mux21.IN3
input_mux[3][11] => Mux20.IN3
input_mux[3][12] => Mux19.IN3
input_mux[3][13] => Mux18.IN3
input_mux[3][14] => Mux17.IN3
input_mux[3][15] => Mux16.IN3
input_mux[3][16] => Mux15.IN3
input_mux[3][17] => Mux14.IN3
input_mux[3][18] => Mux13.IN3
input_mux[3][19] => Mux12.IN3
input_mux[3][20] => Mux11.IN3
input_mux[3][21] => Mux10.IN3
input_mux[3][22] => Mux9.IN3
input_mux[3][23] => Mux8.IN3
input_mux[3][24] => Mux7.IN3
input_mux[3][25] => Mux6.IN3
input_mux[3][26] => Mux5.IN3
input_mux[3][27] => Mux4.IN3
input_mux[3][28] => Mux3.IN3
input_mux[3][29] => Mux2.IN3
input_mux[3][30] => Mux1.IN3
input_mux[3][31] => Mux0.IN3
input_mux[2][0] => Mux31.IN2
input_mux[2][1] => Mux30.IN2
input_mux[2][2] => Mux29.IN2
input_mux[2][3] => Mux28.IN2
input_mux[2][4] => Mux27.IN2
input_mux[2][5] => Mux26.IN2
input_mux[2][6] => Mux25.IN2
input_mux[2][7] => Mux24.IN2
input_mux[2][8] => Mux23.IN2
input_mux[2][9] => Mux22.IN2
input_mux[2][10] => Mux21.IN2
input_mux[2][11] => Mux20.IN2
input_mux[2][12] => Mux19.IN2
input_mux[2][13] => Mux18.IN2
input_mux[2][14] => Mux17.IN2
input_mux[2][15] => Mux16.IN2
input_mux[2][16] => Mux15.IN2
input_mux[2][17] => Mux14.IN2
input_mux[2][18] => Mux13.IN2
input_mux[2][19] => Mux12.IN2
input_mux[2][20] => Mux11.IN2
input_mux[2][21] => Mux10.IN2
input_mux[2][22] => Mux9.IN2
input_mux[2][23] => Mux8.IN2
input_mux[2][24] => Mux7.IN2
input_mux[2][25] => Mux6.IN2
input_mux[2][26] => Mux5.IN2
input_mux[2][27] => Mux4.IN2
input_mux[2][28] => Mux3.IN2
input_mux[2][29] => Mux2.IN2
input_mux[2][30] => Mux1.IN2
input_mux[2][31] => Mux0.IN2
input_mux[1][0] => Mux31.IN1
input_mux[1][1] => Mux30.IN1
input_mux[1][2] => Mux29.IN1
input_mux[1][3] => Mux28.IN1
input_mux[1][4] => Mux27.IN1
input_mux[1][5] => Mux26.IN1
input_mux[1][6] => Mux25.IN1
input_mux[1][7] => Mux24.IN1
input_mux[1][8] => Mux23.IN1
input_mux[1][9] => Mux22.IN1
input_mux[1][10] => Mux21.IN1
input_mux[1][11] => Mux20.IN1
input_mux[1][12] => Mux19.IN1
input_mux[1][13] => Mux18.IN1
input_mux[1][14] => Mux17.IN1
input_mux[1][15] => Mux16.IN1
input_mux[1][16] => Mux15.IN1
input_mux[1][17] => Mux14.IN1
input_mux[1][18] => Mux13.IN1
input_mux[1][19] => Mux12.IN1
input_mux[1][20] => Mux11.IN1
input_mux[1][21] => Mux10.IN1
input_mux[1][22] => Mux9.IN1
input_mux[1][23] => Mux8.IN1
input_mux[1][24] => Mux7.IN1
input_mux[1][25] => Mux6.IN1
input_mux[1][26] => Mux5.IN1
input_mux[1][27] => Mux4.IN1
input_mux[1][28] => Mux3.IN1
input_mux[1][29] => Mux2.IN1
input_mux[1][30] => Mux1.IN1
input_mux[1][31] => Mux0.IN1
input_mux[0][0] => Mux31.IN0
input_mux[0][1] => Mux30.IN0
input_mux[0][2] => Mux29.IN0
input_mux[0][3] => Mux28.IN0
input_mux[0][4] => Mux27.IN0
input_mux[0][5] => Mux26.IN0
input_mux[0][6] => Mux25.IN0
input_mux[0][7] => Mux24.IN0
input_mux[0][8] => Mux23.IN0
input_mux[0][9] => Mux22.IN0
input_mux[0][10] => Mux21.IN0
input_mux[0][11] => Mux20.IN0
input_mux[0][12] => Mux19.IN0
input_mux[0][13] => Mux18.IN0
input_mux[0][14] => Mux17.IN0
input_mux[0][15] => Mux16.IN0
input_mux[0][16] => Mux15.IN0
input_mux[0][17] => Mux14.IN0
input_mux[0][18] => Mux13.IN0
input_mux[0][19] => Mux12.IN0
input_mux[0][20] => Mux11.IN0
input_mux[0][21] => Mux10.IN0
input_mux[0][22] => Mux9.IN0
input_mux[0][23] => Mux8.IN0
input_mux[0][24] => Mux7.IN0
input_mux[0][25] => Mux6.IN0
input_mux[0][26] => Mux5.IN0
input_mux[0][27] => Mux4.IN0
input_mux[0][28] => Mux3.IN0
input_mux[0][29] => Mux2.IN0
input_mux[0][30] => Mux1.IN0
input_mux[0][31] => Mux0.IN0
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[0] => Mux16.IN36
sel[0] => Mux17.IN36
sel[0] => Mux18.IN36
sel[0] => Mux19.IN36
sel[0] => Mux20.IN36
sel[0] => Mux21.IN36
sel[0] => Mux22.IN36
sel[0] => Mux23.IN36
sel[0] => Mux24.IN36
sel[0] => Mux25.IN36
sel[0] => Mux26.IN36
sel[0] => Mux27.IN36
sel[0] => Mux28.IN36
sel[0] => Mux29.IN36
sel[0] => Mux30.IN36
sel[0] => Mux31.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[1] => Mux16.IN35
sel[1] => Mux17.IN35
sel[1] => Mux18.IN35
sel[1] => Mux19.IN35
sel[1] => Mux20.IN35
sel[1] => Mux21.IN35
sel[1] => Mux22.IN35
sel[1] => Mux23.IN35
sel[1] => Mux24.IN35
sel[1] => Mux25.IN35
sel[1] => Mux26.IN35
sel[1] => Mux27.IN35
sel[1] => Mux28.IN35
sel[1] => Mux29.IN35
sel[1] => Mux30.IN35
sel[1] => Mux31.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[2] => Mux16.IN34
sel[2] => Mux17.IN34
sel[2] => Mux18.IN34
sel[2] => Mux19.IN34
sel[2] => Mux20.IN34
sel[2] => Mux21.IN34
sel[2] => Mux22.IN34
sel[2] => Mux23.IN34
sel[2] => Mux24.IN34
sel[2] => Mux25.IN34
sel[2] => Mux26.IN34
sel[2] => Mux27.IN34
sel[2] => Mux28.IN34
sel[2] => Mux29.IN34
sel[2] => Mux30.IN34
sel[2] => Mux31.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[3] => Mux16.IN33
sel[3] => Mux17.IN33
sel[3] => Mux18.IN33
sel[3] => Mux19.IN33
sel[3] => Mux20.IN33
sel[3] => Mux21.IN33
sel[3] => Mux22.IN33
sel[3] => Mux23.IN33
sel[3] => Mux24.IN33
sel[3] => Mux25.IN33
sel[3] => Mux26.IN33
sel[3] => Mux27.IN33
sel[3] => Mux28.IN33
sel[3] => Mux29.IN33
sel[3] => Mux30.IN33
sel[3] => Mux31.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
sel[4] => Mux16.IN32
sel[4] => Mux17.IN32
sel[4] => Mux18.IN32
sel[4] => Mux19.IN32
sel[4] => Mux20.IN32
sel[4] => Mux21.IN32
sel[4] => Mux22.IN32
sel[4] => Mux23.IN32
sel[4] => Mux24.IN32
sel[4] => Mux25.IN32
sel[4] => Mux26.IN32
sel[4] => Mux27.IN32
sel[4] => Mux28.IN32
sel[4] => Mux29.IN32
sel[4] => Mux30.IN32
sel[4] => Mux31.IN32
s_mux[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
s_mux[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
s_mux[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
s_mux[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
s_mux[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
s_mux[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
s_mux[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
s_mux[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
s_mux[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
s_mux[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
s_mux[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
s_mux[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
s_mux[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
s_mux[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
s_mux[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
s_mux[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
s_mux[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
s_mux[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
s_mux[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
s_mux[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
s_mux[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
s_mux[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
s_mux[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
s_mux[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
s_mux[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
s_mux[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
s_mux[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
s_mux[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
s_mux[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
s_mux[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
s_mux[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
s_mux[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S
a[0] => s.IN0
a[0] => s.IN0
a[0] => s.IN0
a[0] => somador_nbits:SOMASUB.a[0]
a[0] => s[0].DATAB
a[1] => s.IN0
a[1] => s.IN0
a[1] => s.IN0
a[1] => somador_nbits:SOMASUB.a[1]
a[1] => s[1].DATAB
a[2] => s.IN0
a[2] => s.IN0
a[2] => s.IN0
a[2] => somador_nbits:SOMASUB.a[2]
a[2] => s[2].DATAB
a[3] => s.IN0
a[3] => s.IN0
a[3] => s.IN0
a[3] => somador_nbits:SOMASUB.a[3]
a[3] => s[3].DATAB
a[4] => s.IN0
a[4] => s.IN0
a[4] => s.IN0
a[4] => somador_nbits:SOMASUB.a[4]
a[4] => s[4].DATAB
a[5] => s.IN0
a[5] => s.IN0
a[5] => s.IN0
a[5] => somador_nbits:SOMASUB.a[5]
a[5] => s[5].DATAB
a[6] => s.IN0
a[6] => s.IN0
a[6] => s.IN0
a[6] => somador_nbits:SOMASUB.a[6]
a[6] => s[6].DATAB
a[7] => s.IN0
a[7] => s.IN0
a[7] => s.IN0
a[7] => somador_nbits:SOMASUB.a[7]
a[7] => s[7].DATAB
a[8] => s.IN0
a[8] => s.IN0
a[8] => s.IN0
a[8] => somador_nbits:SOMASUB.a[8]
a[8] => s[8].DATAB
a[9] => s.IN0
a[9] => s.IN0
a[9] => s.IN0
a[9] => somador_nbits:SOMASUB.a[9]
a[9] => s[9].DATAB
a[10] => s.IN0
a[10] => s.IN0
a[10] => s.IN0
a[10] => somador_nbits:SOMASUB.a[10]
a[10] => s[10].DATAB
a[11] => s.IN0
a[11] => s.IN0
a[11] => s.IN0
a[11] => somador_nbits:SOMASUB.a[11]
a[11] => s[11].DATAB
a[12] => s.IN0
a[12] => s.IN0
a[12] => s.IN0
a[12] => somador_nbits:SOMASUB.a[12]
a[12] => s[12].DATAB
a[13] => s.IN0
a[13] => s.IN0
a[13] => s.IN0
a[13] => somador_nbits:SOMASUB.a[13]
a[13] => s[13].DATAB
a[14] => s.IN0
a[14] => s.IN0
a[14] => s.IN0
a[14] => somador_nbits:SOMASUB.a[14]
a[14] => s[14].DATAB
a[15] => s.IN0
a[15] => s.IN0
a[15] => s.IN0
a[15] => somador_nbits:SOMASUB.a[15]
a[15] => s[15].DATAB
a[16] => s.IN0
a[16] => s.IN0
a[16] => s.IN0
a[16] => somador_nbits:SOMASUB.a[16]
a[16] => s[16].DATAB
a[17] => s.IN0
a[17] => s.IN0
a[17] => s.IN0
a[17] => somador_nbits:SOMASUB.a[17]
a[17] => s[17].DATAB
a[18] => s.IN0
a[18] => s.IN0
a[18] => s.IN0
a[18] => somador_nbits:SOMASUB.a[18]
a[18] => s[18].DATAB
a[19] => s.IN0
a[19] => s.IN0
a[19] => s.IN0
a[19] => somador_nbits:SOMASUB.a[19]
a[19] => s[19].DATAB
a[20] => s.IN0
a[20] => s.IN0
a[20] => s.IN0
a[20] => somador_nbits:SOMASUB.a[20]
a[20] => s[20].DATAB
a[21] => s.IN0
a[21] => s.IN0
a[21] => s.IN0
a[21] => somador_nbits:SOMASUB.a[21]
a[21] => s[21].DATAB
a[22] => s.IN0
a[22] => s.IN0
a[22] => s.IN0
a[22] => somador_nbits:SOMASUB.a[22]
a[22] => s[22].DATAB
a[23] => s.IN0
a[23] => s.IN0
a[23] => s.IN0
a[23] => somador_nbits:SOMASUB.a[23]
a[23] => s[23].DATAB
a[24] => s.IN0
a[24] => s.IN0
a[24] => s.IN0
a[24] => somador_nbits:SOMASUB.a[24]
a[24] => s[24].DATAB
a[25] => s.IN0
a[25] => s.IN0
a[25] => s.IN0
a[25] => somador_nbits:SOMASUB.a[25]
a[25] => s[25].DATAB
a[26] => s.IN0
a[26] => s.IN0
a[26] => s.IN0
a[26] => somador_nbits:SOMASUB.a[26]
a[26] => s[26].DATAB
a[27] => s.IN0
a[27] => s.IN0
a[27] => s.IN0
a[27] => somador_nbits:SOMASUB.a[27]
a[27] => s[27].DATAB
a[28] => s.IN0
a[28] => s.IN0
a[28] => s.IN0
a[28] => somador_nbits:SOMASUB.a[28]
a[28] => s[28].DATAB
a[29] => s.IN0
a[29] => s.IN0
a[29] => s.IN0
a[29] => somador_nbits:SOMASUB.a[29]
a[29] => s[29].DATAB
a[30] => s.IN0
a[30] => s.IN0
a[30] => s.IN0
a[30] => somador_nbits:SOMASUB.a[30]
a[30] => s[30].DATAB
a[31] => s.IN0
a[31] => s.IN0
a[31] => s.IN0
a[31] => somador_nbits:SOMASUB.a[31]
a[31] => s[31].DATAB
b[0] => s.IN1
b[0] => s.IN1
b[0] => s.IN1
b[0] => somador_nbits:SOMASUB.b[0]
b[0] => s[0].DATAB
b[0] => s[0].DATAB
b[1] => s.IN1
b[1] => s.IN1
b[1] => s.IN1
b[1] => somador_nbits:SOMASUB.b[1]
b[1] => s[1].DATAB
b[1] => s[1].DATAB
b[2] => s.IN1
b[2] => s.IN1
b[2] => s.IN1
b[2] => somador_nbits:SOMASUB.b[2]
b[2] => s[2].DATAB
b[2] => s[2].DATAB
b[3] => s.IN1
b[3] => s.IN1
b[3] => s.IN1
b[3] => somador_nbits:SOMASUB.b[3]
b[3] => s[3].DATAB
b[3] => s[3].DATAB
b[4] => s.IN1
b[4] => s.IN1
b[4] => s.IN1
b[4] => somador_nbits:SOMASUB.b[4]
b[4] => s[4].DATAB
b[4] => s[4].DATAB
b[5] => s.IN1
b[5] => s.IN1
b[5] => s.IN1
b[5] => somador_nbits:SOMASUB.b[5]
b[5] => s[5].DATAB
b[5] => s[5].DATAB
b[6] => s.IN1
b[6] => s.IN1
b[6] => s.IN1
b[6] => somador_nbits:SOMASUB.b[6]
b[6] => s[6].DATAB
b[6] => s[6].DATAB
b[7] => s.IN1
b[7] => s.IN1
b[7] => s.IN1
b[7] => somador_nbits:SOMASUB.b[7]
b[7] => s[7].DATAB
b[7] => s[7].DATAB
b[8] => s.IN1
b[8] => s.IN1
b[8] => s.IN1
b[8] => somador_nbits:SOMASUB.b[8]
b[8] => s[8].DATAB
b[8] => s[8].DATAB
b[9] => s.IN1
b[9] => s.IN1
b[9] => s.IN1
b[9] => somador_nbits:SOMASUB.b[9]
b[9] => s[9].DATAB
b[9] => s[9].DATAB
b[10] => s.IN1
b[10] => s.IN1
b[10] => s.IN1
b[10] => somador_nbits:SOMASUB.b[10]
b[10] => s[10].DATAB
b[10] => s[10].DATAB
b[11] => s.IN1
b[11] => s.IN1
b[11] => s.IN1
b[11] => somador_nbits:SOMASUB.b[11]
b[11] => s[11].DATAB
b[11] => s[11].DATAB
b[12] => s.IN1
b[12] => s.IN1
b[12] => s.IN1
b[12] => somador_nbits:SOMASUB.b[12]
b[12] => s[12].DATAB
b[12] => s[12].DATAB
b[13] => s.IN1
b[13] => s.IN1
b[13] => s.IN1
b[13] => somador_nbits:SOMASUB.b[13]
b[13] => s[13].DATAB
b[13] => s[13].DATAB
b[14] => s.IN1
b[14] => s.IN1
b[14] => s.IN1
b[14] => somador_nbits:SOMASUB.b[14]
b[14] => s[14].DATAB
b[14] => s[14].DATAB
b[15] => s.IN1
b[15] => s.IN1
b[15] => s.IN1
b[15] => somador_nbits:SOMASUB.b[15]
b[15] => s[15].DATAB
b[15] => s[15].DATAB
b[16] => s.IN1
b[16] => s.IN1
b[16] => s.IN1
b[16] => somador_nbits:SOMASUB.b[16]
b[16] => s[16].DATAB
b[16] => s[16].DATAB
b[17] => s.IN1
b[17] => s.IN1
b[17] => s.IN1
b[17] => somador_nbits:SOMASUB.b[17]
b[17] => s[17].DATAB
b[17] => s[17].DATAB
b[18] => s.IN1
b[18] => s.IN1
b[18] => s.IN1
b[18] => somador_nbits:SOMASUB.b[18]
b[18] => s[18].DATAB
b[18] => s[18].DATAB
b[19] => s.IN1
b[19] => s.IN1
b[19] => s.IN1
b[19] => somador_nbits:SOMASUB.b[19]
b[19] => s[19].DATAB
b[19] => s[19].DATAB
b[20] => s.IN1
b[20] => s.IN1
b[20] => s.IN1
b[20] => somador_nbits:SOMASUB.b[20]
b[20] => s[20].DATAB
b[20] => s[20].DATAB
b[21] => s.IN1
b[21] => s.IN1
b[21] => s.IN1
b[21] => somador_nbits:SOMASUB.b[21]
b[21] => s[21].DATAB
b[21] => s[21].DATAB
b[22] => s.IN1
b[22] => s.IN1
b[22] => s.IN1
b[22] => somador_nbits:SOMASUB.b[22]
b[22] => s[22].DATAB
b[22] => s[22].DATAB
b[23] => s.IN1
b[23] => s.IN1
b[23] => s.IN1
b[23] => somador_nbits:SOMASUB.b[23]
b[23] => s[23].DATAB
b[23] => s[23].DATAB
b[24] => s.IN1
b[24] => s.IN1
b[24] => s.IN1
b[24] => somador_nbits:SOMASUB.b[24]
b[24] => s[24].DATAB
b[24] => s[24].DATAB
b[25] => s.IN1
b[25] => s.IN1
b[25] => s.IN1
b[25] => somador_nbits:SOMASUB.b[25]
b[25] => s[25].DATAB
b[25] => s[25].DATAB
b[26] => s.IN1
b[26] => s.IN1
b[26] => s.IN1
b[26] => somador_nbits:SOMASUB.b[26]
b[26] => s[26].DATAB
b[26] => s[26].DATAB
b[27] => s.IN1
b[27] => s.IN1
b[27] => s.IN1
b[27] => somador_nbits:SOMASUB.b[27]
b[27] => s[27].DATAB
b[27] => s[27].DATAB
b[28] => s.IN1
b[28] => s.IN1
b[28] => s.IN1
b[28] => somador_nbits:SOMASUB.b[28]
b[28] => s[28].DATAB
b[28] => s[28].DATAB
b[29] => s.IN1
b[29] => s.IN1
b[29] => s.IN1
b[29] => somador_nbits:SOMASUB.b[29]
b[29] => s[29].DATAB
b[29] => s[29].DATAB
b[30] => s.IN1
b[30] => s.IN1
b[30] => s.IN1
b[30] => somador_nbits:SOMASUB.b[30]
b[30] => s[30].DATAB
b[30] => s[30].DATAB
b[31] => s.IN1
b[31] => s.IN1
b[31] => s.IN1
b[31] => somador_nbits:SOMASUB.b[31]
b[31] => s[31].DATAB
b[31] => s[31].DATAB
sel[0] => Equal0.IN5
sel[0] => Equal1.IN5
sel[0] => Equal2.IN5
sel[0] => Equal3.IN5
sel[0] => Equal4.IN5
sel[0] => Equal5.IN5
sel[0] => Equal6.IN5
sel[0] => Equal7.IN5
sel[0] => somador_nbits:SOMASUB.c0
sel[1] => Equal0.IN4
sel[1] => Equal1.IN4
sel[1] => Equal2.IN4
sel[1] => Equal3.IN4
sel[1] => Equal4.IN4
sel[1] => Equal5.IN4
sel[1] => Equal6.IN4
sel[1] => Equal7.IN4
sel[2] => Equal0.IN3
sel[2] => Equal1.IN3
sel[2] => Equal2.IN3
sel[2] => Equal3.IN3
sel[2] => Equal4.IN3
sel[2] => Equal5.IN3
sel[2] => Equal6.IN3
sel[2] => Equal7.IN3
negative <= negative.DB_MAX_OUTPUT_PORT_TYPE
zero <= comb.DB_MAX_OUTPUT_PORT_TYPE
cout <= somador_nbits:SOMASUB.c4
overflow <= somador_nbits:SOMASUB.overflow
s[0] <= s[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= s[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= s[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= s[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= s[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= s[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= s[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= s[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= s[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= s[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= s[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= s[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= s[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= s[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= s[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= s[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= s[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= s[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= s[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[22] <= s[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[23] <= s[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[24] <= s[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[25] <= s[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[26] <= s[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[27] <= s[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[28] <= s[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[29] <= s[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[30] <= s[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
s[31] <= s[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => G1.IN0
c0 => somador:G1:0:SCs.cin
a[0] => somador:G1:0:SCs.a
a[1] => somador:G1:1:SCs.a
a[2] => somador:G1:2:SCs.a
a[3] => somador:G1:3:SCs.a
a[4] => somador:G1:4:SCs.a
a[5] => somador:G1:5:SCs.a
a[6] => somador:G1:6:SCs.a
a[7] => somador:G1:7:SCs.a
a[8] => somador:G1:8:SCs.a
a[9] => somador:G1:9:SCs.a
a[10] => somador:G1:10:SCs.a
a[11] => somador:G1:11:SCs.a
a[12] => somador:G1:12:SCs.a
a[13] => somador:G1:13:SCs.a
a[14] => somador:G1:14:SCs.a
a[15] => somador:G1:15:SCs.a
a[16] => somador:G1:16:SCs.a
a[17] => somador:G1:17:SCs.a
a[18] => somador:G1:18:SCs.a
a[19] => somador:G1:19:SCs.a
a[20] => somador:G1:20:SCs.a
a[21] => somador:G1:21:SCs.a
a[22] => somador:G1:22:SCs.a
a[23] => somador:G1:23:SCs.a
a[24] => somador:G1:24:SCs.a
a[25] => somador:G1:25:SCs.a
a[26] => somador:G1:26:SCs.a
a[27] => somador:G1:27:SCs.a
a[28] => somador:G1:28:SCs.a
a[29] => somador:G1:29:SCs.a
a[30] => somador:G1:30:SCs.a
a[31] => somador:G1:31:SCs.a
b[0] => G1.IN1
b[1] => G1.IN1
b[2] => G1.IN1
b[3] => G1.IN1
b[4] => G1.IN1
b[5] => G1.IN1
b[6] => G1.IN1
b[7] => G1.IN1
b[8] => G1.IN1
b[9] => G1.IN1
b[10] => G1.IN1
b[11] => G1.IN1
b[12] => G1.IN1
b[13] => G1.IN1
b[14] => G1.IN1
b[15] => G1.IN1
b[16] => G1.IN1
b[17] => G1.IN1
b[18] => G1.IN1
b[19] => G1.IN1
b[20] => G1.IN1
b[21] => G1.IN1
b[22] => G1.IN1
b[23] => G1.IN1
b[24] => G1.IN1
b[25] => G1.IN1
b[26] => G1.IN1
b[27] => G1.IN1
b[28] => G1.IN1
b[29] => G1.IN1
b[30] => G1.IN1
b[31] => G1.IN1
s[0] <= somador:G1:0:SCs.s
s[1] <= somador:G1:1:SCs.s
s[2] <= somador:G1:2:SCs.s
s[3] <= somador:G1:3:SCs.s
s[4] <= somador:G1:4:SCs.s
s[5] <= somador:G1:5:SCs.s
s[6] <= somador:G1:6:SCs.s
s[7] <= somador:G1:7:SCs.s
s[8] <= somador:G1:8:SCs.s
s[9] <= somador:G1:9:SCs.s
s[10] <= somador:G1:10:SCs.s
s[11] <= somador:G1:11:SCs.s
s[12] <= somador:G1:12:SCs.s
s[13] <= somador:G1:13:SCs.s
s[14] <= somador:G1:14:SCs.s
s[15] <= somador:G1:15:SCs.s
s[16] <= somador:G1:16:SCs.s
s[17] <= somador:G1:17:SCs.s
s[18] <= somador:G1:18:SCs.s
s[19] <= somador:G1:19:SCs.s
s[20] <= somador:G1:20:SCs.s
s[21] <= somador:G1:21:SCs.s
s[22] <= somador:G1:22:SCs.s
s[23] <= somador:G1:23:SCs.s
s[24] <= somador:G1:24:SCs.s
s[25] <= somador:G1:25:SCs.s
s[26] <= somador:G1:26:SCs.s
s[27] <= somador:G1:27:SCs.s
s[28] <= somador:G1:28:SCs.s
s[29] <= somador:G1:29:SCs.s
s[30] <= somador:G1:30:SCs.s
s[31] <= somador:G1:31:SCs.s
c4 <= somador:G1:31:SCs.cout
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:0:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:1:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:2:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:3:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:4:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:5:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:6:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:7:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:8:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:9:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:10:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:11:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:12:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:13:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:14:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:15:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:16:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:17:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:18:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:19:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:20:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:21:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:22:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:23:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:24:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:25:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:26:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:27:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:28:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:29:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:30:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|ula:ULA_S|somador_nbits:SOMASUB|somador:\G1:31:SCs
cin => cout.IN0
cin => cout.IN0
cin => s.IN1
a => cout.IN0
a => cout.IN1
a => s.IN0
b => cout.IN1
b => cout.IN1
b => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|datapath|mux_2x1:MUX_C
a[0] => dataOut.DATAB
a[1] => dataOut.DATAB
a[2] => dataOut.DATAB
a[3] => dataOut.DATAB
a[4] => dataOut.DATAB
a[5] => dataOut.DATAB
a[6] => dataOut.DATAB
a[7] => dataOut.DATAB
a[8] => dataOut.DATAB
a[9] => dataOut.DATAB
a[10] => dataOut.DATAB
a[11] => dataOut.DATAB
a[12] => dataOut.DATAB
a[13] => dataOut.DATAB
a[14] => dataOut.DATAB
a[15] => dataOut.DATAB
a[16] => dataOut.DATAB
a[17] => dataOut.DATAB
a[18] => dataOut.DATAB
a[19] => dataOut.DATAB
a[20] => dataOut.DATAB
a[21] => dataOut.DATAB
a[22] => dataOut.DATAB
a[23] => dataOut.DATAB
a[24] => dataOut.DATAB
a[25] => dataOut.DATAB
a[26] => dataOut.DATAB
a[27] => dataOut.DATAB
a[28] => dataOut.DATAB
a[29] => dataOut.DATAB
a[30] => dataOut.DATAB
a[31] => dataOut.DATAB
b[0] => dataOut.DATAA
b[1] => dataOut.DATAA
b[2] => dataOut.DATAA
b[3] => dataOut.DATAA
b[4] => dataOut.DATAA
b[5] => dataOut.DATAA
b[6] => dataOut.DATAA
b[7] => dataOut.DATAA
b[8] => dataOut.DATAA
b[9] => dataOut.DATAA
b[10] => dataOut.DATAA
b[11] => dataOut.DATAA
b[12] => dataOut.DATAA
b[13] => dataOut.DATAA
b[14] => dataOut.DATAA
b[15] => dataOut.DATAA
b[16] => dataOut.DATAA
b[17] => dataOut.DATAA
b[18] => dataOut.DATAA
b[19] => dataOut.DATAA
b[20] => dataOut.DATAA
b[21] => dataOut.DATAA
b[22] => dataOut.DATAA
b[23] => dataOut.DATAA
b[24] => dataOut.DATAA
b[25] => dataOut.DATAA
b[26] => dataOut.DATAA
b[27] => dataOut.DATAA
b[28] => dataOut.DATAA
b[29] => dataOut.DATAA
b[30] => dataOut.DATAA
b[31] => dataOut.DATAA
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
sel => dataOut.OUTPUTSELECT
dataOut[0] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= dataOut.DB_MAX_OUTPUT_PORT_TYPE


