

================================================================
== Vitis HLS Report for 'read_in_Pipeline_read_file'
================================================================
* Date:           Thu Oct  5 15:01:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.534 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        3|   250002|  30.000 ns|  2.500 ms|    3|  250002|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- read_file  |        1|   250000|         2|          1|          1|  1 ~ 250000|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      80|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      24|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      24|     134|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_3_fu_94_p2                    |         +|   0|  0|  28|          21|           4|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_150                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_78_p2              |      icmp|   0|  0|  15|          21|          18|
    |icmp_ln1031_fu_88_p2              |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  80|         110|          91|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_2   |   9|          2|   21|         42|
    |i_V_fu_46                |   9|          2|   21|         42|
    |in_buffer74_blk_n        |   9|          2|    1|          2|
    |in_r_blk_n               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   46|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_fu_46                |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  read_in_Pipeline_read_file|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  read_in_Pipeline_read_file|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  read_in_Pipeline_read_file|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  read_in_Pipeline_read_file|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  read_in_Pipeline_read_file|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  read_in_Pipeline_read_file|  return value|
|in_r_dout                   |   in|   64|     ap_fifo|                        in_r|       pointer|
|in_r_empty_n                |   in|    1|     ap_fifo|                        in_r|       pointer|
|in_r_read                   |  out|    1|     ap_fifo|                        in_r|       pointer|
|in_buffer74_din             |  out|   64|     ap_fifo|                 in_buffer74|       pointer|
|in_buffer74_num_data_valid  |   in|    6|     ap_fifo|                 in_buffer74|       pointer|
|in_buffer74_fifo_cap        |   in|    6|     ap_fifo|                 in_buffer74|       pointer|
|in_buffer74_full_n          |   in|    1|     ap_fifo|                 in_buffer74|       pointer|
|in_buffer74_write           |  out|    1|     ap_fifo|                 in_buffer74|       pointer|
|size_V                      |   in|   64|     ap_none|                      size_V|        scalar|
+----------------------------+-----+-----+------------+----------------------------+--------------+

