# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

CM33 Secure vector table address (cm33_vtor_addr): "0x0"
CM33 Non-secure vector table address (cm33_vtor_ns_addr): "0x0"
CM33 Interrupt target non-secure register 0 (cm33_nvic_itns0): "0x0"
CM33 Interrupt target non-secure register 1 (cm33_nvic_itns1): "0x0"
MPU Control Register (cm33_mpu_ctrl): "0x0"
MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0): "0x0"
MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1): "0x0"
MPU Region 0 Base Address Register (cm33_mpu_rbar0): "0x0"
MPU Region 0 Limit Address Register (cm33_mpu_rlar0): "0x0"
MPU Region 1 Base Address Register (cm33_mpu_rbar1): "0x0"
MPU Region 1 Limit Address Register (cm33_mpu_rlar1): "0x0"
MPU Region 2 Base Address Register (cm33_mpu_rbar2): "0x0"
MPU Region 2 Limit Address Register (cm33_mpu_rlar2): "0x0"
MPU Region 3 Base Address Register (cm33_mpu_rbar3): "0x0"
MPU Region 3 Limit Address Register (cm33_mpu_rlar3): "0x0"
MPU Region 4 Base Address Register (cm33_mpu_rbar4): "0x0"
MPU Region 4 Limit Address Register (cm33_mpu_rlar4): "0x0"
MPU Region 5 Base Address Register (cm33_mpu_rbar5): "0x0"
MPU Region 5 Limit Address Register (cm33_mpu_rlar5): "0x0"
MPU Region 6 Base Address Register (cm33_mpu_rbar6): "0x0"
MPU Region 6 Limit Address Register (cm33_mpu_rlar6): "0x0"
MPU Region 7 Base Address Register (cm33_mpu_rbar7): "0x0"
MPU Region 7 Limit Address Register (cm33_mpu_rlar7): "0x0"
Non-secure MPU Control Register (cm33_mpu_ctrl_ns): "0x0"
Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns): "0x0"
Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns): "0x0"
Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns): "0x0"
Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns): "0x0"
Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns): "0x0"
Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns): "0x0"
Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns): "0x0"
Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns): "0x0"
Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns): "0x0"
Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns): "0x0"
Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns): "0x0"
Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns): "0x0"
Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns): "0x0"
Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns): "0x0"
Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns): "0x0"
Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns): "0x0"
Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns): "0x0"
Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns): "0x0"
SAU Control Register (cm33_sau_ctrl): "0x0"
SAU Region 0 Base Address Register (cm33_sau_rbar0): "0x0"
SAU Region 0 Limit Address Register (cm33_sau_rlar0): "0x0"
SAU Region 1 Base Address Register (cm33_sau_rbar1): "0x0"
SAU Region 1 Limit Address Register (cm33_sau_rlar1): "0x0"
SAU Region 2 Base Address Register (cm33_sau_rbar2): "0x0"
SAU Region 2 Limit Address Register (cm33_sau_rlar2): "0x0"
SAU Region 3 Base Address Register (cm33_sau_rbar3): "0x0"
SAU Region 3 Limit Address Register (cm33_sau_rlar3): "0x0"
SAU Region 4 Base Address Register (cm33_sau_rbar4): "0x0"
SAU Region 4 Limit Address Register (cm33_sau_rlar4): "0x0"
SAU Region 5 Base Address Register (cm33_sau_rbar5): "0x0"
SAU Region 5 Limit Address Register (cm33_sau_rlar5): "0x0"
SAU Region 6 Base Address Register (cm33_sau_rbar6): "0x0"
SAU Region 6 Limit Address Register (cm33_sau_rlar6): "0x0"
SAU Region 7 Base Address Register (cm33_sau_rbar7): "0x0"
SAU Region 7 Limit Address Register (cm33_sau_rlar7): "0x0"
FLASH/ROM Slave Rule Register 0 (flash_rom_slave_rule): "0x0"
FLASH Memory Rule Register 0 (flash_mem_rule0): "0x0"
FLASH Memory Rule Register 1 (flash_mem_rule1): "0x0"
FLASH Memory Rule Register 2 (flash_mem_rule2): "0x0"
ROM Memory Rule Register 0 (rom_mem_rule0): "0x0"
ROM Memory Rule Register 1 (rom_mem_rule1): "0x0"
ROM Memory Rule Register 2 (rom_mem_rule2): "0x0"
ROM Memory Rule Register 3 (rom_mem_rule3): "0x0"
RAMX Slave Rule Register (ramx_slave_rule): "0x0"
RAMX Memory Rule Register 0 (ramx_mem_rule): "0x0"
RAM0 Slave Rule Register (ram0_slave_rule): "0x0"
RAM0 Memory Rule Register 0 (ram0_mem_rule): "0x0"
RAM1 Slave Rule Register (ram1_slave_rule): "0x0"
RAM1 Memory Rule Register 0 (ram1_mem_rule): "0x0"
RAM2 Slave Rule Register (ram2_slave_rule): "0x0"
RAM2 Memory Rule Register 0 (ram2_mem_rule): "0x0"
RAM3 Slave Rule Register (ram3_slave_rule): "0x0"
RAM3 Memory Rule Register 0 (ram3_mem_rule): "0x0"
APB Bridge Group Slave Rule Register (apb_grp_slave_rule): "0x0"
APB Bridge Group 0 Memory Rule Register 0 (apb_grp0_mem_rule0): "0x0"
APB Bridge Group 0 Memory Rule Register 1 (apb_grp0_mem_rule1): "0x0"
APB Bridge Group 0 Memory Rule Register 2 (apb_grp0_mem_rule2): "0x0"
APB Bridge Group 0 Memory Rule Register 3 (apb_grp0_mem_rule3): "0x0"
APB Bridge Group 1 Memory Rule Register 0 (apb_grp1_mem_rule0): "0x0"
APB Bridge Group 1 Memory Rule Register 1 (apb_grp1_mem_rule1): "0x0"
APB Bridge Group 1 Memory Rule Register 2 (apb_grp1_mem_rule2): "0x0"
APB Bridge Group 1 Memory Rule Register 3 (apb_grp1_mem_rule3): "0x0"
AHB Peripherals 0 Slave Rule Register 0 (ahb_periph0_slave_rule0): "0x0"
AHB Peripherals 0 Slave Rule Register 1 (ahb_periph0_slave_rule1): "0x0"
AHB Peripherals 1 Slave Rule Register 0 (ahb_periph1_slave_rule0): "0x0"
AHB Peripherals 1 Slave Rule Register 1 (ahb_periph1_slave_rule1): "0x0"
AHB Peripherals 2 Slave Rule Register 0 (ahb_periph2_slave_rule0): "0x0"
AHB Peripherals 2 Slave Rule Register 1 (ahb_periph2_slave_rule1): "0x0"
AHB Peripherals 2 Memory Rule Register 0 (ahb_periph2_mem_rule): "0x0"
Secure GPIO Register 0 (sec_gp_reg0): "0x0"
Secure GPIO Register 1 (sec_gp_reg1): "0x0"
Secure GPIO Register 2 (sec_gp_reg2): "0x0"
Secure GPIO Lock Register (sec_gp_reg_lock): "0x0"
Master Secure Level Register (master_sec_reg): "0x80000000"
Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): "0xbfffffff"
CM33 Lock Control Register (cm33_lock_reg): "0x800002aa"
Secure Control Duplicate Register (misc_ctrl_dp_reg): "0xaaaa"
Secure Control Register (misc_ctrl_reg): "0xaaaa"
Miscellaneous TZM settings (misc_tzm_settings): "0x0"
