// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "04/19/2016 00:50:04"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_NANO (
	CLOCK_50,
	LED,
	KEY,
	SW,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	EPCS_ASDO,
	EPCS_DATA0,
	EPCS_DCLK,
	EPCS_NCSO,
	G_SENSOR_CS_N,
	G_SENSOR_INT,
	I2C_SCLK,
	I2C_SDAT,
	ADC_CS_N,
	ADC_SADDR,
	ADC_SCLK,
	ADC_SDAT,
	GPIO_2,
	GPIO_2_IN,
	GPIO_0,
	GPIO_0_IN,
	GPIO_1,
	GPIO_1_IN);
input 	CLOCK_50;
output 	[7:0] LED;
input 	[1:0] KEY;
input 	[3:0] SW;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	[1:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	EPCS_ASDO;
input 	EPCS_DATA0;
output 	EPCS_DCLK;
output 	EPCS_NCSO;
output 	G_SENSOR_CS_N;
input 	G_SENSOR_INT;
output 	I2C_SCLK;
inout 	I2C_SDAT;
output 	ADC_CS_N;
output 	ADC_SADDR;
output 	ADC_SCLK;
input 	ADC_SDAT;
inout 	[12:0] GPIO_2;
input 	[2:0] GPIO_2_IN;
inout 	[33:0] GPIO_0;
input 	[1:0] GPIO_0_IN;
inout 	[33:0] GPIO_1;
input 	[1:0] GPIO_1_IN;

// Design Ports Information
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EPCS_ASDO	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_DATA0	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_DCLK	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EPCS_NCSO	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// G_SENSOR_INT	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_CS_N	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SADDR	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_SCLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2_IN[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[1]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_2_IN[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_0_IN[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO_1_IN[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[8]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_2[12]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[2]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[15]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[16]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[17]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[18]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[22]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_0[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[4]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[5]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[10]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[12]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[16]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[19]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[20]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[21]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[24]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[25]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[27]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[28]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[29]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[32]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO_1[33]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SDAT	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE0_NANO_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \EPCS_DATA0~input_o ;
wire \G_SENSOR_INT~input_o ;
wire \GPIO_2_IN[0]~input_o ;
wire \GPIO_2_IN[1]~input_o ;
wire \GPIO_2_IN[2]~input_o ;
wire \GPIO_0_IN[0]~input_o ;
wire \GPIO_0_IN[1]~input_o ;
wire \GPIO_1_IN[0]~input_o ;
wire \GPIO_1_IN[1]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \I2C_SDAT~input_o ;
wire \GPIO_2[0]~input_o ;
wire \GPIO_2[1]~input_o ;
wire \GPIO_2[2]~input_o ;
wire \GPIO_2[3]~input_o ;
wire \GPIO_2[4]~input_o ;
wire \GPIO_2[5]~input_o ;
wire \GPIO_2[6]~input_o ;
wire \GPIO_2[7]~input_o ;
wire \GPIO_2[8]~input_o ;
wire \GPIO_2[9]~input_o ;
wire \GPIO_2[10]~input_o ;
wire \GPIO_2[11]~input_o ;
wire \GPIO_2[12]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \KEY[1]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \U0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \ADC_SDAT~input_o ;
wire \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \U1|cont[0]~3_combout ;
wire \SW[2]~input_o ;
wire \U1|go_en~feeder_combout ;
wire \SW[3]~input_o ;
wire \U1|go_en~q ;
wire \U1|cont[1]~2_combout ;
wire \U1|cont[2]~1_combout ;
wire \U1|cont[3]~0_combout ;
wire \U1|m_cont[3]~feeder_combout ;
wire \U1|Equal4~1_combout ;
wire \U1|adc_data[4]~0_combout ;
wire \U1|led[0]~feeder_combout ;
wire \U1|Equal4~0_combout ;
wire \KEY[0]~input_o ;
wire \address_sig[0]~12_combout ;
wire \address_sig[1]~4_combout ;
wire \address_sig[1]~5 ;
wire \address_sig[2]~6_combout ;
wire \address_sig[2]~7 ;
wire \address_sig[3]~8_combout ;
wire \address_sig[3]~9 ;
wire \address_sig[4]~10_combout ;
wire \U1|Equal4~2_combout ;
wire \U1|adc_data[5]~1_combout ;
wire \U1|Equal4~3_combout ;
wire \U1|adc_data[6]~2_combout ;
wire \U1|Equal4~4_combout ;
wire \U1|adc_data[7]~3_combout ;
wire \U1|led[3]~feeder_combout ;
wire \U1|Equal4~5_combout ;
wire \U1|adc_data[8]~4_combout ;
wire \U1|Equal4~6_combout ;
wire \U1|adc_data[9]~5_combout ;
wire \U1|led[5]~feeder_combout ;
wire \U1|Equal4~7_combout ;
wire \U1|adc_data[10]~6_combout ;
wire \U1|led[6]~feeder_combout ;
wire \U1|Equal4~8_combout ;
wire \U1|adc_data[11]~7_combout ;
wire \U1|led[7]~feeder_combout ;
wire \U1|oSCLK~0_combout ;
wire [7:0] \ram_inst|altsyncram_component|auto_generated|q_a ;
wire [4:0] \U0|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] address_sig;
wire [7:0] \U1|led ;
wire [11:0] \U1|adc_data ;
wire [3:0] \U1|m_cont ;
wire [3:0] \U1|cont ;

wire [17:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \U0|altpll_component|auto_generated|pll1_CLK_bus ;

assign \ram_inst|altsyncram_component|auto_generated|q_a [0] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [1] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram_inst|altsyncram_component|auto_generated|q_a [2] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram_inst|altsyncram_component|auto_generated|q_a [3] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram_inst|altsyncram_component|auto_generated|q_a [4] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram_inst|altsyncram_component|auto_generated|q_a [5] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram_inst|altsyncram_component|auto_generated|q_a [6] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram_inst|altsyncram_component|auto_generated|q_a [7] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \U0|altpll_component|auto_generated|wire_pll1_clk [0] = \U0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [1] = \U0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [2] = \U0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [3] = \U0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \U0|altpll_component|auto_generated|wire_pll1_clk [4] = \U0|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\ram_inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \EPCS_ASDO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_ASDO),
	.obar());
// synopsys translate_off
defparam \EPCS_ASDO~output .bus_hold = "false";
defparam \EPCS_ASDO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \EPCS_DCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_DCLK),
	.obar());
// synopsys translate_off
defparam \EPCS_DCLK~output .bus_hold = "false";
defparam \EPCS_DCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneive_io_obuf \EPCS_NCSO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EPCS_NCSO),
	.obar());
// synopsys translate_off
defparam \EPCS_NCSO~output .bus_hold = "false";
defparam \EPCS_NCSO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \G_SENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G_SENSOR_CS_N),
	.obar());
// synopsys translate_off
defparam \G_SENSOR_CS_N~output .bus_hold = "false";
defparam \G_SENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \ADC_CS_N~output (
	.i(!\U1|go_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \ADC_SADDR~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SADDR),
	.obar());
// synopsys translate_off
defparam \ADC_SADDR~output .bus_hold = "false";
defparam \ADC_SADDR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ADC_SCLK~output (
	.i(\U1|oSCLK~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \GPIO_2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[0]~output .bus_hold = "false";
defparam \GPIO_2[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \GPIO_2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[1]~output .bus_hold = "false";
defparam \GPIO_2[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \GPIO_2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[2]~output .bus_hold = "false";
defparam \GPIO_2[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \GPIO_2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[3]~output .bus_hold = "false";
defparam \GPIO_2[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \GPIO_2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[4]~output .bus_hold = "false";
defparam \GPIO_2[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \GPIO_2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[5]~output .bus_hold = "false";
defparam \GPIO_2[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \GPIO_2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[6]~output .bus_hold = "false";
defparam \GPIO_2[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \GPIO_2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[7]~output .bus_hold = "false";
defparam \GPIO_2[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \GPIO_2[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[8]~output .bus_hold = "false";
defparam \GPIO_2[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \GPIO_2[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[9]~output .bus_hold = "false";
defparam \GPIO_2[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \GPIO_2[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[10]~output .bus_hold = "false";
defparam \GPIO_2[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \GPIO_2[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[11]~output .bus_hold = "false";
defparam \GPIO_2[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \GPIO_2[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_2[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_2[12]~output .bus_hold = "false";
defparam \GPIO_2[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \U0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\U0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\U0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\U0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \U0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \U0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \U0|altpll_component|auto_generated|pll1 .c0_high = 150;
defparam \U0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \U0|altpll_component|auto_generated|pll1 .c0_low = 150;
defparam \U0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \U0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_high = 150;
defparam \U0|altpll_component|auto_generated|pll1 .c1_initial = 151;
defparam \U0|altpll_component|auto_generated|pll1 .c1_low = 150;
defparam \U0|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \U0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \U0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \U0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \U0|altpll_component|auto_generated|pll1 .clk0_divide_by = 25;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \U0|altpll_component|auto_generated|pll1 .clk1_divide_by = 25;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \U0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "250000";
defparam \U0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \U0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \U0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \U0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \U0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \U0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \U0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \U0|altpll_component|auto_generated|pll1 .m = 12;
defparam \U0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \U0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \U0|altpll_component|auto_generated|pll1 .n = 1;
defparam \U0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \U0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \U0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \U0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \U0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \U0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \U0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \U0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \U0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \U0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \U0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \U0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \U0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \ADC_SDAT~input (
	.i(ADC_SDAT),
	.ibar(gnd),
	.o(\ADC_SDAT~input_o ));
// synopsys translate_off
defparam \ADC_SDAT~input .bus_hold = "false";
defparam \ADC_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U0|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneive_lcell_comb \U1|cont[0]~3 (
// Equation(s):
// \U1|cont[0]~3_combout  = !\U1|cont [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|cont [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cont[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cont[0]~3 .lut_mask = 16'h0F0F;
defparam \U1|cont[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneive_lcell_comb \U1|go_en~feeder (
// Equation(s):
// \U1|go_en~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|go_en~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|go_en~feeder .lut_mask = 16'hFFFF;
defparam \U1|go_en~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \U1|go_en (
	.clk(\SW[2]~input_o ),
	.d(\U1|go_en~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|go_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|go_en .is_wysiwyg = "true";
defparam \U1|go_en .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N15
dffeas \U1|cont[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cont[0]~3_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cont[0] .is_wysiwyg = "true";
defparam \U1|cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneive_lcell_comb \U1|cont[1]~2 (
// Equation(s):
// \U1|cont[1]~2_combout  = \U1|cont [0] $ (\U1|cont [1])

	.dataa(gnd),
	.datab(\U1|cont [0]),
	.datac(\U1|cont [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|cont[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cont[1]~2 .lut_mask = 16'h3C3C;
defparam \U1|cont[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \U1|cont[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cont[1]~2_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cont[1] .is_wysiwyg = "true";
defparam \U1|cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneive_lcell_comb \U1|cont[2]~1 (
// Equation(s):
// \U1|cont[2]~1_combout  = \U1|cont [2] $ (((\U1|cont [0] & \U1|cont [1])))

	.dataa(gnd),
	.datab(\U1|cont [0]),
	.datac(\U1|cont [2]),
	.datad(\U1|cont [1]),
	.cin(gnd),
	.combout(\U1|cont[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cont[2]~1 .lut_mask = 16'h3CF0;
defparam \U1|cont[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \U1|cont[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cont[2]~1_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cont[2] .is_wysiwyg = "true";
defparam \U1|cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N7
dffeas \U1|m_cont[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|cont [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|m_cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|m_cont[2] .is_wysiwyg = "true";
defparam \U1|m_cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneive_lcell_comb \U1|cont[3]~0 (
// Equation(s):
// \U1|cont[3]~0_combout  = \U1|cont [3] $ (((\U1|cont [2] & (\U1|cont [0] & \U1|cont [1]))))

	.dataa(\U1|cont [2]),
	.datab(\U1|cont [0]),
	.datac(\U1|cont [3]),
	.datad(\U1|cont [1]),
	.cin(gnd),
	.combout(\U1|cont[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|cont[3]~0 .lut_mask = 16'h78F0;
defparam \U1|cont[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \U1|cont[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|cont[3]~0_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|cont[3] .is_wysiwyg = "true";
defparam \U1|cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneive_lcell_comb \U1|m_cont[3]~feeder (
// Equation(s):
// \U1|m_cont[3]~feeder_combout  = \U1|cont [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|cont [3]),
	.cin(gnd),
	.combout(\U1|m_cont[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|m_cont[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|m_cont[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \U1|m_cont[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\U1|m_cont[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|m_cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|m_cont[3] .is_wysiwyg = "true";
defparam \U1|m_cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \U1|m_cont[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|cont [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|m_cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|m_cont[0] .is_wysiwyg = "true";
defparam \U1|m_cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \U1|m_cont[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|cont [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|m_cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|m_cont[1] .is_wysiwyg = "true";
defparam \U1|m_cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneive_lcell_comb \U1|Equal4~1 (
// Equation(s):
// \U1|Equal4~1_combout  = (!\U1|m_cont [2] & (\U1|m_cont [3] & (\U1|m_cont [0] & \U1|m_cont [1])))

	.dataa(\U1|m_cont [2]),
	.datab(\U1|m_cont [3]),
	.datac(\U1|m_cont [0]),
	.datad(\U1|m_cont [1]),
	.cin(gnd),
	.combout(\U1|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~1 .lut_mask = 16'h4000;
defparam \U1|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \U1|adc_data[4]~0 (
// Equation(s):
// \U1|adc_data[4]~0_combout  = (\U1|Equal4~1_combout  & (\ADC_SDAT~input_o )) # (!\U1|Equal4~1_combout  & ((\U1|adc_data [4])))

	.dataa(\ADC_SDAT~input_o ),
	.datab(gnd),
	.datac(\U1|adc_data [4]),
	.datad(\U1|Equal4~1_combout ),
	.cin(gnd),
	.combout(\U1|adc_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[4]~0 .lut_mask = 16'hAAF0;
defparam \U1|adc_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \U1|adc_data[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[4]~0_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[4] .is_wysiwyg = "true";
defparam \U1|adc_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneive_lcell_comb \U1|led[0]~feeder (
// Equation(s):
// \U1|led[0]~feeder_combout  = \U1|adc_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|adc_data [4]),
	.cin(gnd),
	.combout(\U1|led[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|led[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|led[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneive_lcell_comb \U1|Equal4~0 (
// Equation(s):
// \U1|Equal4~0_combout  = (!\U1|m_cont [2] & (!\U1|m_cont [3] & (\U1|m_cont [0] & !\U1|m_cont [1])))

	.dataa(\U1|m_cont [2]),
	.datab(\U1|m_cont [3]),
	.datac(\U1|m_cont [0]),
	.datad(\U1|m_cont [1]),
	.cin(gnd),
	.combout(\U1|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~0 .lut_mask = 16'h0010;
defparam \U1|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \U1|led[0] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|led[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[0] .is_wysiwyg = "true";
defparam \U1|led[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \address_sig[0]~12 (
// Equation(s):
// \address_sig[0]~12_combout  = !address_sig[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(address_sig[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\address_sig[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \address_sig[0]~12 .lut_mask = 16'h0F0F;
defparam \address_sig[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N21
dffeas \address_sig[0] (
	.clk(\KEY[0]~input_o ),
	.d(\address_sig[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sig[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sig[0] .is_wysiwyg = "true";
defparam \address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \address_sig[1]~4 (
// Equation(s):
// \address_sig[1]~4_combout  = (address_sig[1] & (address_sig[0] $ (VCC))) # (!address_sig[1] & (address_sig[0] & VCC))
// \address_sig[1]~5  = CARRY((address_sig[1] & address_sig[0]))

	.dataa(address_sig[1]),
	.datab(address_sig[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_sig[1]~4_combout ),
	.cout(\address_sig[1]~5 ));
// synopsys translate_off
defparam \address_sig[1]~4 .lut_mask = 16'h6688;
defparam \address_sig[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N23
dffeas \address_sig[1] (
	.clk(\KEY[0]~input_o ),
	.d(\address_sig[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sig[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sig[1] .is_wysiwyg = "true";
defparam \address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \address_sig[2]~6 (
// Equation(s):
// \address_sig[2]~6_combout  = (address_sig[2] & (!\address_sig[1]~5 )) # (!address_sig[2] & ((\address_sig[1]~5 ) # (GND)))
// \address_sig[2]~7  = CARRY((!\address_sig[1]~5 ) # (!address_sig[2]))

	.dataa(gnd),
	.datab(address_sig[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_sig[1]~5 ),
	.combout(\address_sig[2]~6_combout ),
	.cout(\address_sig[2]~7 ));
// synopsys translate_off
defparam \address_sig[2]~6 .lut_mask = 16'h3C3F;
defparam \address_sig[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y28_N25
dffeas \address_sig[2] (
	.clk(\KEY[0]~input_o ),
	.d(\address_sig[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sig[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sig[2] .is_wysiwyg = "true";
defparam \address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \address_sig[3]~8 (
// Equation(s):
// \address_sig[3]~8_combout  = (address_sig[3] & (\address_sig[2]~7  $ (GND))) # (!address_sig[3] & (!\address_sig[2]~7  & VCC))
// \address_sig[3]~9  = CARRY((address_sig[3] & !\address_sig[2]~7 ))

	.dataa(address_sig[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address_sig[2]~7 ),
	.combout(\address_sig[3]~8_combout ),
	.cout(\address_sig[3]~9 ));
// synopsys translate_off
defparam \address_sig[3]~8 .lut_mask = 16'hA50A;
defparam \address_sig[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y28_N27
dffeas \address_sig[3] (
	.clk(\KEY[0]~input_o ),
	.d(\address_sig[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sig[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sig[3] .is_wysiwyg = "true";
defparam \address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \address_sig[4]~10 (
// Equation(s):
// \address_sig[4]~10_combout  = \address_sig[3]~9  $ (address_sig[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sig[4]),
	.cin(\address_sig[3]~9 ),
	.combout(\address_sig[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \address_sig[4]~10 .lut_mask = 16'h0FF0;
defparam \address_sig[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y28_N29
dffeas \address_sig[4] (
	.clk(\KEY[0]~input_o ),
	.d(\address_sig[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sig[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sig[4] .is_wysiwyg = "true";
defparam \address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneive_lcell_comb \U1|Equal4~2 (
// Equation(s):
// \U1|Equal4~2_combout  = (!\U1|m_cont [0] & (\U1|m_cont [3] & (\U1|m_cont [1] & !\U1|m_cont [2])))

	.dataa(\U1|m_cont [0]),
	.datab(\U1|m_cont [3]),
	.datac(\U1|m_cont [1]),
	.datad(\U1|m_cont [2]),
	.cin(gnd),
	.combout(\U1|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~2 .lut_mask = 16'h0040;
defparam \U1|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneive_lcell_comb \U1|adc_data[5]~1 (
// Equation(s):
// \U1|adc_data[5]~1_combout  = (\U1|Equal4~2_combout  & (\ADC_SDAT~input_o )) # (!\U1|Equal4~2_combout  & ((\U1|adc_data [5])))

	.dataa(\ADC_SDAT~input_o ),
	.datab(gnd),
	.datac(\U1|adc_data [5]),
	.datad(\U1|Equal4~2_combout ),
	.cin(gnd),
	.combout(\U1|adc_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[5]~1 .lut_mask = 16'hAAF0;
defparam \U1|adc_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N11
dffeas \U1|adc_data[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[5]~1_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[5] .is_wysiwyg = "true";
defparam \U1|adc_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \U1|led[1] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|adc_data [5]),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[1] .is_wysiwyg = "true";
defparam \U1|led[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneive_lcell_comb \U1|Equal4~3 (
// Equation(s):
// \U1|Equal4~3_combout  = (\U1|m_cont [3] & (!\U1|m_cont [2] & (!\U1|m_cont [1] & \U1|m_cont [0])))

	.dataa(\U1|m_cont [3]),
	.datab(\U1|m_cont [2]),
	.datac(\U1|m_cont [1]),
	.datad(\U1|m_cont [0]),
	.cin(gnd),
	.combout(\U1|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~3 .lut_mask = 16'h0200;
defparam \U1|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneive_lcell_comb \U1|adc_data[6]~2 (
// Equation(s):
// \U1|adc_data[6]~2_combout  = (\U1|Equal4~3_combout  & (\ADC_SDAT~input_o )) # (!\U1|Equal4~3_combout  & ((\U1|adc_data [6])))

	.dataa(\ADC_SDAT~input_o ),
	.datab(gnd),
	.datac(\U1|adc_data [6]),
	.datad(\U1|Equal4~3_combout ),
	.cin(gnd),
	.combout(\U1|adc_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[6]~2 .lut_mask = 16'hAAF0;
defparam \U1|adc_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \U1|adc_data[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[6]~2_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[6] .is_wysiwyg = "true";
defparam \U1|adc_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \U1|led[2] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|adc_data [6]),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[2] .is_wysiwyg = "true";
defparam \U1|led[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneive_lcell_comb \U1|Equal4~4 (
// Equation(s):
// \U1|Equal4~4_combout  = (!\U1|m_cont [0] & (\U1|m_cont [3] & (!\U1|m_cont [2] & !\U1|m_cont [1])))

	.dataa(\U1|m_cont [0]),
	.datab(\U1|m_cont [3]),
	.datac(\U1|m_cont [2]),
	.datad(\U1|m_cont [1]),
	.cin(gnd),
	.combout(\U1|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~4 .lut_mask = 16'h0004;
defparam \U1|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneive_lcell_comb \U1|adc_data[7]~3 (
// Equation(s):
// \U1|adc_data[7]~3_combout  = (\U1|Equal4~4_combout  & (\ADC_SDAT~input_o )) # (!\U1|Equal4~4_combout  & ((\U1|adc_data [7])))

	.dataa(\ADC_SDAT~input_o ),
	.datab(gnd),
	.datac(\U1|adc_data [7]),
	.datad(\U1|Equal4~4_combout ),
	.cin(gnd),
	.combout(\U1|adc_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[7]~3 .lut_mask = 16'hAAF0;
defparam \U1|adc_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \U1|adc_data[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[7]~3_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[7] .is_wysiwyg = "true";
defparam \U1|adc_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneive_lcell_comb \U1|led[3]~feeder (
// Equation(s):
// \U1|led[3]~feeder_combout  = \U1|adc_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|adc_data [7]),
	.cin(gnd),
	.combout(\U1|led[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|led[3]~feeder .lut_mask = 16'hFF00;
defparam \U1|led[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \U1|led[3] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|led[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[3] .is_wysiwyg = "true";
defparam \U1|led[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneive_lcell_comb \U1|Equal4~5 (
// Equation(s):
// \U1|Equal4~5_combout  = (\U1|m_cont [2] & (!\U1|m_cont [3] & (\U1|m_cont [0] & \U1|m_cont [1])))

	.dataa(\U1|m_cont [2]),
	.datab(\U1|m_cont [3]),
	.datac(\U1|m_cont [0]),
	.datad(\U1|m_cont [1]),
	.cin(gnd),
	.combout(\U1|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~5 .lut_mask = 16'h2000;
defparam \U1|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneive_lcell_comb \U1|adc_data[8]~4 (
// Equation(s):
// \U1|adc_data[8]~4_combout  = (\U1|Equal4~5_combout  & (\ADC_SDAT~input_o )) # (!\U1|Equal4~5_combout  & ((\U1|adc_data [8])))

	.dataa(\ADC_SDAT~input_o ),
	.datab(gnd),
	.datac(\U1|adc_data [8]),
	.datad(\U1|Equal4~5_combout ),
	.cin(gnd),
	.combout(\U1|adc_data[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[8]~4 .lut_mask = 16'hAAF0;
defparam \U1|adc_data[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \U1|adc_data[8] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[8]~4_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[8] .is_wysiwyg = "true";
defparam \U1|adc_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N21
dffeas \U1|led[4] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|adc_data [8]),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[4] .is_wysiwyg = "true";
defparam \U1|led[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneive_lcell_comb \U1|Equal4~6 (
// Equation(s):
// \U1|Equal4~6_combout  = (!\U1|m_cont [3] & (\U1|m_cont [2] & (\U1|m_cont [1] & !\U1|m_cont [0])))

	.dataa(\U1|m_cont [3]),
	.datab(\U1|m_cont [2]),
	.datac(\U1|m_cont [1]),
	.datad(\U1|m_cont [0]),
	.cin(gnd),
	.combout(\U1|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~6 .lut_mask = 16'h0040;
defparam \U1|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneive_lcell_comb \U1|adc_data[9]~5 (
// Equation(s):
// \U1|adc_data[9]~5_combout  = (\U1|Equal4~6_combout  & (\ADC_SDAT~input_o )) # (!\U1|Equal4~6_combout  & ((\U1|adc_data [9])))

	.dataa(\ADC_SDAT~input_o ),
	.datab(gnd),
	.datac(\U1|adc_data [9]),
	.datad(\U1|Equal4~6_combout ),
	.cin(gnd),
	.combout(\U1|adc_data[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[9]~5 .lut_mask = 16'hAAF0;
defparam \U1|adc_data[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \U1|adc_data[9] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[9]~5_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[9] .is_wysiwyg = "true";
defparam \U1|adc_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneive_lcell_comb \U1|led[5]~feeder (
// Equation(s):
// \U1|led[5]~feeder_combout  = \U1|adc_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|adc_data [9]),
	.cin(gnd),
	.combout(\U1|led[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|led[5]~feeder .lut_mask = 16'hFF00;
defparam \U1|led[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \U1|led[5] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|led[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[5] .is_wysiwyg = "true";
defparam \U1|led[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneive_lcell_comb \U1|Equal4~7 (
// Equation(s):
// \U1|Equal4~7_combout  = (\U1|m_cont [2] & (!\U1|m_cont [3] & (\U1|m_cont [0] & !\U1|m_cont [1])))

	.dataa(\U1|m_cont [2]),
	.datab(\U1|m_cont [3]),
	.datac(\U1|m_cont [0]),
	.datad(\U1|m_cont [1]),
	.cin(gnd),
	.combout(\U1|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~7 .lut_mask = 16'h0020;
defparam \U1|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneive_lcell_comb \U1|adc_data[10]~6 (
// Equation(s):
// \U1|adc_data[10]~6_combout  = (\U1|Equal4~7_combout  & (\ADC_SDAT~input_o )) # (!\U1|Equal4~7_combout  & ((\U1|adc_data [10])))

	.dataa(\ADC_SDAT~input_o ),
	.datab(gnd),
	.datac(\U1|adc_data [10]),
	.datad(\U1|Equal4~7_combout ),
	.cin(gnd),
	.combout(\U1|adc_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[10]~6 .lut_mask = 16'hAAF0;
defparam \U1|adc_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \U1|adc_data[10] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[10]~6_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[10] .is_wysiwyg = "true";
defparam \U1|adc_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneive_lcell_comb \U1|led[6]~feeder (
// Equation(s):
// \U1|led[6]~feeder_combout  = \U1|adc_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|adc_data [10]),
	.cin(gnd),
	.combout(\U1|led[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|led[6]~feeder .lut_mask = 16'hFF00;
defparam \U1|led[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \U1|led[6] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|led[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[6] .is_wysiwyg = "true";
defparam \U1|led[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneive_lcell_comb \U1|Equal4~8 (
// Equation(s):
// \U1|Equal4~8_combout  = (\U1|m_cont [2] & (!\U1|m_cont [3] & (!\U1|m_cont [0] & !\U1|m_cont [1])))

	.dataa(\U1|m_cont [2]),
	.datab(\U1|m_cont [3]),
	.datac(\U1|m_cont [0]),
	.datad(\U1|m_cont [1]),
	.cin(gnd),
	.combout(\U1|Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal4~8 .lut_mask = 16'h0002;
defparam \U1|Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneive_lcell_comb \U1|adc_data[11]~7 (
// Equation(s):
// \U1|adc_data[11]~7_combout  = (\U1|Equal4~8_combout  & ((\ADC_SDAT~input_o ))) # (!\U1|Equal4~8_combout  & (\U1|adc_data [11]))

	.dataa(\U1|Equal4~8_combout ),
	.datab(gnd),
	.datac(\U1|adc_data [11]),
	.datad(\ADC_SDAT~input_o ),
	.cin(gnd),
	.combout(\U1|adc_data[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|adc_data[11]~7 .lut_mask = 16'hFA50;
defparam \U1|adc_data[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \U1|adc_data[11] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|adc_data[11]~7_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|adc_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|adc_data[11] .is_wysiwyg = "true";
defparam \U1|adc_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneive_lcell_comb \U1|led[7]~feeder (
// Equation(s):
// \U1|led[7]~feeder_combout  = \U1|adc_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|adc_data [11]),
	.cin(gnd),
	.combout(\U1|led[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|led[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|led[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \U1|led[7] (
	.clk(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\U1|led[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\U1|go_en~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|Equal4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|led [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|led[7] .is_wysiwyg = "true";
defparam \U1|led[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\KEY[1]~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U1|led [7],\U1|led [6],\U1|led [5],\U1|led [4],\U1|led [3],\U1|led [2],\U1|led [1],\U1|led [0]}),
	.portaaddr({address_sig[4],address_sig[3],address_sig[2],address_sig[1],address_sig[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "raminital.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bfi1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h003FC001E00074001C0006C001A0006400DE0005C00160005400EA0004C00F30004400B10003C000E00364000C0002C00620002400080001C00200001400040000C0002000D40000;
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneive_lcell_comb \U1|oSCLK~0 (
// Equation(s):
// \U1|oSCLK~0_combout  = (GLOBAL(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )) # (!\U1|go_en~q )

	.dataa(\U1|go_en~q ),
	.datab(gnd),
	.datac(\U0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|oSCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|oSCLK~0 .lut_mask = 16'hF5F5;
defparam \U1|oSCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N8
cycloneive_io_ibuf \EPCS_DATA0~input (
	.i(EPCS_DATA0),
	.ibar(gnd),
	.o(\EPCS_DATA0~input_o ));
// synopsys translate_off
defparam \EPCS_DATA0~input .bus_hold = "false";
defparam \EPCS_DATA0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \G_SENSOR_INT~input (
	.i(G_SENSOR_INT),
	.ibar(gnd),
	.o(\G_SENSOR_INT~input_o ));
// synopsys translate_off
defparam \G_SENSOR_INT~input .bus_hold = "false";
defparam \G_SENSOR_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \GPIO_2_IN[0]~input (
	.i(GPIO_2_IN[0]),
	.ibar(gnd),
	.o(\GPIO_2_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[0]~input .bus_hold = "false";
defparam \GPIO_2_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \GPIO_2_IN[1]~input (
	.i(GPIO_2_IN[1]),
	.ibar(gnd),
	.o(\GPIO_2_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[1]~input .bus_hold = "false";
defparam \GPIO_2_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \GPIO_2_IN[2]~input (
	.i(GPIO_2_IN[2]),
	.ibar(gnd),
	.o(\GPIO_2_IN[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2_IN[2]~input .bus_hold = "false";
defparam \GPIO_2_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \GPIO_0_IN[0]~input (
	.i(GPIO_0_IN[0]),
	.ibar(gnd),
	.o(\GPIO_0_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[0]~input .bus_hold = "false";
defparam \GPIO_0_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \GPIO_0_IN[1]~input (
	.i(GPIO_0_IN[1]),
	.ibar(gnd),
	.o(\GPIO_0_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0_IN[1]~input .bus_hold = "false";
defparam \GPIO_0_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \GPIO_1_IN[0]~input (
	.i(GPIO_1_IN[0]),
	.ibar(gnd),
	.o(\GPIO_1_IN[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[0]~input .bus_hold = "false";
defparam \GPIO_1_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \GPIO_1_IN[1]~input (
	.i(GPIO_1_IN[1]),
	.ibar(gnd),
	.o(\GPIO_1_IN[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1_IN[1]~input .bus_hold = "false";
defparam \GPIO_1_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \GPIO_2[0]~input (
	.i(GPIO_2[0]),
	.ibar(gnd),
	.o(\GPIO_2[0]~input_o ));
// synopsys translate_off
defparam \GPIO_2[0]~input .bus_hold = "false";
defparam \GPIO_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \GPIO_2[1]~input (
	.i(GPIO_2[1]),
	.ibar(gnd),
	.o(\GPIO_2[1]~input_o ));
// synopsys translate_off
defparam \GPIO_2[1]~input .bus_hold = "false";
defparam \GPIO_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \GPIO_2[2]~input (
	.i(GPIO_2[2]),
	.ibar(gnd),
	.o(\GPIO_2[2]~input_o ));
// synopsys translate_off
defparam \GPIO_2[2]~input .bus_hold = "false";
defparam \GPIO_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \GPIO_2[3]~input (
	.i(GPIO_2[3]),
	.ibar(gnd),
	.o(\GPIO_2[3]~input_o ));
// synopsys translate_off
defparam \GPIO_2[3]~input .bus_hold = "false";
defparam \GPIO_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \GPIO_2[4]~input (
	.i(GPIO_2[4]),
	.ibar(gnd),
	.o(\GPIO_2[4]~input_o ));
// synopsys translate_off
defparam \GPIO_2[4]~input .bus_hold = "false";
defparam \GPIO_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \GPIO_2[5]~input (
	.i(GPIO_2[5]),
	.ibar(gnd),
	.o(\GPIO_2[5]~input_o ));
// synopsys translate_off
defparam \GPIO_2[5]~input .bus_hold = "false";
defparam \GPIO_2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \GPIO_2[6]~input (
	.i(GPIO_2[6]),
	.ibar(gnd),
	.o(\GPIO_2[6]~input_o ));
// synopsys translate_off
defparam \GPIO_2[6]~input .bus_hold = "false";
defparam \GPIO_2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \GPIO_2[7]~input (
	.i(GPIO_2[7]),
	.ibar(gnd),
	.o(\GPIO_2[7]~input_o ));
// synopsys translate_off
defparam \GPIO_2[7]~input .bus_hold = "false";
defparam \GPIO_2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \GPIO_2[8]~input (
	.i(GPIO_2[8]),
	.ibar(gnd),
	.o(\GPIO_2[8]~input_o ));
// synopsys translate_off
defparam \GPIO_2[8]~input .bus_hold = "false";
defparam \GPIO_2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N15
cycloneive_io_ibuf \GPIO_2[9]~input (
	.i(GPIO_2[9]),
	.ibar(gnd),
	.o(\GPIO_2[9]~input_o ));
// synopsys translate_off
defparam \GPIO_2[9]~input .bus_hold = "false";
defparam \GPIO_2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \GPIO_2[10]~input (
	.i(GPIO_2[10]),
	.ibar(gnd),
	.o(\GPIO_2[10]~input_o ));
// synopsys translate_off
defparam \GPIO_2[10]~input .bus_hold = "false";
defparam \GPIO_2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \GPIO_2[11]~input (
	.i(GPIO_2[11]),
	.ibar(gnd),
	.o(\GPIO_2[11]~input_o ));
// synopsys translate_off
defparam \GPIO_2[11]~input .bus_hold = "false";
defparam \GPIO_2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \GPIO_2[12]~input (
	.i(GPIO_2[12]),
	.ibar(gnd),
	.o(\GPIO_2[12]~input_o ));
// synopsys translate_off
defparam \GPIO_2[12]~input .bus_hold = "false";
defparam \GPIO_2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneive_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
