{"vcs1":{"timestamp_begin":1729940168.523978125, "rt":1.62, "ut":0.28, "st":0.25}}
{"vcselab":{"timestamp_begin":1729940170.230616502, "rt":4.27, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1729940174.583964509, "rt":0.36, "ut":0.10, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729940167.875525200}
{"VCS_COMP_START_TIME": 1729940167.875525200}
{"VCS_COMP_END_TIME": 1729940177.380914002}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329940}}
{"stitch_vcselab": {"peak_mem": 215156}}
