
*** Running vivado
    with args -log s5_native_phy_16gbps.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source s5_native_phy_16gbps.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source s5_native_phy_16gbps.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.246 ; gain = 0.004 ; free physical = 9285 ; free virtual = 37784
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps.v:62]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gtwizard_top' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_top.v:170]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gtwizard_gtye4' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_gtye4.v:138]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gtye4_common_wrapper' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtye4_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_common' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-638] synthesizing module 'GTYE4_COMMON' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:13933]
INFO: [Synth 8-256] done synthesizing module 'GTYE4_COMMON' (1#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:13933]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_common' (2#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gtye4_common_wrapper' (3#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtye4_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 's5_native_phy_16gbps_gtye4_channel_wrapper' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_channel' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-638] synthesizing module 'GTYE4_CHANNEL' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:12772]
INFO: [Synth 8-256] done synthesizing module 'GTYE4_CHANNEL' (4#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:12772]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_channel' (5#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gtye4_channel_wrapper' (6#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_delay_powergood' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_delay_powergood' (7#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_bit_synchronizer' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_bit_synchronizer' (8#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_reset' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_synchronizer' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_synchronizer' (9#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_inv_synchronizer' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_inv_synchronizer' (10#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_reset' (11#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_tx' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_tx' (12#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_rx' [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtwiz_userdata_rx' (13#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gtwizard_gtye4' (14#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_gtye4.v:138]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps_gtwizard_top' (15#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps_gtwizard_top.v:170]
INFO: [Synth 8-256] done synthesizing module 's5_native_phy_16gbps' (16#1) [/home/chiwei/work/checkout/fc32.git/xilinx_ip/gtwizard/gtwizard.srcs/sources_1/ip/s5_native_phy_16gbps/synth/s5_native_phy_16gbps.v:62]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2001.516 ; gain = 442.273 ; free physical = 9050 ; free virtual = 37550
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2001.516 ; gain = 442.273 ; free physical = 9094 ; free virtual = 37594
INFO: [Device 21-403] Loading part xcku15p-ffve1517-3-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2576.805 ; gain = 0.000 ; free physical = 8211 ; free virtual = 36711
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2576.805 ; gain = 1017.562 ; free physical = 8380 ; free virtual = 36880
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2576.805 ; gain = 1017.562 ; free physical = 8380 ; free virtual = 36880
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 2576.805 ; gain = 1017.562 ; free physical = 8382 ; free virtual = 36882
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 2576.805 ; gain = 1017.562 ; free physical = 8373 ; free virtual = 36873
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 2576.805 ; gain = 1017.562 ; free physical = 8358 ; free virtual = 36858
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:40 . Memory (MB): peak = 3060.367 ; gain = 1501.125 ; free physical = 7681 ; free virtual = 36181
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:41 . Memory (MB): peak = 3076.383 ; gain = 1517.141 ; free physical = 7671 ; free virtual = 36171
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:43 . Memory (MB): peak = 3125.430 ; gain = 1566.188 ; free physical = 7665 ; free virtual = 36165
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 3125.434 ; gain = 1566.191 ; free physical = 7663 ; free virtual = 36164
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:44 . Memory (MB): peak = 3125.434 ; gain = 1566.191 ; free physical = 7663 ; free virtual = 36164
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 3125.434 ; gain = 1566.191 ; free physical = 7653 ; free virtual = 36153
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 3125.434 ; gain = 1566.191 ; free physical = 7653 ; free virtual = 36153
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 3125.434 ; gain = 1566.191 ; free physical = 7653 ; free virtual = 36153
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 3125.434 ; gain = 1566.191 ; free physical = 7653 ; free virtual = 36153

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY8        |     4|
|2     |GTYE4_CHANNEL |    24|
|3     |GTYE4_COMMON  |     6|
|4     |LUT1          |    56|
|5     |LUT2          |   254|
|6     |LUT3          |    67|
|7     |LUT4          |    42|
|8     |LUT5          |    20|
|9     |LUT6          |    48|
|10    |MUXF7         |     1|
|11    |FDCE          |   154|
|12    |FDPE          |    40|
|13    |FDRE          |   468|
|14    |FDSE          |     6|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 3125.434 ; gain = 1566.191 ; free physical = 7653 ; free virtual = 36153
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:48 . Memory (MB): peak = 3204.445 ; gain = 1670.699 ; free physical = 7643 ; free virtual = 36143
