/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta32x32m4fw (user specify : ts6n16ffcllsvta32x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:42:56*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta32x32m4fw_ffg0p825v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:42:56" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.825000 ;

    voltage_map(VDD, 0.825000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ffg0p825v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.825000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ffg0p825v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_4_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 5 ;
        bit_from  : 4 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA32X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 5 ;
        word_width      : 32 ;
    }
    functional_peak_current : 75002.800000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1750.317600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006996;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004980") ;
            }
            fall_power("scalar") {
                values ("0.004980") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006817;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004980") ;
            }
            fall_power("scalar") {
                values ("0.004980") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001626;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.524531, 0.533587, 0.541363, 0.550379, 0.786600" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004980") ;
            }
            fall_power("scalar") {
                values ("0.004980") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003891 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.123115, 0.134136, 0.143599, 0.154571, 0.164640" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.165455, 0.175517, 0.184157, 0.194175, 0.203369" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.582812, 0.592874, 0.601515, 0.611532, 0.874000" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.582812" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.350937") ;
            }
            fall_power("scalar") {
                values ("0.150105") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.271803") ;
            }
            fall_power("scalar") {
                values ("0.141312") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.311370") ;
            }
            fall_power("scalar") {
                values ("0.145708") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.007756") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001775 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156094, 0.166489, 0.175809, 0.188100, 0.204603",\
              "0.151314, 0.161709, 0.171028, 0.183320, 0.199823",\
              "0.149478, 0.159873, 0.169193, 0.181484, 0.197987",\
              "0.149471, 0.159866, 0.169186, 0.181478, 0.197981",\
              "0.149465, 0.159860, 0.169180, 0.181471, 0.197974"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156094, 0.166489, 0.175809, 0.188100, 0.204603",\
              "0.151314, 0.161709, 0.171028, 0.183320, 0.199823",\
              "0.149478, 0.159873, 0.169193, 0.181484, 0.197987",\
              "0.149471, 0.159866, 0.169186, 0.181478, 0.197981",\
              "0.149465, 0.159860, 0.169180, 0.181471, 0.197974"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.098709, 0.093382, 0.088163, 0.080640, 0.070057",\
              "0.112237, 0.106909, 0.101690, 0.094168, 0.083584",\
              "0.123893, 0.118566, 0.113347, 0.105824, 0.095241",\
              "0.137043, 0.131715, 0.126496, 0.118974, 0.108390",\
              "0.149175, 0.143848, 0.138629, 0.131106, 0.120523"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.098709, 0.093382, 0.088163, 0.080640, 0.070057",\
              "0.112237, 0.106909, 0.101690, 0.094168, 0.083584",\
              "0.123893, 0.118566, 0.113347, 0.105824, 0.095241",\
              "0.137043, 0.131715, 0.126496, 0.118974, 0.108390",\
              "0.149175, 0.143848, 0.138629, 0.131106, 0.120523"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004980") ;
            }
            fall_power("scalar") {
                values ("0.004980") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001218 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.117934, 0.127883, 0.138222, 0.151422, 0.167307",\
              "0.108258, 0.118207, 0.128545, 0.141745, 0.157630",\
              "0.099954, 0.109903, 0.120241, 0.133442, 0.149327",\
              "0.090478, 0.100427, 0.110765, 0.123965, 0.139850",\
              "0.081877, 0.091826, 0.102164, 0.115364, 0.131249"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.117934, 0.127883, 0.138222, 0.151422, 0.167307",\
              "0.108258, 0.118207, 0.128545, 0.141745, 0.157630",\
              "0.099954, 0.109903, 0.120241, 0.133442, 0.149327",\
              "0.090478, 0.100427, 0.110765, 0.123965, 0.139850",\
              "0.081877, 0.091826, 0.102164, 0.115364, 0.131249"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169400, 0.164127, 0.158111, 0.148936, 0.134827",\
              "0.182927, 0.177654, 0.171638, 0.162463, 0.148354",\
              "0.194584, 0.189310, 0.183295, 0.174120, 0.160011",\
              "0.207733, 0.202460, 0.196444, 0.187269, 0.173160",\
              "0.219866, 0.214592, 0.208577, 0.199402, 0.185292"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169400, 0.164127, 0.158111, 0.148936, 0.134827",\
              "0.182927, 0.177654, 0.171638, 0.162463, 0.148354",\
              "0.194584, 0.189310, 0.183295, 0.174120, 0.160011",\
              "0.207733, 0.202460, 0.196444, 0.187269, 0.173160",\
              "0.219866, 0.214592, 0.208577, 0.199402, 0.185292"\
               ) ;
            }
        }

        
        pin(AA[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.038283") ;
            }
            fall_power("scalar") {
                values ("0.038283") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001577 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.079855, 0.091627, 0.103636, 0.120117, 0.145731",\
              "0.070179, 0.081950, 0.093960, 0.110440, 0.136054",\
              "0.061875, 0.073647, 0.085656, 0.102137, 0.127751",\
              "0.052399, 0.064170, 0.076180, 0.092660, 0.118275",\
              "0.043798, 0.055569, 0.067579, 0.084059, 0.109673"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.079855, 0.091627, 0.103636, 0.120117, 0.145731",\
              "0.070179, 0.081950, 0.093960, 0.110440, 0.136054",\
              "0.061875, 0.073647, 0.085656, 0.102137, 0.127751",\
              "0.052399, 0.064170, 0.076180, 0.092660, 0.118275",\
              "0.043798, 0.055569, 0.067579, 0.084059, 0.109673"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.225483, 0.213894, 0.205448, 0.198627, 0.189883",\
              "0.235146, 0.223556, 0.215110, 0.208290, 0.199545",\
              "0.243472, 0.231882, 0.223436, 0.216616, 0.207871",\
              "0.252864, 0.241275, 0.232828, 0.226008, 0.217264",\
              "0.261530, 0.249941, 0.241495, 0.234674, 0.225930"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.225483, 0.213894, 0.205448, 0.198627, 0.189883",\
              "0.235146, 0.223556, 0.215110, 0.208290, 0.199545",\
              "0.243472, 0.231882, 0.223436, 0.216616, 0.207871",\
              "0.252864, 0.241275, 0.232828, 0.226008, 0.217264",\
              "0.261530, 0.249941, 0.241495, 0.234674, 0.225930"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.012835") ;
            }
            fall_power("scalar") {
                values ("0.012835") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001658 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.089517, 0.101288, 0.113298, 0.129779, 0.155393",\
              "0.084737, 0.096508, 0.108518, 0.124998, 0.150612",\
              "0.082901, 0.094672, 0.106682, 0.123163, 0.148777",\
              "0.082894, 0.094666, 0.106675, 0.123156, 0.148770",\
              "0.082888, 0.094659, 0.106669, 0.123149, 0.148764"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.089517, 0.101288, 0.113298, 0.129779, 0.155393",\
              "0.084737, 0.096508, 0.108518, 0.124998, 0.150612",\
              "0.082901, 0.094672, 0.106682, 0.123163, 0.148777",\
              "0.082894, 0.094666, 0.106675, 0.123156, 0.148770",\
              "0.082888, 0.094659, 0.106669, 0.123149, 0.148764"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.189493, 0.180377, 0.173943, 0.165593, 0.158078",\
              "0.199156, 0.190039, 0.183605, 0.175256, 0.167741",\
              "0.207482, 0.198365, 0.191931, 0.183582, 0.176067",\
              "0.216874, 0.207758, 0.201324, 0.192974, 0.185459",\
              "0.225540, 0.216424, 0.209990, 0.201640, 0.194125"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.189493, 0.180377, 0.173943, 0.165593, 0.158078",\
              "0.199156, 0.190039, 0.183605, 0.175256, 0.167741",\
              "0.207482, 0.198365, 0.191931, 0.183582, 0.176067",\
              "0.216874, 0.207758, 0.201324, 0.192974, 0.185459",\
              "0.225540, 0.216424, 0.209990, 0.201640, 0.194125"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008823") ;
            }
            fall_power("scalar") {
                values ("0.008823") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003935 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.184960, 0.190735, 0.195391, 0.201503, 0.205904" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.420843, 0.426618, 0.431274, 0.437386, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.420843, 0.426618, 0.431274, 0.437386, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.420843" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.787518") ;
            }
            fall_power("scalar") {
                values ("1.181276") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.009234") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001783 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169385, 0.179824, 0.189597, 0.202423, 0.217292",\
              "0.163027, 0.173466, 0.183238, 0.196064, 0.210933",\
              "0.158247, 0.168685, 0.178458, 0.191284, 0.206153",\
              "0.151997, 0.162436, 0.172209, 0.185035, 0.199904",\
              "0.151989, 0.162428, 0.172201, 0.185027, 0.199895"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169385, 0.179824, 0.189597, 0.202423, 0.217292",\
              "0.163027, 0.173466, 0.183238, 0.196064, 0.210933",\
              "0.158247, 0.168685, 0.178458, 0.191284, 0.206153",\
              "0.151997, 0.162436, 0.172209, 0.185035, 0.199904",\
              "0.151989, 0.162428, 0.172201, 0.185027, 0.199895"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.099045, 0.093712, 0.088376, 0.080776, 0.070194",\
              "0.107268, 0.101935, 0.096600, 0.089000, 0.078418",\
              "0.113932, 0.108598, 0.103263, 0.095663, 0.085081",\
              "0.122446, 0.117113, 0.111777, 0.104178, 0.093595",\
              "0.129797, 0.124464, 0.119129, 0.111529, 0.100947"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.099045, 0.093712, 0.088376, 0.080776, 0.070194",\
              "0.107268, 0.101935, 0.096600, 0.089000, 0.078418",\
              "0.113932, 0.108598, 0.103263, 0.095663, 0.085081",\
              "0.122446, 0.117113, 0.111777, 0.104178, 0.093595",\
              "0.129797, 0.124464, 0.119129, 0.111529, 0.100947"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005673") ;
            }
            fall_power("scalar") {
                values ("0.005673") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_4_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001228 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.128988, 0.136766, 0.144279, 0.153766, 0.165637",\
              "0.123121, 0.130900, 0.138413, 0.147899, 0.159770",\
              "0.118342, 0.126120, 0.133633, 0.143119, 0.154990",\
              "0.112279, 0.120057, 0.127570, 0.137057, 0.148927",\
              "0.107001, 0.114779, 0.122292, 0.131779, 0.143650"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.128988, 0.136766, 0.144279, 0.153766, 0.165637",\
              "0.123121, 0.130900, 0.138413, 0.147899, 0.159770",\
              "0.118342, 0.126120, 0.133633, 0.143119, 0.154990",\
              "0.112279, 0.120057, 0.127570, 0.137057, 0.148927",\
              "0.107001, 0.114779, 0.122292, 0.131779, 0.143650"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.148616, 0.144092, 0.139449, 0.132419, 0.121913",\
              "0.156840, 0.152316, 0.147673, 0.140643, 0.130137",\
              "0.163503, 0.158979, 0.154336, 0.147306, 0.136800",\
              "0.172017, 0.167493, 0.162850, 0.155820, 0.145314",\
              "0.179368, 0.174845, 0.170201, 0.163172, 0.152665"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.148616, 0.144092, 0.139449, 0.132419, 0.121913",\
              "0.156840, 0.152316, 0.147673, 0.140643, 0.130137",\
              "0.163503, 0.158979, 0.154336, 0.147306, 0.136800",\
              "0.172017, 0.167493, 0.162850, 0.155820, 0.145314",\
              "0.179368, 0.174845, 0.170201, 0.163172, 0.152665"\
               ) ;
            }
        }

        
        pin(AB[4:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.038283") ;
            }
            fall_power("scalar") {
                values ("0.038283") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.213562, 0.238915, 0.263172, 0.307038, 0.394127",\
              "0.219336, 0.244690, 0.268947, 0.312813, 0.399902",\
              "0.223993, 0.249346, 0.273603, 0.317470, 0.404558",\
              "0.230104, 0.255458, 0.279715, 0.323581, 0.410669",\
              "0.234506, 0.259859, 0.284116, 0.327982, 0.415071"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.213562, 0.238915, 0.263172, 0.307038, 0.394127",\
              "0.219336, 0.244690, 0.268947, 0.312813, 0.399902",\
              "0.223993, 0.249346, 0.273603, 0.317470, 0.404558",\
              "0.230104, 0.255458, 0.279715, 0.323581, 0.410669",\
              "0.234506, 0.259859, 0.284116, 0.327982, 0.415071"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.081136, 0.098885, 0.116524, 0.149929, 0.215299",\
              "0.086636, 0.104385, 0.122024, 0.155429, 0.220799",\
              "0.091071, 0.108820, 0.126458, 0.159864, 0.225234",\
              "0.096891, 0.114640, 0.132279, 0.165684, 0.231054",\
              "0.101083, 0.118832, 0.136471, 0.169877, 0.235246"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.081136, 0.098885, 0.116524, 0.149929, 0.215299",\
              "0.086636, 0.104385, 0.122024, 0.155429, 0.220799",\
              "0.091071, 0.108820, 0.126458, 0.159864, 0.225234",\
              "0.096891, 0.114640, 0.132279, 0.165684, 0.231054",\
              "0.101083, 0.118832, 0.136471, 0.169877, 0.235246"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.018255, 0.056523, 0.102632, 0.194735, 0.391471" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.018255, 0.056523, 0.102632, 0.194735, 0.391471" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.013516, 0.043165, 0.077761, 0.149063, 0.292986" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.013516, 0.043165, 0.077761, 0.149063, 0.292986" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.004265, 0.004265, 0.004265, 0.004265, 0.004265") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 98.948025;
  }
  


}   /* cell() */

}   /* library() */

