

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Sat Aug  1 10:34:25 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     18|       0|    422|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    235|
|Register         |        -|      -|     584|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|     584|    657|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_129_p2                   |     *    |      3|  0|  20|          32|          32|
    |OFM_bound_fu_154_p2                   |     *    |      3|  0|  20|          32|          32|
    |tmp2_fu_119_p2                        |     *    |      3|  0|  20|          32|          32|
    |tmp3_fu_124_p2                        |     *    |      3|  0|  20|          32|          32|
    |tmp5_fu_110_p2                        |     *    |      3|  0|  20|          32|          32|
    |tmp6_fu_114_p2                        |     *    |      3|  0|  20|          32|          32|
    |i_12_fu_168_p2                        |     +    |      0|  0|  39|          32|           1|
    |i_2_fu_143_p2                         |     +    |      0|  0|  39|          32|           1|
    |tmp_123_fu_158_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_124_fu_133_p2                     |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io                   |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_stream_V_last_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond7_fu_163_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_138_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_last_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_1_fu_149_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_174_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_104_p2                       |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |     18|  0| 422|         506|         351|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  85|         17|    1|         17|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |   9|          2|    1|          2|
    |i1_reg_72                       |   9|          2|   32|         64|
    |i_reg_83                        |   9|          2|   32|         64|
    |in_stream_V_V_blk_n             |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out  |   9|          2|   32|         64|
    |out_stream_V_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_V_last_1_data_in     |  21|          4|    1|          4|
    |out_stream_V_last_1_data_out    |   9|          2|    1|          2|
    |out_stream_V_last_1_state       |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 235|         49|  110|        241|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |KER_bound_reg_228                |  32|   0|   32|          0|
    |OFM_bound_reg_253                |  32|   0|   32|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |exitcond7_reg_264                |   1|   0|    1|          0|
    |exitcond7_reg_264_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_239                 |   1|   0|    1|          0|
    |exitcond_reg_239_pp0_iter1_reg   |   1|   0|    1|          0|
    |i1_reg_72                        |  32|   0|   32|          0|
    |i_reg_83                         |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_stream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_stream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_V_last_1_payload_A    |   1|   0|    1|          0|
    |out_stream_V_last_1_payload_B    |   1|   0|    1|          0|
    |out_stream_V_last_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_V_last_1_sel_wr       |   1|   0|    1|          0|
    |out_stream_V_last_1_state        |   2|   0|    2|          0|
    |reg_94                           |  32|   0|   32|          0|
    |reg_99                           |  32|   0|   32|          0|
    |tmp2_reg_218                     |  32|   0|   32|          0|
    |tmp3_reg_223                     |  32|   0|   32|          0|
    |tmp5_reg_208                     |  32|   0|   32|          0|
    |tmp6_reg_213                     |  32|   0|   32|          0|
    |tmp_123_reg_259                  |  32|   0|   32|          0|
    |tmp_124_reg_234                  |  32|   0|   32|          0|
    |tmp_V_211_reg_183                |  32|   0|   32|          0|
    |tmp_V_212_reg_190                |  32|   0|   32|          0|
    |tmp_V_215_reg_196                |  32|   0|   32|          0|
    |tmp_last_1_reg_248               |   1|   0|    1|          0|
    |tmp_last_reg_273                 |   1|   0|    1|          0|
    |tmp_s_reg_179                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 584|   0|  584|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|in_stream_V_V_dout     |  in |   32|   ap_fifo  |    in_stream_V_V    |    pointer   |
|in_stream_V_V_empty_n  |  in |    1|   ap_fifo  |    in_stream_V_V    |    pointer   |
|in_stream_V_V_read     | out |    1|   ap_fifo  |    in_stream_V_V    |    pointer   |
|out_stream_TDATA       | out |   32|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    |  out_stream_V_last  |    pointer   |
|out_stream_TLAST       | out |    1|    axis    |  out_stream_V_last  |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

