[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Assignments/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 315
LIB: work
FILE: ${SURELOG_DIR}/tests/Assignments/dut.sv
n<> u<314> t<Top_level_rule> c<1> l<1:1> el<24:1>
  n<> u<1> t<Null_rule> p<314> s<313> l<1:1>
  n<> u<313> t<Source_text> p<314> c<312> l<1:1> el<22:10>
    n<> u<312> t<Description> p<313> c<311> l<1:1> el<22:10>
      n<> u<311> t<Module_declaration> p<312> c<17> l<1:1> el<22:10>
        n<> u<17> t<Module_nonansi_header> p<311> c<2> s<24> l<1:1> el<1:20>
          n<module> u<2> t<Module_keyword> p<17> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<17> s<16> l<1:8> el<1:11>
          n<> u<16> t<List_of_ports> p<17> c<9> l<1:11> el<1:19>
            n<> u<9> t<Port> p<16> c<8> s<15> l<1:12> el<1:15>
              n<> u<8> t<Port_expression> p<9> c<7> l<1:12> el<1:15>
                n<> u<7> t<Port_reference> p<8> c<4> l<1:12> el<1:15>
                  n<clk> u<4> t<STRING_CONST> p<7> s<6> l<1:12> el<1:15>
                  n<> u<6> t<Constant_select> p<7> c<5> l<1:15> el<1:15>
                    n<> u<5> t<Constant_bit_select> p<6> l<1:15> el<1:15>
            n<> u<15> t<Port> p<16> c<14> l<1:17> el<1:18>
              n<> u<14> t<Port_expression> p<15> c<13> l<1:17> el<1:18>
                n<> u<13> t<Port_reference> p<14> c<10> l<1:17> el<1:18>
                  n<o> u<10> t<STRING_CONST> p<13> s<12> l<1:17> el<1:18>
                  n<> u<12> t<Constant_select> p<13> c<11> l<1:18> el<1:18>
                    n<> u<11> t<Constant_bit_select> p<12> l<1:18> el<1:18>
        n<> u<24> t<Module_item> p<311> c<23> s<31> l<2:3> el<2:13>
          n<> u<23> t<Port_declaration> p<24> c<22> l<2:3> el<2:12>
            n<> u<22> t<Input_declaration> p<23> c<19> l<2:3> el<2:12>
              n<> u<19> t<Net_port_type> p<22> c<18> s<21> l<2:9> el<2:9>
                n<> u<18> t<Data_type_or_implicit> p<19> l<2:9> el<2:9>
              n<> u<21> t<List_of_port_identifiers> p<22> c<20> l<2:9> el<2:12>
                n<clk> u<20> t<STRING_CONST> p<21> l<2:9> el<2:12>
        n<> u<31> t<Module_item> p<311> c<30> s<202> l<3:3> el<3:12>
          n<> u<30> t<Port_declaration> p<31> c<29> l<3:3> el<3:11>
            n<> u<29> t<Output_declaration> p<30> c<26> l<3:3> el<3:11>
              n<> u<26> t<Net_port_type> p<29> c<25> s<28> l<3:10> el<3:10>
                n<> u<25> t<Data_type_or_implicit> p<26> l<3:10> el<3:10>
              n<> u<28> t<List_of_port_identifiers> p<29> c<27> l<3:10> el<3:11>
                n<o> u<27> t<STRING_CONST> p<28> l<3:10> el<3:11>
        n<> u<202> t<Module_item> p<311> c<201> s<309> l<5:3> el<12:14>
          n<> u<201> t<Non_port_module_item> p<202> c<200> l<5:3> el<12:14>
            n<> u<200> t<Module_or_generate_item> p<201> c<199> l<5:3> el<12:14>
              n<> u<199> t<Module_common_item> p<200> c<198> l<5:3> el<12:14>
                n<> u<198> t<Module_or_generate_item_declaration> p<199> c<197> l<5:3> el<12:14>
                  n<> u<197> t<Package_or_generate_item_declaration> p<198> c<196> l<5:3> el<12:14>
                    n<> u<196> t<Function_declaration> p<197> c<195> l<5:3> el<12:14>
                      n<> u<195> t<Function_body_declaration> p<196> c<33> l<5:12> el<12:14>
                        n<> u<33> t<Function_data_type_or_implicit> p<195> c<32> s<36> l<5:12> el<5:16>
                          n<> u<32> t<Function_data_type> p<33> l<5:12> el<5:16>
                        n<> u<36> t<Class_scope> p<195> c<35> s<37> l<5:17> el<5:29>
                          n<> u<35> t<Class_type> p<36> c<34> l<5:17> el<5:27>
                            n<uvm_packer> u<34> t<STRING_CONST> p<35> l<5:17> el<5:27>
                        n<get_packed_bits> u<37> t<STRING_CONST> p<195> s<47> l<5:29> el<5:44>
                        n<> u<47> t<Tf_port_list> p<195> c<46> s<72> l<5:45> el<5:70>
                          n<> u<46> t<Tf_port_item> p<47> c<38> l<5:45> el<5:70>
                            n<> u<38> t<TfPortDir_Ref> p<46> s<42> l<5:45> el<5:48>
                            n<> u<42> t<Data_type_or_implicit> p<46> c<41> s<43> l<5:49> el<5:61>
                              n<> u<41> t<Data_type> p<42> c<39> l<5:49> el<5:61>
                                n<> u<39> t<IntVec_TypeBit> p<41> s<40> l<5:49> el<5:52>
                                n<> u<40> t<Signing_Unsigned> p<41> l<5:53> el<5:61>
                            n<stream> u<43> t<STRING_CONST> p<46> s<45> l<5:62> el<5:68>
                            n<> u<45> t<Variable_dimension> p<46> c<44> l<5:68> el<5:70>
                              n<> u<44> t<Unsized_dimension> p<45> l<5:68> el<5:70>
                        n<> u<72> t<Function_statement_or_null> p<195> c<71> s<85> l<6:5> el<6:58>
                          n<> u<71> t<Statement> p<72> c<70> l<6:5> el<6:58>
                            n<> u<70> t<Statement_item> p<71> c<69> l<6:5> el<6:58>
                              n<> u<69> t<Blocking_assignment> p<70> c<51> l<6:5> el<6:57>
                                n<> u<51> t<Nonrange_variable_lvalue> p<69> c<48> s<68> l<6:5> el<6:15>
                                  n<cover_info> u<48> t<STRING_CONST> p<51> s<50> l<6:5> el<6:15>
                                  n<> u<50> t<Nonrange_select> p<51> c<49> l<6:16> el<6:16>
                                    n<> u<49> t<Bit_select> p<50> l<6:16> el<6:16>
                                n<> u<68> t<Dynamic_array_new> p<69> c<63> l<6:18> el<6:57>
                                  n<> u<63> t<Expression> p<68> c<57> s<67> l<6:22> el<6:43>
                                    n<> u<57> t<Expression> p<63> c<56> s<62> l<6:22> el<6:39>
                                      n<> u<56> t<Primary> p<57> c<55> l<6:22> el<6:39>
                                        n<> u<55> t<Complex_func_call> p<56> c<52> l<6:22> el<6:39>
                                          n<cover_info> u<52> t<STRING_CONST> p<55> s<53> l<6:22> el<6:32>
                                          n<size> u<53> t<STRING_CONST> p<55> s<54> l<6:33> el<6:37>
                                          n<> u<54> t<List_of_arguments> p<55> l<6:38> el<6:38>
                                    n<> u<62> t<BinOp_Plus> p<63> s<61> l<6:40> el<6:41>
                                    n<> u<61> t<Expression> p<63> c<60> l<6:42> el<6:43>
                                      n<> u<60> t<Primary> p<61> c<59> l<6:42> el<6:43>
                                        n<> u<59> t<Primary_literal> p<60> c<58> l<6:42> el<6:43>
                                          n<1> u<58> t<INT_CONST> p<59> l<6:42> el<6:43>
                                  n<> u<67> t<Expression> p<68> c<66> l<6:46> el<6:56>
                                    n<> u<66> t<Primary> p<67> c<65> l<6:46> el<6:56>
                                      n<> u<65> t<Primary_literal> p<66> c<64> l<6:46> el<6:56>
                                        n<cover_info> u<64> t<STRING_CONST> p<65> l<6:46> el<6:56>
                        n<> u<85> t<Function_statement_or_null> p<195> c<84> s<110> l<7:5> el<7:38>
                          n<> u<84> t<Statement> p<85> c<83> l<7:5> el<7:38>
                            n<> u<83> t<Statement_item> p<84> c<82> l<7:5> el<7:38>
                              n<> u<82> t<Blocking_assignment> p<83> c<76> l<7:5> el<7:37>
                                n<> u<76> t<Nonrange_variable_lvalue> p<82> c<73> s<81> l<7:5> el<7:11>
                                  n<stream> u<73> t<STRING_CONST> p<76> s<75> l<7:5> el<7:11>
                                  n<> u<75> t<Nonrange_select> p<76> c<74> l<7:19> el<7:19>
                                    n<> u<74> t<Bit_select> p<75> l<7:19> el<7:19>
                                n<> u<81> t<Dynamic_array_new> p<82> c<80> l<7:21> el<7:37>
                                  n<> u<80> t<Expression> p<81> c<79> l<7:25> el<7:36>
                                    n<> u<79> t<Primary> p<80> c<78> l<7:25> el<7:36>
                                      n<> u<78> t<Primary_literal> p<79> c<77> l<7:25> el<7:36>
                                        n<m_pack_iter> u<77> t<STRING_CONST> p<78> l<7:25> el<7:36>
                        n<> u<110> t<Function_statement_or_null> p<195> c<109> s<135> l<8:5> el<8:33>
                          n<> u<109> t<Statement> p<110> c<108> l<8:5> el<8:33>
                            n<> u<108> t<Statement_item> p<109> c<107> l<8:5> el<8:33>
                              n<> u<107> t<Blocking_assignment> p<108> c<106> l<8:5> el<8:32>
                                n<> u<106> t<Operator_assignment> p<107> c<100> l<8:5> el<8:32>
                                  n<> u<100> t<Variable_lvalue> p<106> c<87> s<101> l<8:5> el<8:17>
                                    n<> u<87> t<Ps_or_hierarchical_identifier> p<100> c<86> s<99> l<8:5> el<8:11>
                                      n<m_bits> u<86> t<STRING_CONST> p<87> l<8:5> el<8:11>
                                    n<> u<99> t<Select> p<100> c<88> l<8:11> el<8:17>
                                      n<> u<88> t<Bit_select> p<99> s<98> l<8:11> el<8:11>
                                      n<> u<98> t<Part_select_range> p<99> c<97> l<8:12> el<8:16>
                                        n<> u<97> t<Constant_range> p<98> c<92> l<8:12> el<8:16>
                                          n<> u<92> t<Constant_expression> p<97> c<91> s<96> l<8:12> el<8:14>
                                            n<> u<91> t<Constant_primary> p<92> c<90> l<8:12> el<8:14>
                                              n<> u<90> t<Primary_literal> p<91> c<89> l<8:12> el<8:14>
                                                n<31> u<89> t<INT_CONST> p<90> l<8:12> el<8:14>
                                          n<> u<96> t<Constant_expression> p<97> c<95> l<8:15> el<8:16>
                                            n<> u<95> t<Constant_primary> p<96> c<94> l<8:15> el<8:16>
                                              n<> u<94> t<Primary_literal> p<95> c<93> l<8:15> el<8:16>
                                                n<0> u<93> t<INT_CONST> p<94> l<8:15> el<8:16>
                                  n<> u<101> t<AssignOp_Assign> p<106> s<105> l<8:19> el<8:20>
                                  n<> u<105> t<Expression> p<106> c<104> l<8:21> el<8:32>
                                    n<> u<104> t<Primary> p<105> c<103> l<8:21> el<8:32>
                                      n<> u<103> t<Primary_literal> p<104> c<102> l<8:21> el<8:32>
                                        n<m_pack_iter> u<102> t<STRING_CONST> p<103> l<8:21> el<8:32>
                        n<> u<135> t<Function_statement_or_null> p<195> c<134> s<193> l<9:5> el<9:35>
                          n<> u<134> t<Statement> p<135> c<133> l<9:5> el<9:35>
                            n<> u<133> t<Statement_item> p<134> c<132> l<9:5> el<9:35>
                              n<> u<132> t<Blocking_assignment> p<133> c<131> l<9:5> el<9:34>
                                n<> u<131> t<Operator_assignment> p<132> c<125> l<9:5> el<9:34>
                                  n<> u<125> t<Variable_lvalue> p<131> c<112> s<126> l<9:5> el<9:18>
                                    n<> u<112> t<Ps_or_hierarchical_identifier> p<125> c<111> s<124> l<9:5> el<9:11>
                                      n<m_bits> u<111> t<STRING_CONST> p<112> l<9:5> el<9:11>
                                    n<> u<124> t<Select> p<125> c<113> l<9:11> el<9:18>
                                      n<> u<113> t<Bit_select> p<124> s<123> l<9:11> el<9:11>
                                      n<> u<123> t<Part_select_range> p<124> c<122> l<9:12> el<9:17>
                                        n<> u<122> t<Constant_range> p<123> c<117> l<9:12> el<9:17>
                                          n<> u<117> t<Constant_expression> p<122> c<116> s<121> l<9:12> el<9:14>
                                            n<> u<116> t<Constant_primary> p<117> c<115> l<9:12> el<9:14>
                                              n<> u<115> t<Primary_literal> p<116> c<114> l<9:12> el<9:14>
                                                n<63> u<114> t<INT_CONST> p<115> l<9:12> el<9:14>
                                          n<> u<121> t<Constant_expression> p<122> c<120> l<9:15> el<9:17>
                                            n<> u<120> t<Constant_primary> p<121> c<119> l<9:15> el<9:17>
                                              n<> u<119> t<Primary_literal> p<120> c<118> l<9:15> el<9:17>
                                                n<32> u<118> t<INT_CONST> p<119> l<9:15> el<9:17>
                                  n<> u<126> t<AssignOp_Assign> p<131> s<130> l<9:19> el<9:20>
                                  n<> u<130> t<Expression> p<131> c<129> l<9:21> el<9:34>
                                    n<> u<129> t<Primary> p<130> c<128> l<9:21> el<9:34>
                                      n<> u<128> t<Primary_literal> p<129> c<127> l<9:21> el<9:34>
                                        n<m_unpack_iter> u<127> t<STRING_CONST> p<128> l<9:21> el<9:34>
                        n<> u<193> t<Function_statement_or_null> p<195> c<192> s<194> l<10:5> el<11:29>
                          n<> u<192> t<Statement> p<193> c<191> l<10:5> el<11:29>
                            n<> u<191> t<Statement_item> p<192> c<190> l<10:5> el<11:29>
                              n<> u<190> t<Loop_statement> p<191> c<189> l<10:5> el<11:29>
                                n<> u<189> t<FOR> p<190> s<144> l<10:5> el<10:8>
                                n<> u<144> t<For_initialization> p<190> c<143> s<154> l<10:10> el<10:17>
                                  n<> u<143> t<For_variable_declaration> p<144> c<137> l<10:10> el<10:17>
                                    n<> u<137> t<Data_type> p<143> c<136> s<138> l<10:10> el<10:13>
                                      n<> u<136> t<IntegerAtomType_Int> p<137> l<10:10> el<10:13>
                                    n<i> u<138> t<STRING_CONST> p<143> s<142> l<10:14> el<10:15>
                                    n<> u<142> t<Expression> p<143> c<141> l<10:16> el<10:17>
                                      n<> u<141> t<Primary> p<142> c<140> l<10:16> el<10:17>
                                        n<> u<140> t<Primary_literal> p<141> c<139> l<10:16> el<10:17>
                                          n<0> u<139> t<INT_CONST> p<140> l<10:16> el<10:17>
                                n<> u<154> t<Expression> p<190> c<148> s<163> l<10:18> el<10:31>
                                  n<> u<148> t<Expression> p<154> c<147> s<153> l<10:18> el<10:19>
                                    n<> u<147> t<Primary> p<148> c<146> l<10:18> el<10:19>
                                      n<> u<146> t<Primary_literal> p<147> c<145> l<10:18> el<10:19>
                                        n<i> u<145> t<STRING_CONST> p<146> l<10:18> el<10:19>
                                  n<> u<153> t<BinOp_Less> p<154> s<152> l<10:19> el<10:20>
                                  n<> u<152> t<Expression> p<154> c<151> l<10:20> el<10:31>
                                    n<> u<151> t<Primary> p<152> c<150> l<10:20> el<10:31>
                                      n<> u<150> t<Primary_literal> p<151> c<149> l<10:20> el<10:31>
                                        n<m_pack_iter> u<149> t<STRING_CONST> p<150> l<10:20> el<10:31>
                                n<> u<163> t<For_step> p<190> c<162> s<188> l<10:32> el<10:35>
                                  n<> u<162> t<For_step_assignment> p<163> c<161> l<10:32> el<10:35>
                                    n<> u<161> t<Inc_or_dec_expression> p<162> c<159> l<10:32> el<10:35>
                                      n<> u<159> t<Variable_lvalue> p<161> c<156> s<160> l<10:32> el<10:33>
                                        n<> u<156> t<Ps_or_hierarchical_identifier> p<159> c<155> s<158> l<10:32> el<10:33>
                                          n<i> u<155> t<STRING_CONST> p<156> l<10:32> el<10:33>
                                        n<> u<158> t<Select> p<159> c<157> l<10:33> el<10:33>
                                          n<> u<157> t<Bit_select> p<158> l<10:33> el<10:33>
                                      n<> u<160> t<IncDec_PlusPlus> p<161> l<10:33> el<10:35>
                                n<> u<188> t<Statement_or_null> p<190> c<187> l<11:7> el<11:29>
                                  n<> u<187> t<Statement> p<188> c<186> l<11:7> el<11:29>
                                    n<> u<186> t<Statement_item> p<187> c<185> l<11:7> el<11:29>
                                      n<> u<185> t<Blocking_assignment> p<186> c<184> l<11:7> el<11:28>
                                        n<> u<184> t<Operator_assignment> p<185> c<172> l<11:7> el<11:28>
                                          n<> u<172> t<Variable_lvalue> p<184> c<165> s<173> l<11:7> el<11:16>
                                            n<> u<165> t<Ps_or_hierarchical_identifier> p<172> c<164> s<171> l<11:7> el<11:13>
                                              n<stream> u<164> t<STRING_CONST> p<165> l<11:7> el<11:13>
                                            n<> u<171> t<Select> p<172> c<170> l<11:13> el<11:16>
                                              n<> u<170> t<Bit_select> p<171> c<169> l<11:13> el<11:16>
                                                n<> u<169> t<Expression> p<170> c<168> l<11:14> el<11:15>
                                                  n<> u<168> t<Primary> p<169> c<167> l<11:14> el<11:15>
                                                    n<> u<167> t<Primary_literal> p<168> c<166> l<11:14> el<11:15>
                                                      n<i> u<166> t<STRING_CONST> p<167> l<11:14> el<11:15>
                                          n<> u<173> t<AssignOp_Assign> p<184> s<183> l<11:17> el<11:18>
                                          n<> u<183> t<Expression> p<184> c<182> l<11:19> el<11:28>
                                            n<> u<182> t<Primary> p<183> c<181> l<11:19> el<11:28>
                                              n<> u<181> t<Complex_func_call> p<182> c<174> l<11:19> el<11:28>
                                                n<m_bits> u<174> t<STRING_CONST> p<181> s<180> l<11:19> el<11:25>
                                                n<> u<180> t<Select> p<181> c<179> l<11:25> el<11:28>
                                                  n<> u<179> t<Bit_select> p<180> c<178> l<11:25> el<11:28>
                                                    n<> u<178> t<Expression> p<179> c<177> l<11:26> el<11:27>
                                                      n<> u<177> t<Primary> p<178> c<176> l<11:26> el<11:27>
                                                        n<> u<176> t<Primary_literal> p<177> c<175> l<11:26> el<11:27>
                                                          n<i> u<175> t<STRING_CONST> p<176> l<11:26> el<11:27>
                        n<> u<194> t<ENDFUNCTION> p<195> l<12:3> el<12:14>
        n<> u<309> t<Module_item> p<311> c<308> s<310> l<14:3> el<20:6>
          n<> u<308> t<Non_port_module_item> p<309> c<307> l<14:3> el<20:6>
            n<> u<307> t<Module_or_generate_item> p<308> c<306> l<14:3> el<20:6>
              n<> u<306> t<Module_common_item> p<307> c<305> l<14:3> el<20:6>
                n<> u<305> t<Always_construct> p<306> c<203> l<14:3> el<20:6>
                  n<> u<203> t<ALWAYS> p<305> s<304> l<14:3> el<14:9>
                  n<> u<304> t<Statement> p<305> c<303> l<14:10> el<20:6>
                    n<> u<303> t<Statement_item> p<304> c<302> l<14:10> el<20:6>
                      n<> u<302> t<Procedural_timing_control_statement> p<303> c<211> l<14:10> el<20:6>
                        n<> u<211> t<Procedural_timing_control> p<302> c<210> s<301> l<14:10> el<14:24>
                          n<> u<210> t<Event_control> p<211> c<209> l<14:10> el<14:24>
                            n<> u<209> t<Event_expression> p<210> c<204> l<14:12> el<14:23>
                              n<> u<204> t<Edge_Posedge> p<209> s<208> l<14:12> el<14:19>
                              n<> u<208> t<Expression> p<209> c<207> l<14:20> el<14:23>
                                n<> u<207> t<Primary> p<208> c<206> l<14:20> el<14:23>
                                  n<> u<206> t<Primary_literal> p<207> c<205> l<14:20> el<14:23>
                                    n<clk> u<205> t<STRING_CONST> p<206> l<14:20> el<14:23>
                        n<> u<301> t<Statement_or_null> p<302> c<300> l<14:25> el<20:6>
                          n<> u<300> t<Statement> p<301> c<299> l<14:25> el<20:6>
                            n<> u<299> t<Statement_item> p<300> c<298> l<14:25> el<20:6>
                              n<> u<298> t<Seq_block> p<299> c<236> l<14:25> el<20:6>
                                n<> u<236> t<Statement_or_null> p<298> c<235> s<251> l<15:5> el<15:33>
                                  n<> u<235> t<Statement> p<236> c<234> l<15:5> el<15:33>
                                    n<> u<234> t<Statement_item> p<235> c<233> l<15:5> el<15:33>
                                      n<> u<233> t<Blocking_assignment> p<234> c<232> l<15:5> el<15:32>
                                        n<> u<232> t<Operator_assignment> p<233> c<226> l<15:5> el<15:32>
                                          n<> u<226> t<Variable_lvalue> p<232> c<213> s<227> l<15:5> el<15:17>
                                            n<> u<213> t<Ps_or_hierarchical_identifier> p<226> c<212> s<225> l<15:5> el<15:11>
                                              n<m_bits> u<212> t<STRING_CONST> p<213> l<15:5> el<15:11>
                                            n<> u<225> t<Select> p<226> c<214> l<15:11> el<15:17>
                                              n<> u<214> t<Bit_select> p<225> s<224> l<15:11> el<15:11>
                                              n<> u<224> t<Part_select_range> p<225> c<223> l<15:12> el<15:16>
                                                n<> u<223> t<Constant_range> p<224> c<218> l<15:12> el<15:16>
                                                  n<> u<218> t<Constant_expression> p<223> c<217> s<222> l<15:12> el<15:14>
                                                    n<> u<217> t<Constant_primary> p<218> c<216> l<15:12> el<15:14>
                                                      n<> u<216> t<Primary_literal> p<217> c<215> l<15:12> el<15:14>
                                                        n<31> u<215> t<INT_CONST> p<216> l<15:12> el<15:14>
                                                  n<> u<222> t<Constant_expression> p<223> c<221> l<15:15> el<15:16>
                                                    n<> u<221> t<Constant_primary> p<222> c<220> l<15:15> el<15:16>
                                                      n<> u<220> t<Primary_literal> p<221> c<219> l<15:15> el<15:16>
                                                        n<0> u<219> t<INT_CONST> p<220> l<15:15> el<15:16>
                                          n<> u<227> t<AssignOp_Assign> p<232> s<231> l<15:19> el<15:20>
                                          n<> u<231> t<Expression> p<232> c<230> l<15:21> el<15:32>
                                            n<> u<230> t<Primary> p<231> c<229> l<15:21> el<15:32>
                                              n<> u<229> t<Primary_literal> p<230> c<228> l<15:21> el<15:32>
                                                n<m_pack_iter> u<228> t<STRING_CONST> p<229> l<15:21> el<15:32>
                                n<> u<251> t<Statement_or_null> p<298> c<250> s<267> l<16:5> el<16:12>
                                  n<> u<250> t<Statement> p<251> c<249> l<16:5> el<16:12>
                                    n<> u<249> t<Statement_item> p<250> c<248> l<16:5> el<16:12>
                                      n<> u<248> t<Blocking_assignment> p<249> c<247> l<16:5> el<16:11>
                                        n<> u<247> t<Operator_assignment> p<248> c<241> l<16:5> el<16:11>
                                          n<> u<241> t<Variable_lvalue> p<247> c<238> s<242> l<16:5> el<16:6>
                                            n<> u<238> t<Ps_or_hierarchical_identifier> p<241> c<237> s<240> l<16:5> el<16:6>
                                              n<o> u<237> t<STRING_CONST> p<238> l<16:5> el<16:6>
                                            n<> u<240> t<Select> p<241> c<239> l<16:7> el<16:7>
                                              n<> u<239> t<Bit_select> p<240> l<16:7> el<16:7>
                                          n<> u<242> t<AssignOp_Add> p<247> s<246> l<16:7> el<16:9>
                                          n<> u<246> t<Expression> p<247> c<245> l<16:10> el<16:11>
                                            n<> u<245> t<Primary> p<246> c<244> l<16:10> el<16:11>
                                              n<> u<244> t<Primary_literal> p<245> c<243> l<16:10> el<16:11>
                                                n<1> u<243> t<INT_CONST> p<244> l<16:10> el<16:11>
                                n<> u<267> t<Statement_or_null> p<298> c<266> s<280> l<17:5> el<17:18>
                                  n<> u<266> t<Statement> p<267> c<265> l<17:5> el<17:18>
                                    n<> u<265> t<Statement_item> p<266> c<264> l<17:5> el<17:18>
                                      n<> u<264> t<Nonblocking_assignment> p<265> c<256> l<17:5> el<17:17>
                                        n<> u<256> t<Variable_lvalue> p<264> c<253> s<259> l<17:5> el<17:6>
                                          n<> u<253> t<Ps_or_hierarchical_identifier> p<256> c<252> s<255> l<17:5> el<17:6>
                                            n<a> u<252> t<STRING_CONST> p<253> l<17:5> el<17:6>
                                          n<> u<255> t<Select> p<256> c<254> l<17:7> el<17:7>
                                            n<> u<254> t<Bit_select> p<255> l<17:7> el<17:7>
                                        n<> u<259> t<Delay_or_event_control> p<264> c<258> s<263> l<17:10> el<17:12>
                                          n<> u<258> t<Delay_control> p<259> c<257> l<17:10> el<17:12>
                                            n<#1> u<257> t<INT_CONST> p<258> l<17:10> el<17:12>
                                        n<> u<263> t<Expression> p<264> c<262> l<17:13> el<17:17>
                                          n<> u<262> t<Primary> p<263> c<261> l<17:13> el<17:17>
                                            n<> u<261> t<Primary_literal> p<262> c<260> l<17:13> el<17:17>
                                              n<idle> u<260> t<STRING_CONST> p<261> l<17:13> el<17:17>
                                n<> u<280> t<Statement_or_null> p<298> c<279> s<296> l<18:5> el<18:21>
                                  n<> u<279> t<Statement> p<280> c<278> l<18:5> el<18:21>
                                    n<> u<278> t<Statement_item> p<279> c<277> l<18:5> el<18:21>
                                      n<> u<277> t<Nonblocking_assignment> p<278> c<272> l<18:5> el<18:20>
                                        n<> u<272> t<Variable_lvalue> p<277> c<269> s<276> l<18:5> el<18:8>
                                          n<> u<269> t<Ps_or_hierarchical_identifier> p<272> c<268> s<271> l<18:5> el<18:8>
                                            n<nba> u<268> t<STRING_CONST> p<269> l<18:5> el<18:8>
                                          n<> u<271> t<Select> p<272> c<270> l<18:9> el<18:9>
                                            n<> u<270> t<Bit_select> p<271> l<18:9> el<18:9>
                                        n<> u<276> t<Expression> p<277> c<275> l<18:12> el<18:20>
                                          n<> u<275> t<Primary> p<276> c<274> l<18:12> el<18:20>
                                            n<> u<274> t<Primary_literal> p<275> c<273> l<18:12> el<18:20>
                                              n<next_nba> u<273> t<STRING_CONST> p<274> l<18:12> el<18:20>
                                n<> u<296> t<Statement_or_null> p<298> c<295> s<297> l<19:5> el<19:18>
                                  n<> u<295> t<Statement> p<296> c<294> l<19:5> el<19:18>
                                    n<> u<294> t<Statement_item> p<295> c<293> l<19:5> el<19:18>
                                      n<> u<293> t<Blocking_assignment> p<294> c<285> l<19:5> el<19:17>
                                        n<> u<285> t<Variable_lvalue> p<293> c<282> s<288> l<19:5> el<19:7>
                                          n<> u<282> t<Ps_or_hierarchical_identifier> p<285> c<281> s<284> l<19:5> el<19:7>
                                            n<bb> u<281> t<STRING_CONST> p<282> l<19:5> el<19:7>
                                          n<> u<284> t<Select> p<285> c<283> l<19:8> el<19:8>
                                            n<> u<283> t<Bit_select> p<284> l<19:8> el<19:8>
                                        n<> u<288> t<Delay_or_event_control> p<293> c<287> s<292> l<19:10> el<19:12>
                                          n<> u<287> t<Delay_control> p<288> c<286> l<19:10> el<19:12>
                                            n<#1> u<286> t<INT_CONST> p<287> l<19:10> el<19:12>
                                        n<> u<292> t<Expression> p<293> c<291> l<19:13> el<19:17>
                                          n<> u<291> t<Primary> p<292> c<290> l<19:13> el<19:17>
                                            n<> u<290> t<Primary_literal> p<291> c<289> l<19:13> el<19:17>
                                              n<toto> u<289> t<STRING_CONST> p<290> l<19:13> el<19:17>
                                n<> u<297> t<END> p<298> l<20:3> el<20:6>
        n<> u<310> t<ENDMODULE> p<311> l<22:1> el<22:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Assignments/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Assignments/dut.sv:1:1: Compile module "work@dut".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/Assignments/dut.sv:1:17: Implicit port type (wire) for "o".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
ArrayTypespec                                          1
Assignment                                            11
Begin                                                  2
BitSelect                                              2
BitTypespec                                            1
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              18
DelayControl                                           2
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
ForStmt                                                1
Function                                              10
HierPath                                               1
IODecl                                                12
IntTypespec                                           10
IntVar                                                 1
LogicNet                                               2
LogicTypespec                                          1
MethodFuncCall                                         3
Module                                                 1
Operation                                              4
Package                                                1
PartSelect                                             3
Port                                                   2
Range                                                  2
RefObj                                                21
RefTypespec                                           17
Task                                                   9
TypedefTypespec                                        1
VoidTypespec                                           1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Assignments/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/Assignments/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiInternalScope:
  \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
    |vpiName:uvm_packer::get_packed_bits
    |vpiFullName:work@dut.uvm_packer::get_packed_bits
    |vpiInternalScope:
    \_Begin: (work@dut.uvm_packer::get_packed_bits)
      |vpiParent:
      \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
      |vpiFullName:work@dut.uvm_packer::get_packed_bits
      |vpiVariables:
      \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiTypespec:
        \_RefTypespec: (work@dut.uvm_packer::get_packed_bits.i), line:10:10, endln:10:13
          |vpiParent:
          \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
          |vpiActual:
          \_IntTypespec: , line:10:10, endln:10:13
        |vpiName:i
        |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
        |vpiSigned:1
      |vpiInternalScope:
      \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiFullName:work@dut.uvm_packer::get_packed_bits
        |vpiImportTypespec:
        \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:10:20, endln:10:31
          |vpiParent:
          \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
          |vpiName:m_pack_iter
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_bits), line:11:25, endln:11:28
          |vpiParent:
          \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
          |vpiName:m_bits
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits
          |vpiNetType:1
        |vpiForInitStmt:
        \_Assignment: , line:10:10, endln:10:17
          |vpiParent:
          \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
          |vpiRhs:
          \_Constant: , line:10:16, endln:10:17
            |vpiParent:
            \_Assignment: , line:10:10, endln:10:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
        |vpiForIncStmt:
        \_Operation: , line:10:32, endln:10:35
          |vpiParent:
          \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@dut.uvm_packer::get_packed_bits.i), line:10:32, endln:10:33
            |vpiParent:
            \_Operation: , line:10:32, endln:10:35
            |vpiName:i
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
            |vpiActual:
            \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
        |vpiCondition:
        \_Operation: , line:10:18, endln:10:31
          |vpiParent:
          \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@dut.uvm_packer::get_packed_bits.i), line:10:18, endln:10:19
            |vpiParent:
            \_Operation: , line:10:18, endln:10:31
            |vpiName:i
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
            |vpiActual:
            \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
          |vpiOperand:
          \_RefObj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:10:20, endln:10:31
            |vpiParent:
            \_Operation: , line:10:18, endln:10:31
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
            |vpiActual:
            \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:10:20, endln:10:31
        |vpiStmt:
        \_Assignment: , line:11:7, endln:11:28
          |vpiParent:
          \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_BitSelect: (work@dut.uvm_packer::get_packed_bits.m_bits), line:11:25, endln:11:28
            |vpiParent:
            \_Assignment: , line:11:7, endln:11:28
            |vpiName:m_bits
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits
            |vpiActual:
            \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_bits), line:11:25, endln:11:28
            |vpiIndex:
            \_RefObj: (work@dut.uvm_packer::get_packed_bits.i), line:11:26, endln:11:27
              |vpiParent:
              \_BitSelect: (work@dut.uvm_packer::get_packed_bits.m_bits), line:11:25, endln:11:28
              |vpiName:i
              |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
              |vpiActual:
              \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
          |vpiLhs:
          \_BitSelect: (work@dut.uvm_packer::get_packed_bits.stream), line:11:13, endln:11:16
            |vpiParent:
            \_Assignment: , line:11:7, endln:11:28
            |vpiName:stream
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
            |vpiActual:
            \_IODecl: (stream), line:5:62, endln:5:68
            |vpiIndex:
            \_RefObj: (work@dut.uvm_packer::get_packed_bits.i), line:11:14, endln:11:15
              |vpiParent:
              \_BitSelect: (work@dut.uvm_packer::get_packed_bits.stream), line:11:13, endln:11:16
              |vpiName:i
              |vpiFullName:work@dut.uvm_packer::get_packed_bits.i
              |vpiActual:
              \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
      |vpiTypedef:
      \_IntTypespec: , line:10:10, endln:10:13
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:10:10, endln:10:13
      |vpiImportTypespec:
      \_IntVar: (work@dut.uvm_packer::get_packed_bits.i), line:10:14, endln:10:15
      |vpiImportTypespec:
      \_LogicNet: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6:22, endln:6:32
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiName:cover_info
        |vpiFullName:work@dut.uvm_packer::get_packed_bits.cover_info
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:7:25, endln:7:36
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiName:m_pack_iter
        |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_bits), line:8:12, endln:8:16
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiName:m_bits
        |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits
        |vpiNetType:1
      |vpiImportTypespec:
      \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_unpack_iter), line:9:21, endln:9:34
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiName:m_unpack_iter
        |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_unpack_iter
        |vpiNetType:1
      |vpiStmt:
      \_Assignment: , line:6:5, endln:6:57
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_MethodFuncCall: (new), line:6:18, endln:6:57
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:57
          |vpiArgument:
          \_Operation: , line:6:22, endln:6:43
            |vpiParent:
            \_MethodFuncCall: (new), line:6:18, endln:6:57
            |vpiOpType:24
            |vpiOperand:
            \_HierPath: (cover_info.size), line:6:22, endln:6:39
              |vpiParent:
              \_Operation: , line:6:22, endln:6:43
              |vpiActual:
              \_RefObj: (cover_info), line:6:22, endln:6:32
                |vpiParent:
                \_HierPath: (cover_info.size), line:6:22, endln:6:39
                |vpiName:cover_info
                |vpiActual:
                \_LogicNet: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6:22, endln:6:32
              |vpiActual:
              \_MethodFuncCall: (size), line:6:33, endln:6:39
                |vpiParent:
                \_HierPath: (cover_info.size), line:6:22, endln:6:39
                |vpiName:size
              |vpiName:cover_info.size
            |vpiOperand:
            \_Constant: , line:6:42, endln:6:43
              |vpiParent:
              \_Operation: , line:6:22, endln:6:43
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiArgument:
          \_RefObj: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6:46, endln:6:56
            |vpiParent:
            \_MethodFuncCall: (new), line:6:18, endln:6:57
            |vpiName:cover_info
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.cover_info
            |vpiActual:
            \_LogicNet: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6:22, endln:6:32
          |vpiName:new
        |vpiLhs:
        \_RefObj: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6:5, endln:6:15
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:57
          |vpiName:cover_info
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.cover_info
          |vpiActual:
          \_LogicNet: (work@dut.uvm_packer::get_packed_bits.cover_info), line:6:22, endln:6:32
      |vpiStmt:
      \_Assignment: , line:7:5, endln:7:37
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_MethodFuncCall: (new), line:7:21, endln:7:37
          |vpiParent:
          \_Assignment: , line:7:5, endln:7:37
          |vpiArgument:
          \_RefObj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:7:25, endln:7:36
            |vpiParent:
            \_MethodFuncCall: (new), line:7:21, endln:7:37
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
            |vpiActual:
            \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:7:25, endln:7:36
          |vpiName:new
        |vpiLhs:
        \_RefObj: (work@dut.uvm_packer::get_packed_bits.stream), line:7:5, endln:7:11
          |vpiParent:
          \_Assignment: , line:7:5, endln:7:37
          |vpiName:stream
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
          |vpiActual:
          \_IODecl: (stream), line:5:62, endln:5:68
      |vpiStmt:
      \_Assignment: , line:8:5, endln:8:32
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:8:21, endln:8:32
          |vpiParent:
          \_Assignment: , line:8:5, endln:8:32
          |vpiName:m_pack_iter
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_pack_iter
          |vpiActual:
          \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_pack_iter), line:7:25, endln:7:36
        |vpiLhs:
        \_PartSelect: m_bits (work@dut.uvm_packer::get_packed_bits.m_bits), line:8:12, endln:8:16
          |vpiParent:
          \_Assignment: , line:8:5, endln:8:32
          |vpiName:m_bits
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits
          |vpiDefName:m_bits
          |vpiActual:
          \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_bits), line:8:12, endln:8:16
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_Constant: , line:8:12, endln:8:14
            |vpiParent:
            \_PartSelect: m_bits (work@dut.uvm_packer::get_packed_bits.m_bits), line:8:12, endln:8:16
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:8:15, endln:8:16
            |vpiParent:
            \_PartSelect: m_bits (work@dut.uvm_packer::get_packed_bits.m_bits), line:8:12, endln:8:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_Assignment: , line:9:5, endln:9:34
        |vpiParent:
        \_Begin: (work@dut.uvm_packer::get_packed_bits)
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@dut.uvm_packer::get_packed_bits.m_unpack_iter), line:9:21, endln:9:34
          |vpiParent:
          \_Assignment: , line:9:5, endln:9:34
          |vpiName:m_unpack_iter
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_unpack_iter
          |vpiActual:
          \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_unpack_iter), line:9:21, endln:9:34
        |vpiLhs:
        \_PartSelect: m_bits (work@dut.uvm_packer::get_packed_bits.m_bits), line:9:12, endln:9:17
          |vpiParent:
          \_Assignment: , line:9:5, endln:9:34
          |vpiName:m_bits
          |vpiFullName:work@dut.uvm_packer::get_packed_bits.m_bits
          |vpiDefName:m_bits
          |vpiActual:
          \_LogicNet: (work@dut.uvm_packer::get_packed_bits.m_bits), line:8:12, endln:8:16
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_Constant: , line:9:12, endln:9:14
            |vpiParent:
            \_PartSelect: m_bits (work@dut.uvm_packer::get_packed_bits.m_bits), line:9:12, endln:9:17
            |vpiDecompile:63
            |vpiSize:64
            |UINT:63
            |vpiConstType:9
          |vpiRightRange:
          \_Constant: , line:9:15, endln:9:17
            |vpiParent:
            \_PartSelect: m_bits (work@dut.uvm_packer::get_packed_bits.m_bits), line:9:12, endln:9:17
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
      |vpiStmt:
      \_ForStmt: (work@dut.uvm_packer::get_packed_bits), line:10:5, endln:11:29
    |vpiTypedef:
    \_VoidTypespec: , line:5:12, endln:5:16
      |vpiParent:
      \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
    |vpiTypedef:
    \_BitTypespec: , line:5:49, endln:5:52
      |vpiParent:
      \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
    |vpiImportTypespec:
    \_VoidTypespec: , line:5:12, endln:5:16
    |vpiImportTypespec:
    \_BitTypespec: , line:5:49, endln:5:52
    |vpiVisibility:1
    |vpiReturn:
    \_RefTypespec: (work@dut.uvm_packer::get_packed_bits)
      |vpiParent:
      \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
      |vpiFullName:work@dut.uvm_packer::get_packed_bits
      |vpiActual:
      \_VoidTypespec: , line:5:12, endln:5:16
    |vpiIODecl:
    \_IODecl: (stream), line:5:62, endln:5:68
      |vpiParent:
      \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
      |vpiDirection:6
      |vpiName:stream
      |vpiRange:
      \_Range: , line:5:68, endln:5:70
        |vpiParent:
        \_IODecl: (stream), line:5:62, endln:5:68
        |vpiLeftRange:
        \_Constant: , line:5:68, endln:5:69
          |vpiParent:
          \_Range: , line:5:68, endln:5:70
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:5:68, endln:5:69
          |vpiParent:
          \_Range: , line:5:68, endln:5:70
          |vpiDecompile:unsized
          |STRING:unsized
          |vpiConstType:6
      |vpiTypedef:
      \_RefTypespec: (work@dut.uvm_packer::get_packed_bits.stream), line:5:49, endln:5:70
        |vpiParent:
        \_IODecl: (stream), line:5:62, endln:5:68
        |vpiFullName:work@dut.uvm_packer::get_packed_bits.stream
        |vpiActual:
        \_ArrayTypespec: , line:5:49, endln:5:70
    |vpiStmt:
    \_Begin: (work@dut.uvm_packer::get_packed_bits)
  |vpiTypedef:
  \_ArrayTypespec: , line:5:49, endln:5:70
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
    |vpiArrayType:2
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:5:49, endln:5:61
      |vpiParent:
      \_ArrayTypespec: , line:5:49, endln:5:70
      |vpiFullName:work@dut
      |vpiActual:
      \_BitTypespec: , line:5:49, endln:5:52
  |vpiImportTypespec:
  \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
  |vpiImportTypespec:
  \_ArrayTypespec: , line:5:49, endln:5:70
  |vpiImportTypespec:
  \_LogicNet: (work@dut.clk), line:1:12, endln:1:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:1:17, endln:1:18
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
    |vpiName:o
    |vpiFullName:work@dut.o
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_Function: (work@dut.uvm_packer::get_packed_bits), line:5:3, endln:12:14
  |vpiNet:
  \_LogicNet: (work@dut.clk), line:1:12, endln:1:15
  |vpiNet:
  \_LogicNet: (work@dut.o), line:1:17, endln:1:18
  |vpiPort:
  \_Port: (clk), line:1:12, endln:1:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (o), line:1:17, endln:1:18
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
    |vpiName:o
    |vpiDirection:2
  |vpiProcess:
  \_Always: , line:14:3, endln:20:6
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/Assignments/dut.sv, line:1:1, endln:22:10
    |vpiStmt:
    \_EventControl: , line:14:10, endln:14:24
      |vpiParent:
      \_Always: , line:14:3, endln:20:6
      |vpiCondition:
      \_Operation: , line:14:12, endln:14:23
        |vpiParent:
        \_EventControl: , line:14:10, endln:14:24
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@dut.clk), line:14:20, endln:14:23
          |vpiParent:
          \_Operation: , line:14:12, endln:14:23
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_LogicNet: (work@dut.clk), line:1:12, endln:1:15
      |vpiStmt:
      \_Begin: (work@dut), line:14:25, endln:20:6
        |vpiParent:
        \_EventControl: , line:14:10, endln:14:24
        |vpiFullName:work@dut
        |vpiImportTypespec:
        \_LogicNet: (work@dut.m_pack_iter), line:15:21, endln:15:32
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:m_pack_iter
          |vpiFullName:work@dut.m_pack_iter
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.m_bits), line:15:12, endln:15:16
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:m_bits
          |vpiFullName:work@dut.m_bits
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.idle), line:17:13, endln:17:17
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:idle
          |vpiFullName:work@dut.idle
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.a), line:17:5, endln:17:6
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:a
          |vpiFullName:work@dut.a
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.next_nba), line:18:12, endln:18:20
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:next_nba
          |vpiFullName:work@dut.next_nba
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.nba), line:18:5, endln:18:8
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:nba
          |vpiFullName:work@dut.nba
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.toto), line:19:13, endln:19:17
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:toto
          |vpiFullName:work@dut.toto
          |vpiNetType:1
        |vpiImportTypespec:
        \_LogicNet: (work@dut.bb), line:19:5, endln:19:7
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiName:bb
          |vpiFullName:work@dut.bb
          |vpiNetType:1
        |vpiStmt:
        \_Assignment: , line:15:5, endln:15:32
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@dut.m_pack_iter), line:15:21, endln:15:32
            |vpiParent:
            \_Assignment: , line:15:5, endln:15:32
            |vpiName:m_pack_iter
            |vpiFullName:work@dut.m_pack_iter
            |vpiActual:
            \_LogicNet: (work@dut.m_pack_iter), line:15:21, endln:15:32
          |vpiLhs:
          \_PartSelect: m_bits (work@dut.m_bits), line:15:12, endln:15:16
            |vpiParent:
            \_Assignment: , line:15:5, endln:15:32
            |vpiName:m_bits
            |vpiFullName:work@dut.m_bits
            |vpiDefName:m_bits
            |vpiActual:
            \_LogicNet: (work@dut.m_bits), line:15:12, endln:15:16
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:15:12, endln:15:14
              |vpiParent:
              \_PartSelect: m_bits (work@dut.m_bits), line:15:12, endln:15:16
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:15:15, endln:15:16
              |vpiParent:
              \_PartSelect: m_bits (work@dut.m_bits), line:15:12, endln:15:16
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiStmt:
        \_Assignment: , line:16:5, endln:16:11
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiOpType:24
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:16:10, endln:16:11
            |vpiParent:
            \_Assignment: , line:16:5, endln:16:11
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@dut.o), line:16:5, endln:16:6
            |vpiParent:
            \_Assignment: , line:16:5, endln:16:11
            |vpiName:o
            |vpiFullName:work@dut.o
            |vpiActual:
            \_LogicNet: (work@dut.o), line:1:17, endln:1:18
        |vpiStmt:
        \_Assignment: , line:17:5, endln:17:17
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@dut.idle), line:17:13, endln:17:17
            |vpiParent:
            \_Assignment: , line:17:5, endln:17:17
            |vpiName:idle
            |vpiFullName:work@dut.idle
            |vpiActual:
            \_LogicNet: (work@dut.idle), line:17:13, endln:17:17
          |vpiLhs:
          \_RefObj: (work@dut.a), line:17:5, endln:17:6
            |vpiParent:
            \_Assignment: , line:17:5, endln:17:17
            |vpiName:a
            |vpiFullName:work@dut.a
            |vpiActual:
            \_LogicNet: (work@dut.a), line:17:5, endln:17:6
          |vpiDelayControl:
          \_DelayControl: , line:17:10, endln:17:12
            |vpiParent:
            \_Assignment: , line:17:5, endln:17:17
            |#1
        |vpiStmt:
        \_Assignment: , line:18:5, endln:18:20
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiOpType:82
          |vpiRhs:
          \_RefObj: (work@dut.next_nba), line:18:12, endln:18:20
            |vpiParent:
            \_Assignment: , line:18:5, endln:18:20
            |vpiName:next_nba
            |vpiFullName:work@dut.next_nba
            |vpiActual:
            \_LogicNet: (work@dut.next_nba), line:18:12, endln:18:20
          |vpiLhs:
          \_RefObj: (work@dut.nba), line:18:5, endln:18:8
            |vpiParent:
            \_Assignment: , line:18:5, endln:18:20
            |vpiName:nba
            |vpiFullName:work@dut.nba
            |vpiActual:
            \_LogicNet: (work@dut.nba), line:18:5, endln:18:8
        |vpiStmt:
        \_Assignment: , line:19:5, endln:19:17
          |vpiParent:
          \_Begin: (work@dut), line:14:25, endln:20:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_RefObj: (work@dut.toto), line:19:13, endln:19:17
            |vpiParent:
            \_Assignment: , line:19:5, endln:19:17
            |vpiName:toto
            |vpiFullName:work@dut.toto
            |vpiActual:
            \_LogicNet: (work@dut.toto), line:19:13, endln:19:17
          |vpiLhs:
          \_RefObj: (work@dut.bb), line:19:5, endln:19:7
            |vpiParent:
            \_Assignment: , line:19:5, endln:19:17
            |vpiName:bb
            |vpiFullName:work@dut.bb
            |vpiActual:
            \_LogicNet: (work@dut.bb), line:19:5, endln:19:7
          |vpiDelayControl:
          \_DelayControl: , line:19:10, endln:19:12
            |vpiParent:
            \_Assignment: , line:19:5, endln:19:17
            |#1
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
