// Seed: 14793075
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  supply0 id_3;
  ;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  inout wor id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  wire id_7;
  assign id_3 = 1;
  assign id_7 = id_1[-1 : 1'h0];
endmodule
