<html>
<head><meta charset="utf-8"><title>wasmtime / PR #6956 riscv64: Reorder register allocation ... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html">wasmtime / PR #6956 riscv64: Reorder register allocation ...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="388696701"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388696701" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388696701">(Sep 02 2023 at 14:14)</a>:</h4>
<p>afonso360 opened <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a> from <code>afonso360:riscv-reorder-regs</code> to <code>bytecodealliance:main</code>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a preparation commit for the introduction of compressed instructions in the RISC-V backend.</p>
<p>Some compressed instruction formats can only represent a limited range of addressable registers (x8 to x15). Outside of those ranges we have to fallback to the non compressed version of the instruction.</p>
<p>Thus, this commit reorders the register allocation preference to try an use those registers as much as possible. In order to maximize the opportunities to emit compressed instructions.</p>
<p>The preference list is now roughly as follows:</p>
<ol>
<li>Compressible Caller Saved registers.</li>
<li>Non-Compressible Caller Saved registers.</li>
<li>Compressible Callee Saved registers.</li>
<li>Non-Compressible Callee Saved registers.</li>
</ol>
<p>This applies for both Integer and Floating point registers. Vector registers currently are all caller saved, so it doesn't make much of a difference.</p>
</blockquote>



<a name="388696702"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388696702" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388696702">(Sep 02 2023 at 14:14)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/orgs/bytecodealliance/teams/wasmtime-compiler-reviewers">wasmtime-compiler-reviewers</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>.</p>



<a name="388696703"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388696703" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388696703">(Sep 02 2023 at 14:14)</a>:</h4>
<p><strong>afonso360</strong> requested <a href="https://github.com/cfallin">cfallin</a> for a review on <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>.</p>



<a name="388696722"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388696722" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388696722">(Sep 02 2023 at 14:14)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a preparation commit for the introduction of compressed instructions in the RISC-V backend.</p>
<p>Some compressed instruction formats can only represent a limited range of registers (x8 to x15). Outside of those ranges we have to fallback to the non compressed version of the instruction.</p>
<p>Thus, this commit reorders the register allocation preference to try an use those registers as much as possible. In order to maximize the opportunities to emit compressed instructions.</p>
<p>The preference list is now roughly as follows:</p>
<ol>
<li>Compressible Caller Saved registers.</li>
<li>Non-Compressible Caller Saved registers.</li>
<li>Compressible Callee Saved registers.</li>
<li>Non-Compressible Callee Saved registers.</li>
</ol>
<p>This applies for both Integer and Floating point registers. Vector registers currently are all caller saved, so it doesn't make much of a difference.</p>
</blockquote>



<a name="388697767"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388697767" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388697767">(Sep 02 2023 at 14:26)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a preparation commit for the introduction of compressed instructions in the RISC-V backend.</p>
<p>Some compressed instruction formats can only represent a limited range of registers (x8 to x15). Outside of those ranges we have to fallback to the non compressed version of the instruction.</p>
<p>Thus, this commit reorders the register allocation preference to try an use those registers as much as possible. In order to maximize the opportunities to emit compressed instructions.</p>
<p>The preference list is now roughly as follows:</p>
<ol>
<li>Compressible Caller Saved registers.</li>
<li>Non-Compressible Caller Saved registers.</li>
<li>Compressible Callee Saved registers.</li>
<li>Non-Compressible Callee Saved registers.</li>
</ol>
<p>Only Compressible Caller Saved registers are marked as preferred registers in regalloc, the rest are listed in preferred order (not entirely sure if that helps or not).</p>
<p>This applies for both Integer and Floating point registers. Vector registers currently are all caller saved, so it doesn't make much of a difference.</p>
</blockquote>



<a name="388697781"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388697781" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388697781">(Sep 02 2023 at 14:26)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a preparation commit for the introduction of compressed instructions in the RISC-V backend.</p>
<p>Some compressed instruction formats can only represent a limited range of registers (x8 to x15). Outside of those ranges we have to fallback to the non compressed version of the instruction.</p>
<p>Thus, this commit reorders the register allocation preference to try an use those registers as much as possible. In order to maximize the opportunities to emit compressed instructions.</p>
<p>The preference list is now roughly as follows:</p>
<ol>
<li>Compressible Caller Saved registers.</li>
<li>Non-Compressible Caller Saved registers.</li>
<li>Compressible Callee Saved registers.</li>
<li>Non-Compressible Callee Saved registers.</li>
</ol>
<p>Only Compressible Caller Saved registers (1) are marked as preferred registers in regalloc, the rest are listed in preferred order (not entirely sure if that helps or not).</p>
<p>This applies for both Integer and Floating point registers. Vector registers currently are all caller saved, so it doesn't make much of a difference.</p>
</blockquote>



<a name="388697813"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388697813" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388697813">(Sep 02 2023 at 14:27)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a preparation commit for the introduction of compressed instructions in the RISC-V backend.</p>
<p>Some compressed instruction formats can only represent a limited range of registers (x8 to x15). Outside of those ranges we have to fallback to the non compressed version of the instruction.</p>
<p>Thus, this commit reorders the register allocation preference to try an use those registers as much as possible. In order to maximize the opportunities to emit compressed instructions.</p>
<p>The preference list is now roughly as follows:</p>
<ol>
<li>Compressible Caller Saved registers.</li>
<li>Non-Compressible Caller Saved registers.</li>
<li>Compressible Callee Saved registers.</li>
<li>Non-Compressible Callee Saved registers.</li>
</ol>
<p>Only Compressible Caller Saved registers (1) are marked as preferred registers in regalloc, the rest are listed in order but marked as non preferred  (not entirely sure if that helps or not).</p>
<p>This applies for both Integer and Floating point registers. Vector registers currently are all caller saved, so it doesn't make much of a difference.</p>
</blockquote>



<a name="388697837"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/388697837" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#388697837">(Sep 02 2023 at 14:27)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a preparation commit for the introduction of compressed instructions in the RISC-V backend.</p>
<p>Some compressed instruction formats can only represent a limited range of registers (x8 to x15). Outside of those ranges we have to fallback to the non compressed version of the instruction.</p>
<p>Thus, this commit reorders the register allocation preference to try an use those registers as much as possible. In order to maximize the opportunities to emit compressed instructions.</p>
<p>The preference list is now roughly as follows:</p>
<ol>
<li>Compressible Caller Saved registers.</li>
<li>Non-Compressible Caller Saved registers.</li>
<li>Compressible Callee Saved registers.</li>
<li>Non-Compressible Callee Saved registers.</li>
</ol>
<p>Only Compressible Caller Saved registers (1) are marked as preferred registers in regalloc, the rest are marked as non preferred but listed in order (2, 3, 4)  (not entirely sure if that helps or not).</p>
<p>This applies for both Integer and Floating point registers. Vector registers currently are all caller saved, so it doesn't make much of a difference.</p>
</blockquote>



<a name="389458531"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/389458531" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#389458531">(Sep 06 2023 at 15:41)</a>:</h4>
<p>alexcrichton submitted <a href="https://github.com/bytecodealliance/wasmtime/pull/6956#pullrequestreview-1613668477">PR review</a>:</p>
<blockquote>
<p>Looks reasonable to me, thanks!</p>
</blockquote>



<a name="389519343"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/389519343" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#389519343">(Sep 06 2023 at 21:34)</a>:</h4>
<p>afonso360 updated <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>.</p>



<a name="389519365"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/389519365" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#389519365">(Sep 06 2023 at 21:34)</a>:</h4>
<p>afonso360 has enabled auto merge for <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>.</p>



<a name="389528531"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20PR%20%236956%20riscv64%3A%20Reorder%20register%20allocation%20.../near/389528531" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20PR.20.236956.20riscv64.3A.20Reorder.20register.20allocation.20.2E.2E.2E.html#389528531">(Sep 06 2023 at 22:56)</a>:</h4>
<p>afonso360 merged <a href="https://github.com/bytecodealliance/wasmtime/pull/6956">PR #6956</a>.</p>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>