{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653729959403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653729959403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 13:55:59 2022 " "Processing started: Sat May 28 13:55:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653729959403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729959403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FunctionGenerator -c FunctionGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FunctionGenerator -c FunctionGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729959403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653729961366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653729961366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dldlab/ava_nesa_dldlab3/model/dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /dldlab/ava_nesa_dldlab3/model/dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "../model/DAC.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dldlab/ava_nesa_dldlab3/model/amplitudeselector.v 1 1 " "Found 1 design units, including 1 entities, in source file /dldlab/ava_nesa_dldlab3/model/amplitudeselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 AmplitudeSelector " "Found entity 1: AmplitudeSelector" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967134 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../model/Mux.v " "Entity \"Mux\" obtained from \"../model/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../model/Mux.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1653729967136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dldlab/ava_nesa_dldlab3/model/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /dldlab/ava_nesa_dldlab3/model/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../model/Mux.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dldlab/ava_nesa_dldlab3/model/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /dldlab/ava_nesa_dldlab3/model/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "../model/Register.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967137 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Counter8bit.v(5) " "Verilog HDL Expression warning at Counter8bit.v(5): truncated literal to match 8 bits" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653729967138 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 Counter8bit.v(7) " "Verilog HDL Expression warning at Counter8bit.v(7): truncated literal to match 8 bits" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653729967138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dldlab/ava_nesa_dldlab3/model/counter8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /dldlab/ava_nesa_dldlab3/model/counter8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter8Bit " "Found entity 1: Counter8Bit" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dldlab/ava_nesa_dldlab3/model/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /dldlab/ava_nesa_dldlab3/model/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../model/Adder.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dldlab/ava_nesa_dldlab3/model/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /dldlab/ava_nesa_dldlab3/model/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functiongenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file functiongenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionGenerator " "Found entity 1: FunctionGenerator" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FunctionGenerator " "Elaborating entity \"FunctionGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653729967233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:dac " "Elaborating entity \"DAC\" for hierarchy \"DAC:dac\"" {  } { { "FunctionGenerator.bdf" "dac" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 232 1112 1248 344 "dac" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmplitudeSelector AmplitudeSelector:as " "Elaborating entity \"AmplitudeSelector\" for hierarchy \"AmplitudeSelector:as\"" {  } { { "FunctionGenerator.bdf" "as" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 256 816 1000 336 "as" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:multiplexer " "Elaborating entity \"Mux\" for hierarchy \"Mux:multiplexer\"" {  } { { "FunctionGenerator.bdf" "multiplexer" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 272 624 784 384 "multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen WaveformGen:funcgen " "Elaborating entity \"WaveformGen\" for hierarchy \"WaveformGen:funcgen\"" {  } { { "FunctionGenerator.bdf" "funcgen" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 80 240 400 192 "funcgen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967259 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out WaveformGen.v(10) " "Verilog HDL Always Construct warning at WaveformGen.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653729967260 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] WaveformGen.v(10) " "Inferred latch for \"out\[0\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] WaveformGen.v(10) " "Inferred latch for \"out\[1\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] WaveformGen.v(10) " "Inferred latch for \"out\[2\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] WaveformGen.v(10) " "Inferred latch for \"out\[3\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] WaveformGen.v(10) " "Inferred latch for \"out\[4\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] WaveformGen.v(10) " "Inferred latch for \"out\[5\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] WaveformGen.v(10) " "Inferred latch for \"out\[6\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] WaveformGen.v(10) " "Inferred latch for \"out\[7\]\" at WaveformGen.v(10)" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967261 "|FunctionGenerator|WaveformGen:funcgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:flipglop " "Elaborating entity \"7476\" for hierarchy \"7476:flipglop\"" {  } { { "FunctionGenerator.bdf" "flipglop" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 240 160 280 432 "flipglop" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:flipglop " "Elaborated megafunction instantiation \"7476:flipglop\"" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 240 160 280 432 "flipglop" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8Bit Counter8Bit:counter " "Elaborating entity \"Counter8Bit\" for hierarchy \"Counter8Bit:counter\"" {  } { { "FunctionGenerator.bdf" "counter" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 280 -16 120 392 "counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "FunctionGenerator.bdf" "rom" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 480 288 504 608 "rom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file File.mif " "Parameter \"init_file\" = \"File.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967399 ""}  } { { "ROM.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653729967399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0191 " "Found entity 1: altsyncram_0191" {  } { { "db/altsyncram_0191.tdf" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/db/altsyncram_0191.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0191 ROM:rom\|altsyncram:altsyncram_component\|altsyncram_0191:auto_generated " "Elaborating entity \"altsyncram_0191\" for hierarchy \"ROM:rom\|altsyncram:altsyncram_component\|altsyncram_0191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8bit Register8bit:register " "Elaborating entity \"Register8bit\" for hierarchy \"Register8bit:register\"" {  } { { "FunctionGenerator.bdf" "register" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 480 56 216 592 "register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:adder\"" {  } { { "FunctionGenerator.bdf" "adder" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 480 -152 8 560 "adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967456 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveformGen:funcgen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveformGen:funcgen\|Div0\"" {  } { { "../model/WaveformGen.v" "Div0" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653729967688 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653729967688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveformGen:funcgen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"WaveformGen:funcgen\|lpm_divide:Div0\"" {  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729967731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveformGen:funcgen\|lpm_divide:Div0 " "Instantiated megafunction \"WaveformGen:funcgen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653729967731 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653729967731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653729967836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729967836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[7\] " "Latch WaveformGen:funcgen\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[6\] " "Latch WaveformGen:funcgen\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[5\] " "Latch WaveformGen:funcgen\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[4\] " "Latch WaveformGen:funcgen\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[3\] " "Latch WaveformGen:funcgen\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[2\] " "Latch WaveformGen:funcgen\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[1\] " "Latch WaveformGen:funcgen\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WaveformGen:funcgen\|out\[0\] " "Latch WaveformGen:funcgen\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 384 -408 -240 400 "sel\[9..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653729967989 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653729967989 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[7\] Counter8Bit:counter\|out\[7\]~_emulated Counter8Bit:counter\|out\[7\]~1 " "Register \"Counter8Bit:counter\|out\[7\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[7\]~_emulated\" and latch \"Counter8Bit:counter\|out\[7\]~1\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653729967990 "|FunctionGenerator|Counter8Bit:counter|out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[6\] Counter8Bit:counter\|out\[6\]~_emulated Counter8Bit:counter\|out\[6\]~5 " "Register \"Counter8Bit:counter\|out\[6\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[6\]~_emulated\" and latch \"Counter8Bit:counter\|out\[6\]~5\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653729967990 "|FunctionGenerator|Counter8Bit:counter|out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[5\] Counter8Bit:counter\|out\[5\]~_emulated Counter8Bit:counter\|out\[5\]~9 " "Register \"Counter8Bit:counter\|out\[5\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[5\]~_emulated\" and latch \"Counter8Bit:counter\|out\[5\]~9\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653729967990 "|FunctionGenerator|Counter8Bit:counter|out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[4\] Counter8Bit:counter\|out\[4\]~_emulated Counter8Bit:counter\|out\[4\]~13 " "Register \"Counter8Bit:counter\|out\[4\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[4\]~_emulated\" and latch \"Counter8Bit:counter\|out\[4\]~13\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653729967990 "|FunctionGenerator|Counter8Bit:counter|out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[3\] Counter8Bit:counter\|out\[3\]~_emulated Counter8Bit:counter\|out\[3\]~17 " "Register \"Counter8Bit:counter\|out\[3\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[3\]~_emulated\" and latch \"Counter8Bit:counter\|out\[3\]~17\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653729967990 "|FunctionGenerator|Counter8Bit:counter|out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter8Bit:counter\|out\[2\] Counter8Bit:counter\|out\[2\]~_emulated Counter8Bit:counter\|out\[2\]~21 " "Register \"Counter8Bit:counter\|out\[2\]\" is converted into an equivalent circuit using register \"Counter8Bit:counter\|out\[2\]~_emulated\" and latch \"Counter8Bit:counter\|out\[2\]~21\"" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1653729967990 "|FunctionGenerator|Counter8Bit:counter|out[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1653729967990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653729968087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653729968528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653729968528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653729968647 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653729968647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653729968647 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653729968647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653729968647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653729968658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 13:56:08 2022 " "Processing ended: Sat May 28 13:56:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653729968658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653729968658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653729968658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653729968658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653729969961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653729969961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 13:56:09 2022 " "Processing started: Sat May 28 13:56:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653729969961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653729969961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FunctionGenerator -c FunctionGenerator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FunctionGenerator -c FunctionGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653729969961 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653729970709 ""}
{ "Info" "0" "" "Project  = FunctionGenerator" {  } {  } 0 0 "Project  = FunctionGenerator" 0 0 "Fitter" 0 0 1653729970710 ""}
{ "Info" "0" "" "Revision = FunctionGenerator" {  } {  } 0 0 "Revision = FunctionGenerator" 0 0 "Fitter" 0 0 1653729970710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653729970756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653729970756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FunctionGenerator EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"FunctionGenerator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653729970763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653729970803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653729970803 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653729970970 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653729970982 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653729971249 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653729971249 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653729971261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653729971261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653729971261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653729971261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653729971261 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653729971261 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653729971265 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653729971268 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653729971452 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653729971608 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FunctionGenerator.sdc " "Synopsys Design Constraints File file not found: 'FunctionGenerator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653729971609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653729971609 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[2\]~22  from: datac  to: combout " "Cell: counter\|out\[2\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729971611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[3\]~18  from: datac  to: combout " "Cell: counter\|out\[3\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729971611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[4\]~14  from: datac  to: combout " "Cell: counter\|out\[4\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729971611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[5\]~10  from: datac  to: combout " "Cell: counter\|out\[5\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729971611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[6\]~6  from: datac  to: combout " "Cell: counter\|out\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729971611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[7\]~2  from: datac  to: combout " "Cell: counter\|out\[7\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729971611 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1653729971611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653729971612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653729971612 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653729971613 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[0\] " "Destination node Counter8Bit:counter\|out\[0\]" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[1\] " "Destination node Counter8Bit:counter\|out\[1\]" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[7\]~_emulated " "Destination node Counter8Bit:counter\|out\[7\]~_emulated" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[6\]~_emulated " "Destination node Counter8Bit:counter\|out\[6\]~_emulated" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[5\]~_emulated " "Destination node Counter8Bit:counter\|out\[5\]~_emulated" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[4\]~_emulated " "Destination node Counter8Bit:counter\|out\[4\]~_emulated" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[3\]~_emulated " "Destination node Counter8Bit:counter\|out\[3\]~_emulated" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter8Bit:counter\|out\[2\]~_emulated " "Destination node Counter8Bit:counter\|out\[2\]~_emulated" {  } { { "../model/Counter8bit.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/Counter8bit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653729971628 ""}  } { { "FunctionGenerator.bdf" "" { Schematic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/FunctionGenerator.bdf" { { 320 -344 -176 336 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653729971628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7476:flipglop\|8  " "Automatically promoted node 7476:flipglop\|8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653729971628 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "7476:flipglop\|8~0 " "Destination node 7476:flipglop\|8~0" {  } { { "7476.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971628 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653729971628 ""}  } { { "7476.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653729971628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WaveformGen:funcgen\|Equal1~0  " "Automatically promoted node WaveformGen:funcgen\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~3 " "Destination node AmplitudeSelector:as\|ShiftRight0~3" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~7 " "Destination node AmplitudeSelector:as\|ShiftRight0~7" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~10 " "Destination node AmplitudeSelector:as\|ShiftRight0~10" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~13 " "Destination node AmplitudeSelector:as\|ShiftRight0~13" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~16 " "Destination node AmplitudeSelector:as\|ShiftRight0~16" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~17 " "Destination node AmplitudeSelector:as\|ShiftRight0~17" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~19 " "Destination node AmplitudeSelector:as\|ShiftRight0~19" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AmplitudeSelector:as\|ShiftRight0~20 " "Destination node AmplitudeSelector:as\|ShiftRight0~20" {  } { { "../model/AmplitudeSelector.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/AmplitudeSelector.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1653729971629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1653729971629 ""}  } { { "../model/WaveformGen.v" "" { Text "D:/DLDLAB/Ava_Nesa_DLDLAB3/model/WaveformGen.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653729971629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653729971781 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653729971781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653729971781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653729971782 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653729971782 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653729971782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653729971782 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653729971782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653729971783 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653729971783 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653729971783 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 11 9 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 11 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653729971785 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653729971785 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653729971785 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653729971785 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653729971785 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653729971785 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653729971798 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653729971817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653729972197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653729972263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653729972278 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653729972872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653729972872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653729973015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653729973333 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653729973333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653729973613 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653729973613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653729973616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653729973699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653729973704 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653729973809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653729973809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653729974019 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653729974400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/output_files/FunctionGenerator.fit.smsg " "Generated suppressed messages file D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/output_files/FunctionGenerator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653729974574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5487 " "Peak virtual memory: 5487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653729974816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 13:56:14 2022 " "Processing ended: Sat May 28 13:56:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653729974816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653729974816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653729974816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653729974816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653729975827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653729975827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 13:56:15 2022 " "Processing started: Sat May 28 13:56:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653729975827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653729975827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FunctionGenerator -c FunctionGenerator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FunctionGenerator -c FunctionGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653729975827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653729975997 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653729976218 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653729976233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653729976367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 13:56:16 2022 " "Processing ended: Sat May 28 13:56:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653729976367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653729976367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653729976367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653729976367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653729976994 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653729977519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653729977519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 13:56:17 2022 " "Processing started: Sat May 28 13:56:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653729977519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653729977519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FunctionGenerator -c FunctionGenerator " "Command: quartus_sta FunctionGenerator -c FunctionGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653729977519 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653729977594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653729977690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653729977690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653729977825 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FunctionGenerator.sdc " "Synopsys Design Constraints File file not found: 'FunctionGenerator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653729977834 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977835 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 7476:flipglop\|8 7476:flipglop\|8 " "create_clock -period 1.000 -name 7476:flipglop\|8 7476:flipglop\|8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel\[0\] sel\[0\] " "create_clock -period 1.000 -name sel\[0\] sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653729977836 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[2\]~22  from: datab  to: combout " "Cell: counter\|out\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[3\]~18  from: datad  to: combout " "Cell: counter\|out\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[4\]~14  from: datad  to: combout " "Cell: counter\|out\[4\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[5\]~10  from: datac  to: combout " "Cell: counter\|out\[5\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[6\]~6  from: datac  to: combout " "Cell: counter\|out\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[7\]~2  from: datab  to: combout " "Cell: counter\|out\[7\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729977836 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653729977836 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653729977837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653729977838 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653729977840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1653729977844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653729977952 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653729977952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.671 " "Worst-case setup slack is -15.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.671             -74.790 sel\[0\]  " "  -15.671             -74.790 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.127             -29.761 clk  " "   -3.127             -29.761 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292             -26.601 7476:flipglop\|8  " "   -2.292             -26.601 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -0.824 rst  " "   -0.824              -0.824 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.311 " "Worst-case hold slack is -0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -0.900 sel\[0\]  " "   -0.311              -0.900 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.097 rst  " "   -0.097              -0.097 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk  " "    0.335               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 7476:flipglop\|8  " "    0.429               0.000 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.761 " "Worst-case recovery slack is -1.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761             -14.080 7476:flipglop\|8  " "   -1.761             -14.080 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658             -24.778 clk  " "   -1.658             -24.778 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.397 " "Worst-case removal slack is 1.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.397               0.000 clk  " "    1.397               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.536               0.000 7476:flipglop\|8  " "    1.536               0.000 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.792 clk  " "   -3.000             -26.792 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.572 rst  " "   -3.000              -6.572 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799             -37.087 7476:flipglop\|8  " "   -2.799             -37.087 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729977976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729977976 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1653729978049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653729978067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653729978226 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[2\]~22  from: datab  to: combout " "Cell: counter\|out\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[3\]~18  from: datad  to: combout " "Cell: counter\|out\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[4\]~14  from: datad  to: combout " "Cell: counter\|out\[4\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[5\]~10  from: datac  to: combout " "Cell: counter\|out\[5\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[6\]~6  from: datac  to: combout " "Cell: counter\|out\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978266 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[7\]~2  from: datab  to: combout " "Cell: counter\|out\[7\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653729978266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653729978266 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653729978271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653729978271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.088 " "Worst-case setup slack is -13.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.088             -62.863 sel\[0\]  " "  -13.088             -62.863 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684             -23.937 clk  " "   -2.684             -23.937 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829             -20.523 7476:flipglop\|8  " "   -1.829             -20.523 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517              -0.517 rst  " "   -0.517              -0.517 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.497 " "Worst-case hold slack is -0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497              -1.672 sel\[0\]  " "   -0.497              -1.672 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -0.213 rst  " "   -0.213              -0.213 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk  " "    0.348               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 7476:flipglop\|8  " "    0.358               0.000 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.285 " "Worst-case recovery slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.276 7476:flipglop\|8  " "   -1.285             -10.276 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279             -18.937 clk  " "   -1.279             -18.937 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.380 " "Worst-case removal slack is 1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380               0.000 clk  " "    1.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 7476:flipglop\|8  " "    1.513               0.000 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.560 clk  " "   -3.000             -23.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.775 rst  " "   -3.000              -5.775 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -34.121 7476:flipglop\|8  " "   -2.649             -34.121 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978302 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1653729978392 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[2\]~22  from: datab  to: combout " "Cell: counter\|out\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[3\]~18  from: datad  to: combout " "Cell: counter\|out\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[4\]~14  from: datad  to: combout " "Cell: counter\|out\[4\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[5\]~10  from: datac  to: combout " "Cell: counter\|out\[5\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[6\]~6  from: datac  to: combout " "Cell: counter\|out\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|out\[7\]~2  from: datab  to: combout " "Cell: counter\|out\[7\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653729978465 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653729978465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653729978465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653729978466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653729978466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.315 " "Worst-case setup slack is -6.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.315             -29.087 sel\[0\]  " "   -6.315             -29.087 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363             -10.255 clk  " "   -1.363             -10.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -2.348 7476:flipglop\|8  " "   -0.282              -2.348 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -0.266 rst  " "   -0.266              -0.266 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.193 " "Worst-case hold slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.626 sel\[0\]  " "   -0.193              -0.626 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 clk  " "    0.054               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 rst  " "    0.130               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 7476:flipglop\|8  " "    0.184               0.000 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.067 " "Worst-case recovery slack is -1.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.067              -8.536 7476:flipglop\|8  " "   -1.067              -8.536 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.962             -14.380 clk  " "   -0.962             -14.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 clk  " "    0.560               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 7476:flipglop\|8  " "    0.652               0.000 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.480 clk  " "   -3.000             -19.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.888 rst  " "   -3.000              -5.888 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 7476:flipglop\|8  " "   -1.000             -17.000 7476:flipglop\|8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653729978488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653729978488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653729978815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653729978815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653729978864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 13:56:18 2022 " "Processing ended: Sat May 28 13:56:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653729978864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653729978864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653729978864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653729978864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1653729979818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653729979818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 13:56:19 2022 " "Processing started: Sat May 28 13:56:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653729979818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653729979818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FunctionGenerator -c FunctionGenerator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FunctionGenerator -c FunctionGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653729979818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1653729980083 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator_7_1200mv_125c_slow.vo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator_7_1200mv_125c_slow.vo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator_7_1200mv_-40c_slow.vo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator_7_1200mv_-40c_slow.vo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator_min_1200mv_-40c_fast.vo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator_min_1200mv_-40c_fast.vo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator.vo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator.vo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980276 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator_7_1200mv_125c_v_slow.sdo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator_7_1200mv_125c_v_slow.sdo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator_7_1200mv_-40c_v_slow.sdo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator_7_1200mv_-40c_v_slow.sdo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator_min_1200mv_-40c_v_fast.sdo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator_min_1200mv_-40c_v_fast.sdo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FunctionGenerator_v.sdo D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/ simulation " "Generated file FunctionGenerator_v.sdo in folder \"D:/DLDLAB/Ava_Nesa_DLDLAB3/quart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653729980367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653729980394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 13:56:20 2022 " "Processing ended: Sat May 28 13:56:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653729980394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653729980394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653729980394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653729980394 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653729980991 ""}
