5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd unary1.vcd -o unary1.cdd -v unary1.v
3 0 main main unary1.v 1 23
2 1 5 a000a 1 1 4 0 0 a
2 2 5 90009 1 1b 20008 1 0 1 0 2
2 3 5 50005 0 1 400 0 0 b
2 4 5 5000a 1 36 f00a 2 3
2 5 6 a000a 1 1 4 0 0 a
2 6 6 90009 1 1d 20008 5 0 1 0 2
2 7 6 50005 0 1 400 0 0 c
2 8 6 5000a 1 36 f00a 6 7
2 9 7 a000a 1 1 4 0 0 a
2 10 7 90009 1 1c 20004 9 0 1 0 2
2 11 7 50005 0 1 400 0 0 d
2 12 7 5000a 1 36 f006 10 11
2 13 8 b000b 1 1 4 0 0 a
2 14 8 9000a 1 20 20008 13 0 1 0 2
2 15 8 50005 0 1 400 0 0 e
2 16 8 5000b 1 36 f00a 14 15
2 17 9 a000a 1 1 4 0 0 a
2 18 9 90009 1 1e 20004 17 0 1 0 2
2 19 9 50005 0 1 400 0 0 f
2 20 9 5000a 1 36 f006 18 19
2 21 10 b000b 1 1 4 0 0 a
2 22 10 9000a 1 21 20004 21 0 1 0 2
2 23 10 50005 0 1 400 0 0 g
2 24 10 5000b 1 36 f006 22 23
2 25 11 a000a 1 1 4 0 0 a
2 26 11 90009 1 1f 20004 25 0 1 0 2
2 27 11 50005 0 1 400 0 0 h
2 28 11 5000a 1 36 f006 26 27
2 29 12 b000b 1 1 4 0 0 a
2 30 12 9000a 1 22 20004 29 0 1 0 2
2 31 12 50005 0 1 400 0 0 i
2 32 12 5000b 1 36 f006 30 31
2 33 13 c000c 1 1 4 0 0 a
2 34 13 b000b 1 1e 20004 33 0 1 0 2
2 35 13 90009 1 1d 20008 34 0 1 0 2
2 36 13 50005 0 1 400 0 0 j
2 37 13 5000d 1 36 f00a 35 36
1 a 0 3 3000a 3 0 2a
1 b 0 5 30005 1 0 2
1 c 0 6 30005 1 0 2
1 d 0 7 30005 1 0 2
1 e 0 8 30005 1 0 2
1 f 0 9 30005 1 0 2
1 g 0 10 30005 1 0 2
1 h 0 11 30005 1 0 2
1 i 0 12 30005 1 0 2
1 j 0 13 30005 1 0 2
4 4 4 4
4 8 8 8
4 12 12 12
4 16 16 16
4 20 20 20
4 24 24 24
4 28 28 28
4 32 32 32
4 37 37 37
