Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 17:41:52 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.795        0.000                      0                  280        0.106        0.000                      0                  280        1.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                             2.000        0.000                       0                    26  
  DCM_TMDS_CLKFX        1.935        0.000                      0                   39        0.207        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       31.370        0.000                      0                   97        0.147        0.000                      0                   97       19.500        0.000                       0                    64  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  clk_pin               2.640        0.000                      0                  144        0.106        0.000                      0                  144  
MMCM_pix_clock  DCM_TMDS_CLKFX        0.795        0.000                      0                   30        0.135        0.000                      0                   30  
clk_pin         MMCM_pix_clock        3.062        0.000                      0                   11        0.441        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMD/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.000       2.750      SLICE_X38Y92     screen_mem/memory_reg_1152_1215_24_26/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.580ns (36.942%)  route 0.990ns (63.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.339     6.986    dispDriver/_inferred__0/i__n_0
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.580ns (36.942%)  route 0.990ns (63.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.339     6.986    dispDriver/_inferred__0/i__n_0
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.454     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.580ns (36.942%)  route 0.990ns (63.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.339     6.986    dispDriver/_inferred__0/i__n_0
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.454     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.580ns (36.942%)  route 0.990ns (63.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X43Y99         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/_inferred__0/i_/O
                         net (fo=5, routed)           0.339     6.986    dispDriver/_inferred__0/i__n_0
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.454     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X43Y99         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.642ns (33.171%)  route 1.293ns (66.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X42Y99         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.293     7.227    dispDriver/TMDS_shift_load
    SLICE_X37Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.351 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.351    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.391     9.352    
                         clock uncertainty           -0.066     9.286    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.031     9.317    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.672ns (34.191%)  route 1.293ns (65.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X42Y99         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.293     7.227    dispDriver/TMDS_shift_load
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.154     7.381 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.381    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.391     9.352    
                         clock uncertainty           -0.066     9.286    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.075     9.361    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.642ns (33.915%)  route 1.251ns (66.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  dispDriver/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           1.251     7.185    dispDriver/TMDS_shift_green_reg_n_0_[5]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.124     7.309 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.309    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.454     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.079     9.429    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.642ns (36.158%)  route 1.134ns (63.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X42Y99         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.134     7.067    dispDriver/TMDS_shift_load
    SLICE_X36Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.191 r  dispDriver/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.191    dispDriver/TMDS_shift_red[2]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X36Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.391     9.352    
                         clock uncertainty           -0.066     9.286    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.029     9.315    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.315    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.642ns (36.324%)  route 1.125ns (63.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X42Y99         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.125     7.059    dispDriver/TMDS_shift_load
    SLICE_X36Y97         LUT3 (Prop_lut3_I1_O)        0.124     7.183 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.183    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X36Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.391     9.352    
                         clock uncertainty           -0.066     9.286    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031     9.317    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.580ns (31.755%)  route 1.247ns (68.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           1.247     7.118    dispDriver/TMDS_mod10[0]
    SLICE_X43Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.242 r  dispDriver/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000     7.242    dispDriver/TMDS_mod10[0]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.454     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)        0.029     9.379    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  2.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.190ns (54.015%)  route 0.162ns (45.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X36Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/TMDS_shift_red_reg[2]/Q
                         net (fo=1, routed)           0.162     1.806    dispDriver/TMDS_shift_red_reg_n_0_[2]
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.049     1.855 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.481     1.541    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.107     1.648    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  dispDriver/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.085     1.717    dispDriver/TMDS_shift_red_reg_n_0_[9]
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.101     1.818 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.517     1.503    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.107     1.610    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.020%)  route 0.155ns (44.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.155     1.801    dispDriver/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X40Y96         LUT3 (Prop_lut3_I2_O)        0.048     1.849 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     1.627    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.602%)  route 0.157ns (45.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.157     1.801    dispDriver/TMDS_shift_red_reg_n_0_[7]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.048     1.849 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.849    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X36Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X36Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.504     1.516    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.107     1.623    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169     1.815    dispDriver/TMDS_mod10[0]
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.043     1.858 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.107     1.612    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.190ns (44.942%)  route 0.233ns (55.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.589     1.503    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.233     1.877    dispDriver/TMDS_shift_green_reg_n_0_[8]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.049     1.926 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.926    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.481     1.541    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     1.672    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.169     1.815    dispDriver/TMDS_mod10[0]
    SLICE_X43Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  dispDriver/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    dispDriver/TMDS_mod10[2]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X43Y99         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.597    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.187ns (47.940%)  route 0.203ns (52.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.203     1.848    dispDriver/TMDS_shift_blue_reg_n_0_[8]
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.046     1.894 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.894    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.107     1.628    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.212ns (50.072%)  route 0.211ns (49.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X42Y99         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.211     1.881    dispDriver/TMDS_shift_load
    SLICE_X42Y97         LUT3 (Prop_lut3_I1_O)        0.048     1.929 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.929    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     1.652    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  dispDriver/TMDS_shift_green_reg[1]/Q
                         net (fo=1, routed)           0.150     1.804    dispDriver/TMDS_shift_green_reg_n_0_[1]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.098     1.902 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.517     1.505    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     1.625    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y99     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y96     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       31.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.370ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 3.232ns (37.996%)  route 5.274ns (62.004%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.893    11.494    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.820 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    12.534    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    12.684 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.909    13.593    dispDriver/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.326    13.919 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    13.919    dispDriver/encode_G/genblk1.TMDS[2]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391    45.352    
                         clock uncertainty           -0.094    45.258    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    45.289    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.289    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                 31.370    

Slack (MET) :             31.395ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 3.232ns (37.903%)  route 5.295ns (62.097%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.893    11.494    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.820 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    12.534    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    12.684 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.930    13.614    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.326    13.940 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000    13.940    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.391    45.352    
                         clock uncertainty           -0.094    45.258    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.077    45.335    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.335    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                 31.395    

Slack (MET) :             31.469ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 3.232ns (38.439%)  route 5.176ns (61.561%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.893    11.494    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.820 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    12.534    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    12.684 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.811    13.495    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X39Y97         LUT6 (Prop_lut6_I4_O)        0.326    13.821 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    13.821    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.391    45.352    
                         clock uncertainty           -0.094    45.258    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.032    45.290    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.290    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                 31.469    

Slack (MET) :             31.489ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 3.232ns (38.537%)  route 5.155ns (61.463%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.893    11.494    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.820 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    12.534    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    12.684 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.789    13.474    dispDriver/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I4_O)        0.326    13.800 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    13.800    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.391    45.352    
                         clock uncertainty           -0.094    45.258    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    45.289    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.289    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                 31.489    

Slack (MET) :             31.493ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 3.232ns (38.567%)  route 5.148ns (61.434%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.893    11.494    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.820 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    12.534    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    12.684 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.783    13.467    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.326    13.793 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.793    dispDriver/encode_R/TMDS0[2]
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.029    45.286    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.286    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                 31.493    

Slack (MET) :             31.497ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 3.232ns (38.580%)  route 5.145ns (61.420%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.893    11.494    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.820 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    12.534    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    12.684 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.780    13.464    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.326    13.790 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    13.790    dispDriver/encode_R/TMDS0[4]
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.031    45.288    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.288    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                 31.497    

Slack (MET) :             31.500ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 3.232ns (38.593%)  route 5.143ns (61.407%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.893    11.494    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.820 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    12.534    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    12.684 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.777    13.461    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.326    13.787 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.787    dispDriver/encode_R/genblk1.balance_acc[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    45.288    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.288    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                 31.500    

Slack (MET) :             31.586ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 3.004ns (36.248%)  route 5.283ns (63.752%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.919    11.520    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.846 r  dispDriver/encode_R/genblk1.TMDS[7]_i_4/O
                         net (fo=1, routed)           0.706    12.552    dispDriver/encode_R/displayData0[29]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.676 f  dispDriver/encode_R/genblk1.TMDS[7]_i_2/O
                         net (fo=10, routed)          0.900    13.576    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    13.700    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_B/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.391    45.352    
                         clock uncertainty           -0.094    45.258    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.029    45.287    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.287    
                         arrival time                         -13.700    
  -------------------------------------------------------------------
                         slack                                 31.586    

Slack (MET) :             31.591ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 3.004ns (36.043%)  route 5.330ns (63.957%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.919    11.520    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.846 r  dispDriver/encode_R/genblk1.TMDS[7]_i_4/O
                         net (fo=1, routed)           0.706    12.552    dispDriver/encode_R/displayData0[29]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.676 f  dispDriver/encode_R/genblk1.TMDS[7]_i_2/O
                         net (fo=10, routed)          0.947    13.623    dispDriver/encode_R/CounterX_reg[3]
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.747 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    13.747    dispDriver/encode_R/TMDS0[9]
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.391    45.352    
                         clock uncertainty           -0.094    45.258    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081    45.339    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.339    
                         arrival time                         -13.747    
  -------------------------------------------------------------------
                         slack                                 31.591    

Slack (MET) :             31.597ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.004ns (36.284%)  route 5.275ns (63.716%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.480    10.273    dispDriver/encode_R/O[2]
    SLICE_X40Y93         LUT4 (Prop_lut4_I2_O)        0.328    10.601 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_18/O
                         net (fo=7, routed)           0.919    11.520    dispDriver/encode_R/genblk1.balance_acc[0]_i_18_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.326    11.846 f  dispDriver/encode_R/genblk1.TMDS[7]_i_4/O
                         net (fo=1, routed)           0.706    12.552    dispDriver/encode_R/displayData0[29]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.676 r  dispDriver/encode_R/genblk1.TMDS[7]_i_2/O
                         net (fo=10, routed)          0.891    13.568    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.692 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    13.692    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.391    45.351    
                         clock uncertainty           -0.094    45.257    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.032    45.289    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.289    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                 31.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_R/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.078     1.721    dispDriver/encode_R/genblk1.balance_acc[2]
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.072     1.574    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[4]/Q
                         net (fo=11, routed)          0.076     1.719    dispDriver/CounterX[4]
    SLICE_X37Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X37Y93         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.092     1.607    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.655%)  route 0.131ns (41.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y91         FDRE                                         r  dispDriver/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  dispDriver/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.131     1.773    dispDriver/CounterY_reg_n_0_[3]
    SLICE_X38Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  dispDriver/CounterY[4]_i_1/O
                         net (fo=2, routed)           0.000     1.818    dispDriver/CounterY[4]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  dispDriver/CounterY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X38Y91         FDRE                                         r  dispDriver/CounterY_reg[4]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.120     1.634    dispDriver/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.924%)  route 0.135ns (42.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y91         FDRE                                         r  dispDriver/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  dispDriver/CounterY_reg[3]/Q
                         net (fo=8, routed)           0.135     1.777    dispDriver/CounterY_reg_n_0_[3]
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  dispDriver/CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    dispDriver/CounterY[0]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  dispDriver/CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X38Y91         FDRE                                         r  dispDriver/CounterY_reg[0]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.121     1.635    dispDriver/CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X37Y93         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.142     1.786    dispDriver/CounterX[0]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.048     1.834 r  dispDriver/CounterX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    dispDriver/CounterX[2]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[2]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.107     1.622    dispDriver/CounterX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.398%)  route 0.133ns (41.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.587     1.501    dispDriver/pixclk
    SLICE_X39Y91         FDRE                                         r  dispDriver/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  dispDriver/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.133     1.775    dispDriver/CounterY_reg_n_0_[9]
    SLICE_X39Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.820    dispDriver/vSync0
    SLICE_X39Y90         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.857     2.018    dispDriver/pixclk
    SLICE_X39Y90         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.501     1.517    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.091     1.608    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X37Y93         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.142     1.786    dispDriver/CounterX[0]
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  dispDriver/CounterX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    dispDriver/CounterX[1]_i_1_n_0
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/pixclk
    SLICE_X36Y93         FDRE                                         r  dispDriver/CounterX_reg[1]/C
                         clock pessimism             -0.504     1.515    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.091     1.606    dispDriver/CounterX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.514%)  route 0.182ns (49.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/pixclk
    SLICE_X39Y94         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=8, routed)           0.182     1.826    dispDriver/CounterX[8]
    SLICE_X40Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.871 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.871    dispDriver/DrawArea0
    SLICE_X40Y94         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.860     2.021    dispDriver/pixclk
    SLICE_X40Y94         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.481     1.540    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091     1.631    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_G/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 f  dispDriver/encode_G/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.170     1.814    dispDriver/encode_G/genblk1.balance_acc[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.043     1.857 r  dispDriver/encode_G/genblk1.balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    dispDriver/encode_G/genblk1.balance_acc[3]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_G/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.107     1.609    dispDriver/encode_G/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.440%)  route 0.148ns (53.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_R/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.148     1.778    dispDriver/encode_R/genblk1.balance_acc[1]
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism             -0.517     1.502    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.023     1.525    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y91     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y94     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y93     dispDriver/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y93     dispDriver/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y93     dispDriver/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y93     dispDriver/CounterX_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y91     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y91     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y94     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y94     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y93     dispDriver/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y93     dispDriver/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y95     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y91     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y91     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y94     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y94     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y93     dispDriver/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y93     dispDriver/CounterX_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_30_31/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.197ns (47.014%)  route 2.476ns (52.986%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.888 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[1]
                         net (fo=43, routed)          1.198    10.086    screen_mem/memory_reg_1792_1855_30_31/ADDRD4
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMA/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y95         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.298    12.726    screen_mem/memory_reg_1792_1855_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_30_31/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.197ns (47.014%)  route 2.476ns (52.986%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.888 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[1]
                         net (fo=43, routed)          1.198    10.086    screen_mem/memory_reg_1792_1855_30_31/ADDRD4
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMB/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y95         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.298    12.726    screen_mem/memory_reg_1792_1855_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_30_31/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.197ns (47.014%)  route 2.476ns (52.986%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.888 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[1]
                         net (fo=43, routed)          1.198    10.086    screen_mem/memory_reg_1792_1855_30_31/ADDRD4
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMC/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y95         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.298    12.726    screen_mem/memory_reg_1792_1855_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_30_31/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.197ns (47.014%)  route 2.476ns (52.986%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.888 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[1]
                         net (fo=43, routed)          1.198    10.086    screen_mem/memory_reg_1792_1855_30_31/ADDRD4
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMD/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y95         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.298    12.726    screen_mem/memory_reg_1792_1855_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 2.102ns (46.335%)  route 2.435ns (53.665%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.156     9.949    screen_mem/memory_reg_1152_1215_30_31/ADDRD5
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMA/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y93         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.414    12.610    screen_mem/memory_reg_1152_1215_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 2.102ns (46.335%)  route 2.435ns (53.665%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.156     9.949    screen_mem/memory_reg_1152_1215_30_31/ADDRD5
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMB/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y93         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.414    12.610    screen_mem/memory_reg_1152_1215_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 2.102ns (46.335%)  route 2.435ns (53.665%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.156     9.949    screen_mem/memory_reg_1152_1215_30_31/ADDRD5
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMC/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y93         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.414    12.610    screen_mem/memory_reg_1152_1215_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 2.102ns (46.335%)  route 2.435ns (53.665%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[2]
                         net (fo=39, routed)          1.156     9.949    screen_mem/memory_reg_1152_1215_30_31/ADDRD5
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMD/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X38Y93         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.414    12.610    screen_mem/memory_reg_1152_1215_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         12.610    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_24_26/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 2.197ns (47.588%)  route 2.420ns (52.412%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.888 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[1]
                         net (fo=43, routed)          1.141    10.030    screen_mem/memory_reg_1792_1855_24_26/ADDRD4
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X42Y92         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.298    12.726    screen_mem/memory_reg_1792_1855_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_24_26/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 2.197ns (47.588%)  route 2.420ns (52.412%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/pixclk
    SLICE_X41Y90         FDRE                                         r  dispDriver/CounterY_reg[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/CounterY_reg[-1111111111]/Q
                         net (fo=3, routed)           0.678     6.547    dispDriver/CounterY_reg[-_n_0_1111111111]
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.124     6.671 r  dispDriver/memory_reg_1152_1215_24_26_i_14/O
                         net (fo=1, routed)           0.000     6.671    dispDriver/memory_reg_1152_1215_24_26_i_14_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.251 r  dispDriver/memory_reg_1152_1215_24_26_i_4/O[2]
                         net (fo=1, routed)           0.600     7.851    dispDriver/yoffset[4]
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.554 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.554    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.888 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[1]
                         net (fo=43, routed)          1.141    10.030    screen_mem/memory_reg_1792_1855_24_26/ADDRD4
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.562    12.954    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMB/CLK
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.207    13.024    
    SLICE_X42Y92         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.298    12.726    screen_mem/memory_reg_1792_1855_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  2.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.292ns (35.347%)  route 0.534ns (64.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.946 r  dispDriver/memory_reg_1152_1215_24_26_i_2/O[1]
                         net (fo=48, routed)          0.383     2.329    screen_mem/memory_reg_1152_1215_30_31/ADDRD0
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMA/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y93         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_1152_1215_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.292ns (35.347%)  route 0.534ns (64.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.946 r  dispDriver/memory_reg_1152_1215_24_26_i_2/O[1]
                         net (fo=48, routed)          0.383     2.329    screen_mem/memory_reg_1152_1215_30_31/ADDRD0
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMB/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y93         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_1152_1215_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.292ns (35.347%)  route 0.534ns (64.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.946 r  dispDriver/memory_reg_1152_1215_24_26_i_2/O[1]
                         net (fo=48, routed)          0.383     2.329    screen_mem/memory_reg_1152_1215_30_31/ADDRD0
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMC/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y93         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_1152_1215_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1152_1215_30_31/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.292ns (35.347%)  route 0.534ns (64.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.946 r  dispDriver/memory_reg_1152_1215_24_26_i_2/O[1]
                         net (fo=48, routed)          0.383     2.329    screen_mem/memory_reg_1152_1215_30_31/ADDRD0
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMD/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y93         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_1152_1215_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_24_26/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.392ns (49.116%)  route 0.406ns (50.884%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.992 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.992    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.046 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[0]
                         net (fo=49, routed)          0.255     2.301    screen_mem/memory_reg_1792_1855_24_26/ADDRD3
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.016    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y92         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.178     2.154    screen_mem/memory_reg_1792_1855_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_24_26/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.392ns (49.116%)  route 0.406ns (50.884%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.992 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.992    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.046 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[0]
                         net (fo=49, routed)          0.255     2.301    screen_mem/memory_reg_1792_1855_24_26/ADDRD3
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.016    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMB/CLK
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y92         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.178     2.154    screen_mem/memory_reg_1792_1855_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_24_26/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.392ns (49.116%)  route 0.406ns (50.884%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.992 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.992    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.046 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[0]
                         net (fo=49, routed)          0.255     2.301    screen_mem/memory_reg_1792_1855_24_26/ADDRD3
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.016    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMC/CLK
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y92         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.178     2.154    screen_mem/memory_reg_1792_1855_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_24_26/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.392ns (49.116%)  route 0.406ns (50.884%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.992 r  dispDriver/memory_reg_1152_1215_24_26_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.992    dispDriver/encode_R/memory_reg_1152_1215_24_26_0[0]
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.046 r  dispDriver/encode_R/memory_reg_1152_1215_24_26_i_1/O[0]
                         net (fo=49, routed)          0.255     2.301    screen_mem/memory_reg_1792_1855_24_26/ADDRD3
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.016    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMD/CLK
                         clock pessimism             -0.247     1.770    
                         clock uncertainty            0.207     1.976    
    SLICE_X42Y92         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.178     2.154    screen_mem/memory_reg_1792_1855_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.292ns (33.279%)  route 0.585ns (66.721%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.946 r  dispDriver/memory_reg_1152_1215_24_26_i_2/O[1]
                         net (fo=48, routed)          0.434     2.381    screen_mem/memory_reg_1792_1855_30_31/ADDRD0
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMA/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y95         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_1792_1855_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen_mem/memory_reg_1792_1855_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.292ns (33.279%)  route 0.585ns (66.721%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/pixclk
    SLICE_X41Y91         FDRE                                         r  dispDriver/CounterX_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/CounterX_reg[-1111111110]/Q
                         net (fo=1, routed)           0.151     1.795    dispDriver/C[1]
    SLICE_X40Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  dispDriver/memory_reg_1152_1215_24_26_i_7/O
                         net (fo=1, routed)           0.000     1.840    dispDriver/memory_reg_1152_1215_24_26_i_7_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.946 r  dispDriver/memory_reg_1152_1215_24_26_i_2/O[1]
                         net (fo=48, routed)          0.434     2.381    screen_mem/memory_reg_1792_1855_30_31/ADDRD0
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMB/CLK
                         clock pessimism             -0.247     1.769    
                         clock uncertainty            0.207     1.975    
    SLICE_X38Y95         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.248     2.223    screen_mem/memory_reg_1792_1855_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        0.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.718ns (26.867%)  route 1.954ns (73.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.744     5.416    dispDriver/encode_G/CLK
    SLICE_X41Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.419     5.835 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.954     7.789    dispDriver/encode_G_n_2
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.299     8.088 r  dispDriver/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     8.088    dispDriver/TMDS_shift_green[9]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.031     8.883    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.580ns (23.807%)  route 1.856ns (76.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.742     5.414    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           1.856     7.726    dispDriver/encode_G_n_1
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.850 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.850    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.079     8.932    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.718ns (31.213%)  route 1.582ns (68.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.419     5.832 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           1.582     7.414    dispDriver/encode_B_n_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.299     7.713 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.713    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.029     8.882    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.605ns (25.461%)  route 1.771ns (74.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.744     5.416    dispDriver/encode_G/CLK
    SLICE_X41Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.771     7.643    dispDriver/encode_G_n_3
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.149     7.792 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.792    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.118     8.971    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.773ns (33.948%)  route 1.504ns (66.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.742     5.414    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     5.892 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.504     7.396    dispDriver/TMDS[8]
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.295     7.691 r  dispDriver/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.691    dispDriver/TMDS_shift_green[8]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.029     8.881    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.580ns (25.594%)  route 1.686ns (74.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           1.686     7.555    dispDriver/encode_B_n_5
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.679 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.679    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.031     8.883    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.801ns (34.750%)  route 1.504ns (65.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.742     5.414    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478     5.892 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           1.504     7.396    dispDriver/TMDS[8]
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.323     7.719 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.719    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.075     8.927    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.672ns (29.380%)  route 1.615ns (70.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.742     5.414    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     5.932 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.615     7.547    dispDriver/TMDS[9]
    SLICE_X37Y97         LUT2 (Prop_lut2_I1_O)        0.154     7.701 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.701    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.075     8.927    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.580ns (26.000%)  route 1.651ns (74.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 8.961 - 4.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.741     5.413    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.651     7.520    dispDriver/encode_B_n_4
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.644 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.644    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.566     8.961    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106     9.067    
                         clock uncertainty           -0.214     8.852    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.032     8.884    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.580ns (25.684%)  route 1.678ns (74.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.962 - 4.000 ) 
    Source Clock Delay      (SCD):    5.414ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.742     5.414    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     5.870 r  dispDriver/encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=1, routed)           1.678     7.548    dispDriver/encode_G_n_4
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.672 r  dispDriver/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     7.672    dispDriver/TMDS_shift_green[2]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.567     8.962    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.106     9.068    
                         clock uncertainty           -0.214     8.853    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.081     8.934    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  1.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.184ns (23.665%)  route 0.594ns (76.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.594     2.237    dispDriver/encode_B_n_4
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.043     2.280 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.280    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.207ns (25.378%)  route 0.609ns (74.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.609     2.276    dispDriver/TMDS[3]
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.043     2.319 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.319    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.859     2.020    dispDriver/clk_TMDS
    SLICE_X37Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.823    
                         clock uncertainty            0.214     2.037    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.107     2.144    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.184ns (21.820%)  route 0.659ns (78.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/encode_R/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.659     2.304    dispDriver/TMDS[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.043     2.347 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.347    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.107     2.146    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.231ns (26.572%)  route 0.638ns (73.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.591     1.505    dispDriver/encode_G/CLK
    SLICE_X41Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.638     2.272    dispDriver/encode_G_n_2
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.103     2.375 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.375    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     2.170    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.209%)  route 0.651ns (77.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.651     2.295    dispDriver/encode_B_n_3
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.045     2.340 r  dispDriver/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.340    dispDriver/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.092     2.130    dispDriver/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.233%)  route 0.638ns (73.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.591     1.505    dispDriver/encode_G/CLK
    SLICE_X41Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           0.638     2.272    dispDriver/encode_G_n_2
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.099     2.371 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.371    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.121     2.160    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.183ns (21.363%)  route 0.674ns (78.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.674     2.317    dispDriver/encode_B_n_4
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.042     2.359 r  dispDriver/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.359    dispDriver/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[4]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.005%)  route 0.659ns (77.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.589     1.503    dispDriver/encode_R/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.659     2.304    dispDriver/TMDS[0]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.045     2.349 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.349    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.092     2.131    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.185ns (20.761%)  route 0.706ns (79.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.591     1.505    dispDriver/encode_G/CLK
    SLICE_X41Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.706     2.352    dispDriver/encode_G_n_5
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.044     2.396 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.396    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.861     2.022    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.825    
                         clock uncertainty            0.214     2.039    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     2.170    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.225ns (25.876%)  route 0.645ns (74.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.588     1.502    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.645     2.275    dispDriver/encode_B_n_0
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.097     2.372 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.372    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.860     2.021    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.824    
                         clock uncertainty            0.214     2.038    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     2.145    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.592ns  (logic 2.033ns (44.275%)  route 2.559ns (55.725%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 37.408 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739    37.408    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    38.717 r  screen_mem/memory_reg_1792_1855_24_26/RAMA/O
                         net (fo=1, routed)           0.493    39.210    dispDriver/encode_R/genblk1.balance_acc[0]_i_13_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    39.334 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_23/O
                         net (fo=1, routed)           0.442    39.777    dispDriver/encode_R/genblk1.balance_acc[0]_i_23_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.901 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    40.615    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    40.765 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.909    41.674    dispDriver/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.326    42.000 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    42.000    dispDriver/encode_G/genblk1.TMDS[2]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.207    45.031    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    45.062    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.062    
                         arrival time                         -42.000    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.613ns  (logic 2.033ns (44.073%)  route 2.580ns (55.927%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 37.408 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739    37.408    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    38.717 f  screen_mem/memory_reg_1792_1855_24_26/RAMA/O
                         net (fo=1, routed)           0.493    39.210    dispDriver/encode_R/genblk1.balance_acc[0]_i_13_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    39.334 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_23/O
                         net (fo=1, routed)           0.442    39.777    dispDriver/encode_R/genblk1.balance_acc[0]_i_23_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.901 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    40.615    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    40.765 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.930    41.695    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.326    42.021 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000    42.021    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.207    45.031    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.077    45.108    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.108    
                         arrival time                         -42.021    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_30_31/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.518ns  (logic 1.810ns (40.064%)  route 2.708ns (59.936%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.738    37.407    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    38.721 r  screen_mem/memory_reg_1792_1855_30_31/RAMC/O
                         net (fo=1, routed)           0.656    39.377    dispDriver/encode_R/genblk1.balance_acc[0]_i_9_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    39.501 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_17/O
                         net (fo=2, routed)           0.446    39.947    dispDriver/encode_R/genblk1.balance_acc[0]_i_17_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    40.071 r  dispDriver/encode_R/genblk1.TMDS[7]_i_4/O
                         net (fo=1, routed)           0.706    40.777    dispDriver/encode_R/displayData0[29]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    40.901 f  dispDriver/encode_R/genblk1.TMDS[7]_i_2/O
                         net (fo=10, routed)          0.900    41.801    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    41.925 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    41.925    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_B/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.207    45.031    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.029    45.060    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.060    
                         arrival time                         -41.925    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_30_31/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.565ns  (logic 1.810ns (39.650%)  route 2.755ns (60.350%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.738    37.407    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    38.721 r  screen_mem/memory_reg_1792_1855_30_31/RAMC/O
                         net (fo=1, routed)           0.656    39.377    dispDriver/encode_R/genblk1.balance_acc[0]_i_9_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    39.501 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_17/O
                         net (fo=2, routed)           0.446    39.947    dispDriver/encode_R/genblk1.balance_acc[0]_i_17_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    40.071 r  dispDriver/encode_R/genblk1.TMDS[7]_i_4/O
                         net (fo=1, routed)           0.706    40.777    dispDriver/encode_R/displayData0[29]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    40.901 f  dispDriver/encode_R/genblk1.TMDS[7]_i_2/O
                         net (fo=10, routed)          0.947    41.848    dispDriver/encode_R/CounterX_reg[3]
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.124    41.972 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000    41.972    dispDriver/encode_R/TMDS0[9]
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.207    45.031    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081    45.112    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.112    
                         arrival time                         -41.972    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_30_31/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.510ns  (logic 1.810ns (40.137%)  route 2.700ns (59.863%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.407ns = ( 37.407 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.738    37.407    screen_mem/memory_reg_1792_1855_30_31/WCLK
    SLICE_X38Y95         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_30_31/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    38.721 f  screen_mem/memory_reg_1792_1855_30_31/RAMC/O
                         net (fo=1, routed)           0.656    39.377    dispDriver/encode_R/genblk1.balance_acc[0]_i_9_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    39.501 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_17/O
                         net (fo=2, routed)           0.446    39.947    dispDriver/encode_R/genblk1.balance_acc[0]_i_17_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    40.071 f  dispDriver/encode_R/genblk1.TMDS[7]_i_4/O
                         net (fo=1, routed)           0.706    40.777    dispDriver/encode_R/displayData0[29]
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    40.901 r  dispDriver/encode_R/genblk1.TMDS[7]_i_2/O
                         net (fo=10, routed)          0.891    41.792    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    41.916 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    41.916    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.032    45.062    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.062    
                         arrival time                         -41.916    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.494ns  (logic 2.033ns (45.239%)  route 2.461ns (54.761%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 37.408 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739    37.408    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    38.717 f  screen_mem/memory_reg_1792_1855_24_26/RAMA/O
                         net (fo=1, routed)           0.493    39.210    dispDriver/encode_R/genblk1.balance_acc[0]_i_13_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    39.334 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_23/O
                         net (fo=1, routed)           0.442    39.777    dispDriver/encode_R/genblk1.balance_acc[0]_i_23_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.901 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    40.615    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    40.765 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.811    41.576    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X39Y97         LUT6 (Prop_lut6_I4_O)        0.326    41.902 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000    41.902    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_R/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.207    45.031    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.032    45.063    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.063    
                         arrival time                         -41.902    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.472ns  (logic 2.033ns (45.457%)  route 2.439ns (54.543%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 44.961 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 37.408 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739    37.408    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    38.717 r  screen_mem/memory_reg_1792_1855_24_26/RAMA/O
                         net (fo=1, routed)           0.493    39.210    dispDriver/encode_R/genblk1.balance_acc[0]_i_13_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    39.334 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_23/O
                         net (fo=1, routed)           0.442    39.777    dispDriver/encode_R/genblk1.balance_acc[0]_i_23_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.901 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    40.615    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    40.765 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.789    41.554    dispDriver/encode_G/genblk1.TMDS_reg[2]_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I4_O)        0.326    41.880 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    41.880    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.566    44.961    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.237    
                         clock uncertainty           -0.207    45.031    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.031    45.062    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.062    
                         arrival time                         -41.880    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.466ns  (logic 2.033ns (45.522%)  route 2.433ns (54.478%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 37.408 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739    37.408    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    38.717 r  screen_mem/memory_reg_1792_1855_24_26/RAMA/O
                         net (fo=1, routed)           0.493    39.210    dispDriver/encode_R/genblk1.balance_acc[0]_i_13_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    39.334 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_23/O
                         net (fo=1, routed)           0.442    39.777    dispDriver/encode_R/genblk1.balance_acc[0]_i_23_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.901 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    40.615    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    40.765 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.783    41.548    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.326    41.874 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    41.874    dispDriver/encode_R/TMDS0[2]
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.029    45.059    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.059    
                         arrival time                         -41.874    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.463ns  (logic 2.033ns (45.551%)  route 2.430ns (54.449%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 37.408 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739    37.408    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    38.717 f  screen_mem/memory_reg_1792_1855_24_26/RAMA/O
                         net (fo=1, routed)           0.493    39.210    dispDriver/encode_R/genblk1.balance_acc[0]_i_13_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    39.334 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_23/O
                         net (fo=1, routed)           0.442    39.777    dispDriver/encode_R/genblk1.balance_acc[0]_i_23_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.901 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    40.615    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    40.765 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.780    41.545    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.326    41.871 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1/O
                         net (fo=1, routed)           0.000    41.871    dispDriver/encode_R/TMDS0[4]
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.031    45.061    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.061    
                         arrival time                         -41.871    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        4.460ns  (logic 2.033ns (45.581%)  route 2.427ns (54.419%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 44.960 - 40.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 37.408 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.739    37.408    screen_mem/memory_reg_1792_1855_24_26/WCLK
    SLICE_X42Y92         RAMD64E                                      r  screen_mem/memory_reg_1792_1855_24_26/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.309    38.717 r  screen_mem/memory_reg_1792_1855_24_26/RAMA/O
                         net (fo=1, routed)           0.493    39.210    dispDriver/encode_R/genblk1.balance_acc[0]_i_13_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    39.334 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_23/O
                         net (fo=1, routed)           0.442    39.777    dispDriver/encode_R/genblk1.balance_acc[0]_i_23_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.901 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_13/O
                         net (fo=1, routed)           0.714    40.615    dispDriver/encode_R/displayData0[24]
    SLICE_X39Y93         LUT5 (Prop_lut5_I2_O)        0.150    40.765 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=11, routed)          0.777    41.542    dispDriver/encode_R/CounterX_reg[3]_1
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.326    41.868 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    41.868    dispDriver/encode_R/genblk1.balance_acc[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          1.565    44.960    dispDriver/encode_R/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277    45.236    
                         clock uncertainty           -0.207    45.030    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    45.061    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.061    
                         arrival time                         -41.868    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_30_31/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.521ns (51.366%)  route 0.493ns (48.634%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.498    screen_mem/memory_reg_1152_1215_30_31/WCLK
    SLICE_X38Y93         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_30_31/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.884 r  screen_mem/memory_reg_1152_1215_30_31/RAMC/O
                         net (fo=2, routed)           0.201     2.085    dispDriver/encode_R/genblk1.balance_acc[0]_i_2_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.130 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_9/O
                         net (fo=1, routed)           0.140     2.270    dispDriver/encode_R/genblk1.balance_acc[0]_i_9_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I4_O)        0.045     2.315 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_2/O
                         net (fo=1, routed)           0.152     2.468    dispDriver/encode_R/genblk1.balance_acc[0]_i_2_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.513 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.513    dispDriver/encode_R/genblk1.balance_acc[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X37Y96         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.092     2.071    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.523ns (45.408%)  route 0.629ns (54.592%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 r  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.305     2.604    dispDriver/encode_R/CounterX_reg[3]_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.649 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     2.649    dispDriver/encode_R/TMDS0[9]
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.859     2.020    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.121     2.101    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.523ns (46.504%)  route 0.602ns (53.496%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 f  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.278     2.577    dispDriver/encode_B/genblk1.TMDS_reg[1]_2
    SLICE_X39Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.622 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.622    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_B/CLK
    SLICE_X39Y96         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.092     2.071    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.523ns (45.054%)  route 0.638ns (54.946%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 f  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.314     2.613    dispDriver/encode_R/CounterX_reg[3]_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I2_O)        0.045     2.658 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1/O
                         net (fo=1, routed)           0.000     2.658    dispDriver/encode_R/TMDS0[3]
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.859     2.020    dispDriver/encode_R/CLK
    SLICE_X38Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.120     2.100    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.523ns (46.066%)  route 0.612ns (53.934%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 r  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.288     2.588    dispDriver/encode_B/genblk1.TMDS_reg[1]_2
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.633 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     2.633    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.859     2.020    dispDriver/encode_B/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091     2.071    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.523ns (45.984%)  route 0.614ns (54.016%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 f  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.290     2.590    dispDriver/encode_G/genblk1.TMDS_reg[2]_1
    SLICE_X39Y97         LUT6 (Prop_lut6_I2_O)        0.045     2.635 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000     2.635    dispDriver/encode_G/genblk1.TMDS[2]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.859     2.020    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.092     2.072    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.523ns (45.328%)  route 0.631ns (54.672%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 f  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.307     2.606    dispDriver/encode_G/genblk1.TMDS_reg[2]_1
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.651 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     2.651    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.859     2.020    dispDriver/encode_G/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.092     2.072    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.523ns (45.210%)  route 0.634ns (54.790%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 f  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.310     2.609    dispDriver/encode_R/CounterX_reg[3]_0
    SLICE_X39Y97         LUT6 (Prop_lut6_I3_O)        0.045     2.654 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     2.654    dispDriver/encode_R/TMDS0[0]
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.859     2.020    dispDriver/encode_R/CLK
    SLICE_X39Y97         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.207     1.980    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.092     2.072    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.523ns (45.005%)  route 0.639ns (54.995%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 r  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.315     2.614    dispDriver/encode_R/CounterX_reg[3]_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.659 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.659    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.092     2.071    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.523ns (44.772%)  route 0.645ns (55.228%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.497    screen_mem/memory_reg_1152_1215_24_26/WCLK
    SLICE_X38Y92         RAMD64E                                      r  screen_mem/memory_reg_1152_1215_24_26/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.885 r  screen_mem/memory_reg_1152_1215_24_26/RAMB/O
                         net (fo=1, routed)           0.219     2.104    dispDriver/encode_R/genblk1.balance_acc[0]_i_3_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.149 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_11/O
                         net (fo=1, routed)           0.105     2.254    dispDriver/encode_R/genblk1.balance_acc[0]_i_11_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.299 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_3/O
                         net (fo=11, routed)          0.321     2.620    dispDriver/encode_R/CounterX_reg[3]_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.665 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.665    dispDriver/encode_R/TMDS0[2]
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.858     2.019    dispDriver/encode_R/CLK
    SLICE_X36Y96         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.773    
                         clock uncertainty            0.207     1.979    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.091     2.070    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.595    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.050ns  (logic 2.377ns (58.691%)  route 1.673ns (41.309%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.673     7.607    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859     9.466 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     9.466    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.049ns  (logic 2.376ns (58.681%)  route 1.673ns (41.319%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.518     5.934 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.673     7.607    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858     9.465 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     9.465    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 2.317ns (57.533%)  route 1.710ns (42.467%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.710     7.581    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861     9.442 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     9.442    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.026ns  (logic 2.316ns (57.523%)  route 1.710ns (42.477%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.743     5.415    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.710     7.581    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860     9.441 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     9.441    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.996ns  (logic 2.320ns (58.060%)  route 1.676ns (41.940%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.676     7.548    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864     9.412 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     9.412    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.995ns  (logic 2.319ns (58.049%)  route 1.676ns (41.951%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.676     7.548    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863     9.411 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     9.411    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.953ns (74.517%)  route 0.326ns (25.483%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.326     1.972    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     2.784 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     2.784    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.280ns  (logic 0.954ns (74.537%)  route 0.326ns (25.463%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X40Y97         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           0.326     1.972    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     2.785 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     2.785    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.971ns (74.746%)  route 0.328ns (25.254%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.328     1.997    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     2.804 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     2.804    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.972ns (74.765%)  route 0.328ns (25.235%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.591     1.505    dispDriver/clk_TMDS
    SLICE_X42Y97         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           0.328     1.997    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     2.805 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     2.805    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.302ns  (logic 0.950ns (72.950%)  route 0.352ns (27.050%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.352     1.997    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     2.806 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     2.806    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.951ns (72.971%)  route 0.352ns (27.029%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.590     1.504    dispDriver/clk_TMDS
    SLICE_X40Y96         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.352     1.997    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     2.807 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.807    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=63, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.680     9.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





