


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; EQU Directives
    3 00000000         ; These directives do not allocate memory
    4 00000000         ;*********************
    5 00000000         ;LABEL   DIRECTIVE VALUE  COMMENT
    6 00000000 40004100 
                       DC      EQU              0x40004100
    7 00000000 4000800C 
                       SSI0_SR_R
                               EQU              0x4000800C
    8 00000000 40008008 
                       SSI0_DR_R
                               EQU              0x40008008
    9 00000000 00000087 
                       X       EQU              0x87
   10 00000000 00000041 
                       Y       EQU              0x41
   11 00000000 20000504 
                       memory  EQU              0x20000504
   12 00000000 20000604 
                       offset_memory
                               EQU              0x20000604
   13 00000000         ;*********************
   14 00000000         ; Program section           
   15 00000000         ;*********************
   16 00000000         ;LABEL   DIRECTIVE VALUE     COMMENT
   17 00000000                 AREA             main, READONLY, CODE
   18 00000000                 THUMB
   19 00000000                 EXPORT           clear_SRAM_mine 
                                                            ; Make available
   20 00000000         
   21 00000000         clear_SRAM_mine
   22 00000000 B5FF            PUSH             {R0-R7,LR}
   23 00000002         
   24 00000002 F240 5204 
              F2C2 0200        MOV32            R2, memory
   25 0000000A F240 6404 
              F2C2 0400        MOV32            R4, offset_memory
   26 00000012 F04F 0540       MOV              R5, #64     ; for loop = 64  
   27 00000016 F04F 0604       MOV              R6, #4      ; change Y
   28 0000001A F04F 0700       MOV              R7, #0
   29 0000001E F802 7B01 
                       clear   STRB             R7, [R2], #1
   30 00000022 3D01            SUBS             R5, #1      ; memory--
   31 00000024 D1FB            BNE              clear
   32 00000026 F04F 0540       MOV              R5, #64     ; for loop = 64 
   33 0000002A 42A2            CMP              R2, R4      ; memory check in o
                                                            rder to be done
   34 0000002C D056            BEQ              finish
   35 0000002E F1A6 0601       SUB              R6, #1
   36 00000032 2E02            CMP              R6, #2
   37 00000034 D801            BHI              Y2
   38 00000036 D01B            BEQ              Y3
   39 00000038 D335            BLO              Y4
   40 0000003A         
   41 0000003A F248 000C 
              F2C4 0000 
                       Y2      MOV32            R0, SSI0_SR_R
   42 00000042 6801            LDR              R1, [R0]



ARM Macro Assembler    Page 2 


   43 00000044 F001 0110       AND              R1, #0x10
   44 00000048 2910            CMP              R1, #0x10
   45 0000004A D0F6            BEQ              Y2
   46 0000004C F244 1000 
              F2C4 0000        MOV32            R0, DC      ;dc_command  
   47 00000054 F04F 0100       MOV              R1, #0
   48 00000058 6001            STR              R1, [R0]
   49 0000005A         ; sent
   50 0000005A F248 0008 
              F2C4 0000        MOV32            R0, SSI0_DR_R
   51 00000062 F04F 0186       MOV              R1, #0x86   ; CURSOR RESET X=6
   52 00000066 6001            STR              R1, [R0]
   53 00000068 F04F 0142       MOV              R1, #0x42   ;  CURSOR RESET Y=2
                                                            
   54 0000006C 6001            STR              R1, [R0]
   55 0000006E E7D6            B                clear
   56 00000070         
   57 00000070 F248 000C 
              F2C4 0000 
                       Y3      MOV32            R0, SSI0_SR_R
   58 00000078 6801            LDR              R1, [R0]
   59 0000007A F001 0110       AND              R1, #0x10
   60 0000007E 2910            CMP              R1, #0x10
   61 00000080 D0F6            BEQ              Y3
   62 00000082 F244 1000 
              F2C4 0000        MOV32            R0, DC      ;dc_command  
   63 0000008A F04F 0100       MOV              R1, #0
   64 0000008E 6001            STR              R1, [R0]
   65 00000090         ; sent
   66 00000090 F248 0008 
              F2C4 0000        MOV32            R0, SSI0_DR_R
   67 00000098 F04F 0186       MOV              R1, #0x86   ; CURSOR RESET X=6
   68 0000009C 6001            STR              R1, [R0]
   69 0000009E F04F 0143       MOV              R1, #0x43   ;  CURSOR RESET Y=3
                                                            
   70 000000A2 6001            STR              R1, [R0]
   71 000000A4 E7BB            B                clear
   72 000000A6         
   73 000000A6 F248 000C 
              F2C4 0000 
                       Y4      MOV32            R0, SSI0_SR_R
   74 000000AE 6801            LDR              R1, [R0]
   75 000000B0 F001 0110       AND              R1, #0x10
   76 000000B4 2910            CMP              R1, #0x10
   77 000000B6 D0F6            BEQ              Y4
   78 000000B8 F244 1000 
              F2C4 0000        MOV32            R0, DC      ;dc_command  
   79 000000C0 F04F 0100       MOV              R1, #0
   80 000000C4 6001            STR              R1, [R0]
   81 000000C6         ; sent
   82 000000C6 F248 0008 
              F2C4 0000        MOV32            R0, SSI0_DR_R
   83 000000CE F04F 0186       MOV              R1, #0x86   ; CURSOR RESET X=6
   84 000000D2 6001            STR              R1, [R0]
   85 000000D4 F04F 0144       MOV              R1, #0x44   ;  CURSOR RESET Y=4
                                                            
   86 000000D8 6001            STR              R1, [R0]
   87 000000DA E7A0            B                clear
   88 000000DC         



ARM Macro Assembler    Page 3 


   89 000000DC E8BD 40FF 
                       finish  POP              {R0-R7,LR}
   90 000000E0 4770            BX               LR
   91 000000E2 00 00           ALIGN
   92 000000E4                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\objects\clear_sram_mine.d -o.\objects\clear_sram_mine.o -I.\R
TE\_Target_1 -IC:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.1.0\Device\Include\TM4C123 -
IC:\Keil_v5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISIO
N_VERSION SETA 526" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\clear_s
ram_mine.lst clear_SRAM_mine.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Y2 0000003A

Symbol: Y2
   Definitions
      At line 41 in file clear_SRAM_mine.s
   Uses
      At line 37 in file clear_SRAM_mine.s
      At line 45 in file clear_SRAM_mine.s

Y3 00000070

Symbol: Y3
   Definitions
      At line 57 in file clear_SRAM_mine.s
   Uses
      At line 38 in file clear_SRAM_mine.s
      At line 61 in file clear_SRAM_mine.s

Y4 000000A6

Symbol: Y4
   Definitions
      At line 73 in file clear_SRAM_mine.s
   Uses
      At line 39 in file clear_SRAM_mine.s
      At line 77 in file clear_SRAM_mine.s

clear 0000001E

Symbol: clear
   Definitions
      At line 29 in file clear_SRAM_mine.s
   Uses
      At line 31 in file clear_SRAM_mine.s
      At line 55 in file clear_SRAM_mine.s
      At line 71 in file clear_SRAM_mine.s
      At line 87 in file clear_SRAM_mine.s

clear_SRAM_mine 00000000

Symbol: clear_SRAM_mine
   Definitions
      At line 21 in file clear_SRAM_mine.s
   Uses
      At line 19 in file clear_SRAM_mine.s
Comment: clear_SRAM_mine used once
finish 000000DC

Symbol: finish
   Definitions
      At line 89 in file clear_SRAM_mine.s
   Uses
      At line 34 in file clear_SRAM_mine.s
Comment: finish used once
main 00000000

Symbol: main
   Definitions
      At line 17 in file clear_SRAM_mine.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Uses
      None
Comment: main unused
7 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

DC 40004100

Symbol: DC
   Definitions
      At line 6 in file clear_SRAM_mine.s
   Uses
      At line 46 in file clear_SRAM_mine.s
      At line 62 in file clear_SRAM_mine.s
      At line 78 in file clear_SRAM_mine.s

SSI0_DR_R 40008008

Symbol: SSI0_DR_R
   Definitions
      At line 8 in file clear_SRAM_mine.s
   Uses
      At line 50 in file clear_SRAM_mine.s
      At line 66 in file clear_SRAM_mine.s
      At line 82 in file clear_SRAM_mine.s

SSI0_SR_R 4000800C

Symbol: SSI0_SR_R
   Definitions
      At line 7 in file clear_SRAM_mine.s
   Uses
      At line 41 in file clear_SRAM_mine.s
      At line 57 in file clear_SRAM_mine.s
      At line 73 in file clear_SRAM_mine.s

X 00000087

Symbol: X
   Definitions
      At line 9 in file clear_SRAM_mine.s
   Uses
      None
Comment: X unused
Y 00000041

Symbol: Y
   Definitions
      At line 10 in file clear_SRAM_mine.s
   Uses
      None
Comment: Y unused
memory 20000504

Symbol: memory
   Definitions
      At line 11 in file clear_SRAM_mine.s
   Uses
      At line 24 in file clear_SRAM_mine.s
Comment: memory used once
offset_memory 20000604

Symbol: offset_memory
   Definitions
      At line 12 in file clear_SRAM_mine.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 25 in file clear_SRAM_mine.s
Comment: offset_memory used once
7 symbols
348 symbols in table
