{
  "Top": "operator_double_div3",
  "RtlTop": "operator_double_div3",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "52",
    "Uncertainty": "0.3125"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "operator_double_div3",
    "Version": "1.0",
    "DisplayName": "Operator_double_div3",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lut_div3_chunk.vhd",
      "impl\/vhdl\/lut_div3_chunk_q0.vhd",
      "impl\/vhdl\/lut_div3_chunk_q1.vhd",
      "impl\/vhdl\/lut_div3_chunk_q2.vhd",
      "impl\/vhdl\/lut_div3_chunk_q3.vhd",
      "impl\/vhdl\/lut_div3_chunk_r0.vhd",
      "impl\/vhdl\/lut_div3_chunk_r1.vhd",
      "impl\/vhdl\/operator_double_dbkb.vhd",
      "impl\/vhdl\/operator_double_dcud.vhd",
      "impl\/vhdl\/operator_double_div3.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lut_div3_chunk.v",
      "impl\/verilog\/lut_div3_chunk_q0.v",
      "impl\/verilog\/lut_div3_chunk_q0_rom.dat",
      "impl\/verilog\/lut_div3_chunk_q1.v",
      "impl\/verilog\/lut_div3_chunk_q1_rom.dat",
      "impl\/verilog\/lut_div3_chunk_q2.v",
      "impl\/verilog\/lut_div3_chunk_q2_rom.dat",
      "impl\/verilog\/lut_div3_chunk_q3.v",
      "impl\/verilog\/lut_div3_chunk_q3_rom.dat",
      "impl\/verilog\/lut_div3_chunk_r0.v",
      "impl\/verilog\/lut_div3_chunk_r0_rom.dat",
      "impl\/verilog\/lut_div3_chunk_r1.v",
      "impl\/verilog\/lut_div3_chunk_r1_rom.dat",
      "impl\/verilog\/operator_double_dbkb.v",
      "impl\/verilog\/operator_double_dcud.v",
      "impl\/verilog\/operator_double_div3.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "64"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "64"
    },
    "in_r": {
      "dir": "in",
      "width": "64"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "64"
    },
    "in_r": {
      "interfaceRef": "in_r",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "operator_double_div3",
      "Instances": [{
          "ModuleName": "lut_div3_chunk",
          "InstanceName": "grp_lut_div3_chunk_fu_122"
        }]
    },
    "Metrics": {
      "lut_div3_chunk": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "1.332"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "14",
          "LUT": "39",
          "DSP48E": "0"
        }
      },
      "operator_double_div3": {
        "Latency": {
          "LatencyBest": "52",
          "LatencyAvg": "52",
          "LatencyWorst": "52",
          "PipelineII": "53",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.31",
          "Estimate": "2.344"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "1482",
          "LUT": "1594",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-08-31 15:13:41 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
