{"position": "Staff Component Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Staff Component Design Engineer Intel Corporation March 2005  \u2013 Present (10 years 6 months) Senior R&D Engineer Synopsys July 2001  \u2013  February 2005  (3 years 8 months) Senior Application Engineer Toshiba Electronics Europe GmbH March 1999  \u2013  June 2001  (2 years 4 months) Staff Component Design Engineer Intel Corporation March 2005  \u2013 Present (10 years 6 months) Staff Component Design Engineer Intel Corporation March 2005  \u2013 Present (10 years 6 months) Senior R&D Engineer Synopsys July 2001  \u2013  February 2005  (3 years 8 months) Senior R&D Engineer Synopsys July 2001  \u2013  February 2005  (3 years 8 months) Senior Application Engineer Toshiba Electronics Europe GmbH March 1999  \u2013  June 2001  (2 years 4 months) Senior Application Engineer Toshiba Electronics Europe GmbH March 1999  \u2013  June 2001  (2 years 4 months) Languages Deutsch Native or bilingual proficiency Englisch Full professional proficiency Niederl\u00e4ndisch Elementary proficiency Deutsch Native or bilingual proficiency Englisch Full professional proficiency Niederl\u00e4ndisch Elementary proficiency Deutsch Native or bilingual proficiency Englisch Full professional proficiency Niederl\u00e4ndisch Elementary proficiency Native or bilingual proficiency Full professional proficiency Elementary proficiency Skills Layout Synthesis Static Timing Analysis Python Perl TCL C++ Design Automation SQL SystemVerilog Verilog Linux System... Technical Training Technology Evangelist Methodology Development VLSI SoC Full Custom Design Semi Custom Design EDA Router Optimization Object Oriented Design Unit Testing Extreme Programming Genetic Algorithms Data Structures Algorithms Git ClearCase Subversion gitolite Kayak Ultimate Frisbee Board Games Disc Golf Hiking Sailing Logic Synthesis See 24+ \u00a0 \u00a0 See less Skills  Layout Synthesis Static Timing Analysis Python Perl TCL C++ Design Automation SQL SystemVerilog Verilog Linux System... Technical Training Technology Evangelist Methodology Development VLSI SoC Full Custom Design Semi Custom Design EDA Router Optimization Object Oriented Design Unit Testing Extreme Programming Genetic Algorithms Data Structures Algorithms Git ClearCase Subversion gitolite Kayak Ultimate Frisbee Board Games Disc Golf Hiking Sailing Logic Synthesis See 24+ \u00a0 \u00a0 See less Layout Synthesis Static Timing Analysis Python Perl TCL C++ Design Automation SQL SystemVerilog Verilog Linux System... Technical Training Technology Evangelist Methodology Development VLSI SoC Full Custom Design Semi Custom Design EDA Router Optimization Object Oriented Design Unit Testing Extreme Programming Genetic Algorithms Data Structures Algorithms Git ClearCase Subversion gitolite Kayak Ultimate Frisbee Board Games Disc Golf Hiking Sailing Logic Synthesis See 24+ \u00a0 \u00a0 See less Layout Synthesis Static Timing Analysis Python Perl TCL C++ Design Automation SQL SystemVerilog Verilog Linux System... Technical Training Technology Evangelist Methodology Development VLSI SoC Full Custom Design Semi Custom Design EDA Router Optimization Object Oriented Design Unit Testing Extreme Programming Genetic Algorithms Data Structures Algorithms Git ClearCase Subversion gitolite Kayak Ultimate Frisbee Board Games Disc Golf Hiking Sailing Logic Synthesis See 24+ \u00a0 \u00a0 See less Education RWTH Aachen University Diplom Ingenieur,  Electrical Engineering ,  Technical Computer Science 1993  \u2013 1999 RWTH Aachen University Diplom Ingenieur,  Electrical Engineering ,  Technical Computer Science 1993  \u2013 1999 RWTH Aachen University Diplom Ingenieur,  Electrical Engineering ,  Technical Computer Science 1993  \u2013 1999 RWTH Aachen University Diplom Ingenieur,  Electrical Engineering ,  Technical Computer Science 1993  \u2013 1999 ", "Experience Sr. Staff/Technical Lead Engineer Intel Corporation October 1992  \u2013 Present (22 years 11 months) Santa Clara Sr. Staff/Technical Lead Engineer Intel Corporation October 1992  \u2013 Present (22 years 11 months) Santa Clara Sr. Staff/Technical Lead Engineer Intel Corporation October 1992  \u2013 Present (22 years 11 months) Santa Clara Skills Physical Design Low-power Design Static Timing Analysis Power Estimation Silicon Debug Thermal Analysis Signal Integrity DFM SoC VLSI Microprocessors CPU Design IC EDA Synopsys Tools Design Convergence Perl Script JMP Microsoft Excel See 4+ \u00a0 \u00a0 See less Skills  Physical Design Low-power Design Static Timing Analysis Power Estimation Silicon Debug Thermal Analysis Signal Integrity DFM SoC VLSI Microprocessors CPU Design IC EDA Synopsys Tools Design Convergence Perl Script JMP Microsoft Excel See 4+ \u00a0 \u00a0 See less Physical Design Low-power Design Static Timing Analysis Power Estimation Silicon Debug Thermal Analysis Signal Integrity DFM SoC VLSI Microprocessors CPU Design IC EDA Synopsys Tools Design Convergence Perl Script JMP Microsoft Excel See 4+ \u00a0 \u00a0 See less Physical Design Low-power Design Static Timing Analysis Power Estimation Silicon Debug Thermal Analysis Signal Integrity DFM SoC VLSI Microprocessors CPU Design IC EDA Synopsys Tools Design Convergence Perl Script JMP Microsoft Excel See 4+ \u00a0 \u00a0 See less ", "Experience Sr Staff Validation Architect Intel Corp. 2008  \u2013 Present (7 years) Sr Staff Validation Architect Intel Corp. 2008  \u2013 Present (7 years) Sr Staff Validation Architect Intel Corp. 2008  \u2013 Present (7 years) Education University of Cincinnati Ph.D. 1986  \u2013 1991 University of Akron MSEE 1984  \u2013 1986 Saint-Petersburg State University of Telecommunications - Bonch-Bruevich M.Sc. 1975  \u2013 1980 University of Cincinnati Ph.D. 1986  \u2013 1991 University of Cincinnati Ph.D. 1986  \u2013 1991 University of Cincinnati Ph.D. 1986  \u2013 1991 University of Akron MSEE 1984  \u2013 1986 University of Akron MSEE 1984  \u2013 1986 University of Akron MSEE 1984  \u2013 1986 Saint-Petersburg State University of Telecommunications - Bonch-Bruevich M.Sc. 1975  \u2013 1980 Saint-Petersburg State University of Telecommunications - Bonch-Bruevich M.Sc. 1975  \u2013 1980 Saint-Petersburg State University of Telecommunications - Bonch-Bruevich M.Sc. 1975  \u2013 1980 Honors & Awards Additional Honors & Awards - Senior Member, IEEE \n \n\u00b7 Received Sri Lanka Government merit scholarship for undergraduate studies. \n \n\u00b7 Received British Government merit scholarship for post-graduate studies \n \n2 US and international (Europe &amp; Asia) patents and 1 archived as Intel \"Trade Secret\". Additional Honors & Awards - Senior Member, IEEE \n \n\u00b7 Received Sri Lanka Government merit scholarship for undergraduate studies. \n \n\u00b7 Received British Government merit scholarship for post-graduate studies \n \n2 US and international (Europe &amp; Asia) patents and 1 archived as Intel \"Trade Secret\". Additional Honors & Awards - Senior Member, IEEE \n \n\u00b7 Received Sri Lanka Government merit scholarship for undergraduate studies. \n \n\u00b7 Received British Government merit scholarship for post-graduate studies \n \n2 US and international (Europe &amp; Asia) patents and 1 archived as Intel \"Trade Secret\". Additional Honors & Awards - Senior Member, IEEE \n \n\u00b7 Received Sri Lanka Government merit scholarship for undergraduate studies. \n \n\u00b7 Received British Government merit scholarship for post-graduate studies \n \n2 US and international (Europe &amp; Asia) patents and 1 archived as Intel \"Trade Secret\". ", "Summary Specialties: Extensive experience with the complete design flow from RTL through stream out. \nSkilled in Verilog, VHDL, Design Compiler, PrimeTime, Modelsim, Perl, C, CSH, UNIX. Summary Specialties: Extensive experience with the complete design flow from RTL through stream out. \nSkilled in Verilog, VHDL, Design Compiler, PrimeTime, Modelsim, Perl, C, CSH, UNIX. Specialties: Extensive experience with the complete design flow from RTL through stream out. \nSkilled in Verilog, VHDL, Design Compiler, PrimeTime, Modelsim, Perl, C, CSH, UNIX. Specialties: Extensive experience with the complete design flow from RTL through stream out. \nSkilled in Verilog, VHDL, Design Compiler, PrimeTime, Modelsim, Perl, C, CSH, UNIX. Experience Physical Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Chandler, AZ Manager of the Structural Design team in the High Speed IO group consisting of five engineers. The groups is responsible for synthesis, APR, and static timing analysis of designs on leading edge processes. Prior to that I was responsible for a portion of static timing analysis, coming up to speed on the more complex environment, necessary for the advanced process. Design Engineer Microchip Technology June 2006  \u2013  October 2013  (7 years 5 months) Manager of the MCU32 synthesis group for the last year and a half, growing the group from three engineers to six. The group is responsible for performing synthesis and static timing analysis for all of the 32-bit microcontrollers. While managing the group, also ran synthesis and STA on various flavors of the Dover and Fontana projects, cleaned up the UPF file on the Martinsville project, and setup and ran STA on the Michigan project. \n \nCo-Design Lead on a 16-bit PIC microcontroller. Primarily responsible for technical aspects such as adding UPF to the flow, verification of extreme low power modes, and handling back-end details. This was the first chip at Microchip utilizing the UPF flow to manage power domains in the back-end. \n \nModified an existing deep sleep controller to handle vbat operation, then created and implemented a unique asynchronous state machine for improved flow control. Responsible for code changes, debugged tests, performed synthesis and STA, coordinated APR activities, and helped obtain power measurements on the subsequent test chip silicon. \n \nResponsible for the synthesis, static timing analysis, netlist edits, and APR coordination for a low-power 32-bit microcontroller test chip. \n \nAnalyzed power consumption of several PIC microcontrollers. Created RTL tests and ran gate-level simulations, then categorized power usage to help determine where to focus power reduction effort. \n \nDesigned and simulated a unique low-power flip-flop, placed an array of flops on a test chip, characterized it, and submitted a patent disclosure. In addition, submitted seven other patent disclosures for other low-power designs and techniques. Staff Component Design Engineer Intel Corporation August 1988  \u2013  June 2006  (17 years 11 months) 12/2000 \u2013 6/2006\tPosition: Staff Component Design Engineer \n \nPerformed full chip synthesis, static timing analysis, and scan debug and insertion, and was the APR interface on three IXP4xx XScale network processor designs, all of which went to production on the A-0 stepping. Received an Intel Achievement Award for this work as well as several Divisional Recognition Awards. \n \nUnit owner of a DDR2 Memory Controller, USB Controller, and AHB-APB Bridge, and co-owner of a DDR Memory Controller. Responsibilities included porting, modifying, and/or writing RTL code and tests, performing simulations, synthesis, and code coverage. \n \nResponsible for performing two steppings of a chip, duties included modifying RTL and tests, performing simulations, synthesis, netlist edits, formal verification, static timing analysis, layout analysis, and APR coordination. \n \nSupervised several engineers at various times during this period. \n \n12/1999 \u2013 11/2000\tPosition: Senior Software Engineer \n \n11/1993 \u2013 11/1999\tPosition: Senior Design Engineer \n \n8/1988 - 10/1993 Position: CAD Engineer Physical Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Chandler, AZ Manager of the Structural Design team in the High Speed IO group consisting of five engineers. The groups is responsible for synthesis, APR, and static timing analysis of designs on leading edge processes. Prior to that I was responsible for a portion of static timing analysis, coming up to speed on the more complex environment, necessary for the advanced process. Physical Design Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Chandler, AZ Manager of the Structural Design team in the High Speed IO group consisting of five engineers. The groups is responsible for synthesis, APR, and static timing analysis of designs on leading edge processes. Prior to that I was responsible for a portion of static timing analysis, coming up to speed on the more complex environment, necessary for the advanced process. Design Engineer Microchip Technology June 2006  \u2013  October 2013  (7 years 5 months) Manager of the MCU32 synthesis group for the last year and a half, growing the group from three engineers to six. The group is responsible for performing synthesis and static timing analysis for all of the 32-bit microcontrollers. While managing the group, also ran synthesis and STA on various flavors of the Dover and Fontana projects, cleaned up the UPF file on the Martinsville project, and setup and ran STA on the Michigan project. \n \nCo-Design Lead on a 16-bit PIC microcontroller. Primarily responsible for technical aspects such as adding UPF to the flow, verification of extreme low power modes, and handling back-end details. This was the first chip at Microchip utilizing the UPF flow to manage power domains in the back-end. \n \nModified an existing deep sleep controller to handle vbat operation, then created and implemented a unique asynchronous state machine for improved flow control. Responsible for code changes, debugged tests, performed synthesis and STA, coordinated APR activities, and helped obtain power measurements on the subsequent test chip silicon. \n \nResponsible for the synthesis, static timing analysis, netlist edits, and APR coordination for a low-power 32-bit microcontroller test chip. \n \nAnalyzed power consumption of several PIC microcontrollers. Created RTL tests and ran gate-level simulations, then categorized power usage to help determine where to focus power reduction effort. \n \nDesigned and simulated a unique low-power flip-flop, placed an array of flops on a test chip, characterized it, and submitted a patent disclosure. In addition, submitted seven other patent disclosures for other low-power designs and techniques. Design Engineer Microchip Technology June 2006  \u2013  October 2013  (7 years 5 months) Manager of the MCU32 synthesis group for the last year and a half, growing the group from three engineers to six. The group is responsible for performing synthesis and static timing analysis for all of the 32-bit microcontrollers. While managing the group, also ran synthesis and STA on various flavors of the Dover and Fontana projects, cleaned up the UPF file on the Martinsville project, and setup and ran STA on the Michigan project. \n \nCo-Design Lead on a 16-bit PIC microcontroller. Primarily responsible for technical aspects such as adding UPF to the flow, verification of extreme low power modes, and handling back-end details. This was the first chip at Microchip utilizing the UPF flow to manage power domains in the back-end. \n \nModified an existing deep sleep controller to handle vbat operation, then created and implemented a unique asynchronous state machine for improved flow control. Responsible for code changes, debugged tests, performed synthesis and STA, coordinated APR activities, and helped obtain power measurements on the subsequent test chip silicon. \n \nResponsible for the synthesis, static timing analysis, netlist edits, and APR coordination for a low-power 32-bit microcontroller test chip. \n \nAnalyzed power consumption of several PIC microcontrollers. Created RTL tests and ran gate-level simulations, then categorized power usage to help determine where to focus power reduction effort. \n \nDesigned and simulated a unique low-power flip-flop, placed an array of flops on a test chip, characterized it, and submitted a patent disclosure. In addition, submitted seven other patent disclosures for other low-power designs and techniques. Staff Component Design Engineer Intel Corporation August 1988  \u2013  June 2006  (17 years 11 months) 12/2000 \u2013 6/2006\tPosition: Staff Component Design Engineer \n \nPerformed full chip synthesis, static timing analysis, and scan debug and insertion, and was the APR interface on three IXP4xx XScale network processor designs, all of which went to production on the A-0 stepping. Received an Intel Achievement Award for this work as well as several Divisional Recognition Awards. \n \nUnit owner of a DDR2 Memory Controller, USB Controller, and AHB-APB Bridge, and co-owner of a DDR Memory Controller. Responsibilities included porting, modifying, and/or writing RTL code and tests, performing simulations, synthesis, and code coverage. \n \nResponsible for performing two steppings of a chip, duties included modifying RTL and tests, performing simulations, synthesis, netlist edits, formal verification, static timing analysis, layout analysis, and APR coordination. \n \nSupervised several engineers at various times during this period. \n \n12/1999 \u2013 11/2000\tPosition: Senior Software Engineer \n \n11/1993 \u2013 11/1999\tPosition: Senior Design Engineer \n \n8/1988 - 10/1993 Position: CAD Engineer Staff Component Design Engineer Intel Corporation August 1988  \u2013  June 2006  (17 years 11 months) 12/2000 \u2013 6/2006\tPosition: Staff Component Design Engineer \n \nPerformed full chip synthesis, static timing analysis, and scan debug and insertion, and was the APR interface on three IXP4xx XScale network processor designs, all of which went to production on the A-0 stepping. Received an Intel Achievement Award for this work as well as several Divisional Recognition Awards. \n \nUnit owner of a DDR2 Memory Controller, USB Controller, and AHB-APB Bridge, and co-owner of a DDR Memory Controller. Responsibilities included porting, modifying, and/or writing RTL code and tests, performing simulations, synthesis, and code coverage. \n \nResponsible for performing two steppings of a chip, duties included modifying RTL and tests, performing simulations, synthesis, netlist edits, formal verification, static timing analysis, layout analysis, and APR coordination. \n \nSupervised several engineers at various times during this period. \n \n12/1999 \u2013 11/2000\tPosition: Senior Software Engineer \n \n11/1993 \u2013 11/1999\tPosition: Senior Design Engineer \n \n8/1988 - 10/1993 Position: CAD Engineer Skills VHDL ModelSim Verilog Static Timing Analysis Primetime RTL design Logic Synthesis Debugging Formal Verification Perl USB RTL Design Simulations Skills  VHDL ModelSim Verilog Static Timing Analysis Primetime RTL design Logic Synthesis Debugging Formal Verification Perl USB RTL Design Simulations VHDL ModelSim Verilog Static Timing Analysis Primetime RTL design Logic Synthesis Debugging Formal Verification Perl USB RTL Design Simulations VHDL ModelSim Verilog Static Timing Analysis Primetime RTL design Logic Synthesis Debugging Formal Verification Perl USB RTL Design Simulations Education University of North Carolina at Charlotte MSCS,  Computer Science 1985  \u2013 1988 University of North Carolina at Charlotte BSE,  Electrical Engineering 1980  \u2013 1985 University of North Carolina at Charlotte MSCS,  Computer Science 1985  \u2013 1988 University of North Carolina at Charlotte MSCS,  Computer Science 1985  \u2013 1988 University of North Carolina at Charlotte MSCS,  Computer Science 1985  \u2013 1988 University of North Carolina at Charlotte BSE,  Electrical Engineering 1980  \u2013 1985 University of North Carolina at Charlotte BSE,  Electrical Engineering 1980  \u2013 1985 University of North Carolina at Charlotte BSE,  Electrical Engineering 1980  \u2013 1985 ", "Experience Senior MTS Design Engineer Altera July 2012  \u2013 Present (3 years 2 months) Penang, Malaysia Senior Staff Component Design Engineer Intel Corporation May 1999  \u2013  February 2012  (12 years 10 months) Senior MTS Design Engineer Altera July 2012  \u2013 Present (3 years 2 months) Penang, Malaysia Senior MTS Design Engineer Altera July 2012  \u2013 Present (3 years 2 months) Penang, Malaysia Senior Staff Component Design Engineer Intel Corporation May 1999  \u2013  February 2012  (12 years 10 months) Senior Staff Component Design Engineer Intel Corporation May 1999  \u2013  February 2012  (12 years 10 months) Skills SystemVerilog Timing Closure RTL design Microarchitecture Verilog Logic Design Silicon Debug PCIe ASIC Specman VLSI DFT Formal Verification RTL coding Functional Verification Computer Architecture Timing ModelSim Processors TCL Emulation Microprocessors VHDL Intel EDA SystemC SRAM Logic Analyzer Low Power Design Signal Integrity Compilers Hardware Design C++ x86 Assembly 68K Visual C++ Borland C++ MASM SlickEdit JavaScript VBScript PHP Eclipse MySQL Apache Perl JTAG Xilinx Debugging FPGA See 35+ \u00a0 \u00a0 See less Skills  SystemVerilog Timing Closure RTL design Microarchitecture Verilog Logic Design Silicon Debug PCIe ASIC Specman VLSI DFT Formal Verification RTL coding Functional Verification Computer Architecture Timing ModelSim Processors TCL Emulation Microprocessors VHDL Intel EDA SystemC SRAM Logic Analyzer Low Power Design Signal Integrity Compilers Hardware Design C++ x86 Assembly 68K Visual C++ Borland C++ MASM SlickEdit JavaScript VBScript PHP Eclipse MySQL Apache Perl JTAG Xilinx Debugging FPGA See 35+ \u00a0 \u00a0 See less SystemVerilog Timing Closure RTL design Microarchitecture Verilog Logic Design Silicon Debug PCIe ASIC Specman VLSI DFT Formal Verification RTL coding Functional Verification Computer Architecture Timing ModelSim Processors TCL Emulation Microprocessors VHDL Intel EDA SystemC SRAM Logic Analyzer Low Power Design Signal Integrity Compilers Hardware Design C++ x86 Assembly 68K Visual C++ Borland C++ MASM SlickEdit JavaScript VBScript PHP Eclipse MySQL Apache Perl JTAG Xilinx Debugging FPGA See 35+ \u00a0 \u00a0 See less SystemVerilog Timing Closure RTL design Microarchitecture Verilog Logic Design Silicon Debug PCIe ASIC Specman VLSI DFT Formal Verification RTL coding Functional Verification Computer Architecture Timing ModelSim Processors TCL Emulation Microprocessors VHDL Intel EDA SystemC SRAM Logic Analyzer Low Power Design Signal Integrity Compilers Hardware Design C++ x86 Assembly 68K Visual C++ Borland C++ MASM SlickEdit JavaScript VBScript PHP Eclipse MySQL Apache Perl JTAG Xilinx Debugging FPGA See 35+ \u00a0 \u00a0 See less Education University Technology of Malaysia Bachelor's degree,  Computer Engineering 1995  \u2013 1999 University Technology of Malaysia Bachelor's degree,  Computer Engineering 1995  \u2013 1999 University Technology of Malaysia Bachelor's degree,  Computer Engineering 1995  \u2013 1999 University Technology of Malaysia Bachelor's degree,  Computer Engineering 1995  \u2013 1999 ", "Experience Staff Component Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) Chandler Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) Design Engineer Western Digital January 1997  \u2013  April 2000  (3 years 4 months) Irvine, CA Engineer Irvine Sensors April 1996  \u2013  December 1996  (9 months) Costa Mesa Staff Component Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) Chandler Staff Component Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) Chandler Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) Design Engineer Intel Corporation April 2000  \u2013 Present (15 years 5 months) Design Engineer Western Digital January 1997  \u2013  April 2000  (3 years 4 months) Irvine, CA Design Engineer Western Digital January 1997  \u2013  April 2000  (3 years 4 months) Irvine, CA Engineer Irvine Sensors April 1996  \u2013  December 1996  (9 months) Costa Mesa Engineer Irvine Sensors April 1996  \u2013  December 1996  (9 months) Costa Mesa Skills SystemVerilog Synopsis RTL design Logic Design Firmware Verilog Debugging ASIC Embedded Systems Semiconductors SoC Computer Architecture VLSI Functional Verification RTL Design Processors PCIe ARM See 3+ \u00a0 \u00a0 See less Skills  SystemVerilog Synopsis RTL design Logic Design Firmware Verilog Debugging ASIC Embedded Systems Semiconductors SoC Computer Architecture VLSI Functional Verification RTL Design Processors PCIe ARM See 3+ \u00a0 \u00a0 See less SystemVerilog Synopsis RTL design Logic Design Firmware Verilog Debugging ASIC Embedded Systems Semiconductors SoC Computer Architecture VLSI Functional Verification RTL Design Processors PCIe ARM See 3+ \u00a0 \u00a0 See less SystemVerilog Synopsis RTL design Logic Design Firmware Verilog Debugging ASIC Embedded Systems Semiconductors SoC Computer Architecture VLSI Functional Verification RTL Design Processors PCIe ARM See 3+ \u00a0 \u00a0 See less Education UCLA Electrical Engineer UCLA Electrical Engineer UCLA Electrical Engineer UCLA Electrical Engineer ", "Experience Staff Component Design Engineer Intel Corporation April 1999  \u2013 Present (16 years 5 months) Penang, Malaysia - Gained exposure in various VLSI design areas, including pre-silicon validation, Gate Level Simulation, Logic Synthesis, Performance Verification, Floor-planing and integration.  \n- Manage and lead a team of design engineers to deliver a sub block in the microprocessor design. Primary focus on sub block logic/circuit design, logic synthesis, performance verification, floor planning and power convergence. Trainee Intel Corporation December 1997  \u2013  April 1998  (5 months) Penang, Malaysia 1.\tMaintenance of Alphasem Machine (9002 & 9006) Die Attach Machine \n2.\tPerform Measurement Capability Analysis(MCA) on Hisomet Machine \n3.\tPerform Integrated Passive Data Collection for the new production line \n4.\tDeveloping software using Visual Basic for Application (VBA) Programming Staff Component Design Engineer Intel Corporation April 1999  \u2013 Present (16 years 5 months) Penang, Malaysia - Gained exposure in various VLSI design areas, including pre-silicon validation, Gate Level Simulation, Logic Synthesis, Performance Verification, Floor-planing and integration.  \n- Manage and lead a team of design engineers to deliver a sub block in the microprocessor design. Primary focus on sub block logic/circuit design, logic synthesis, performance verification, floor planning and power convergence. Staff Component Design Engineer Intel Corporation April 1999  \u2013 Present (16 years 5 months) Penang, Malaysia - Gained exposure in various VLSI design areas, including pre-silicon validation, Gate Level Simulation, Logic Synthesis, Performance Verification, Floor-planing and integration.  \n- Manage and lead a team of design engineers to deliver a sub block in the microprocessor design. Primary focus on sub block logic/circuit design, logic synthesis, performance verification, floor planning and power convergence. Trainee Intel Corporation December 1997  \u2013  April 1998  (5 months) Penang, Malaysia 1.\tMaintenance of Alphasem Machine (9002 & 9006) Die Attach Machine \n2.\tPerform Measurement Capability Analysis(MCA) on Hisomet Machine \n3.\tPerform Integrated Passive Data Collection for the new production line \n4.\tDeveloping software using Visual Basic for Application (VBA) Programming Trainee Intel Corporation December 1997  \u2013  April 1998  (5 months) Penang, Malaysia 1.\tMaintenance of Alphasem Machine (9002 & 9006) Die Attach Machine \n2.\tPerform Measurement Capability Analysis(MCA) on Hisomet Machine \n3.\tPerform Integrated Passive Data Collection for the new production line \n4.\tDeveloping software using Visual Basic for Application (VBA) Programming Skills VLSI Static Timing Analysis Logic Synthesis Physical Design ASIC Microprocessors RTL design DFT SoC Verilog SystemVerilog Timing Closure Low-power Design Logic Design Processors RTL Design See 1+ \u00a0 \u00a0 See less Skills  VLSI Static Timing Analysis Logic Synthesis Physical Design ASIC Microprocessors RTL design DFT SoC Verilog SystemVerilog Timing Closure Low-power Design Logic Design Processors RTL Design See 1+ \u00a0 \u00a0 See less VLSI Static Timing Analysis Logic Synthesis Physical Design ASIC Microprocessors RTL design DFT SoC Verilog SystemVerilog Timing Closure Low-power Design Logic Design Processors RTL Design See 1+ \u00a0 \u00a0 See less VLSI Static Timing Analysis Logic Synthesis Physical Design ASIC Microprocessors RTL design DFT SoC Verilog SystemVerilog Timing Closure Low-power Design Logic Design Processors RTL Design See 1+ \u00a0 \u00a0 See less Education B Eng,  VLSI 1995  \u2013 1999 Kluang High School 1991  \u2013 1994 B Eng,  VLSI 1995  \u2013 1999 B Eng,  VLSI 1995  \u2013 1999 B Eng,  VLSI 1995  \u2013 1999 Kluang High School 1991  \u2013 1994 Kluang High School 1991  \u2013 1994 Kluang High School 1991  \u2013 1994 ", "Experience Senior IP Program Manager Intel Corporation September 2013  \u2013 Present (2 years) IP Lead Intel Corporation March 2011  \u2013  August 2013  (2 years 6 months) Staff Component Design Engineer Intel Corporation January 2004  \u2013  March 2011  (7 years 3 months) Senior Component Design Engineer Intel Corporation January 2001  \u2013  December 2003  (3 years) Design Engineer National Semiconductor January 1999  \u2013  January 2001  (2 years 1 month) Santa Clara, CA Senior IP Program Manager Intel Corporation September 2013  \u2013 Present (2 years) Senior IP Program Manager Intel Corporation September 2013  \u2013 Present (2 years) IP Lead Intel Corporation March 2011  \u2013  August 2013  (2 years 6 months) IP Lead Intel Corporation March 2011  \u2013  August 2013  (2 years 6 months) Staff Component Design Engineer Intel Corporation January 2004  \u2013  March 2011  (7 years 3 months) Staff Component Design Engineer Intel Corporation January 2004  \u2013  March 2011  (7 years 3 months) Senior Component Design Engineer Intel Corporation January 2001  \u2013  December 2003  (3 years) Senior Component Design Engineer Intel Corporation January 2001  \u2013  December 2003  (3 years) Design Engineer National Semiconductor January 1999  \u2013  January 2001  (2 years 1 month) Santa Clara, CA Design Engineer National Semiconductor January 1999  \u2013  January 2001  (2 years 1 month) Santa Clara, CA Skills IP Mobile Devices Project Management IO Circuit Design Mixed-Signal IC Design SoC Semiconductors Analog Low-power Design Skills  IP Mobile Devices Project Management IO Circuit Design Mixed-Signal IC Design SoC Semiconductors Analog Low-power Design IP Mobile Devices Project Management IO Circuit Design Mixed-Signal IC Design SoC Semiconductors Analog Low-power Design IP Mobile Devices Project Management IO Circuit Design Mixed-Signal IC Design SoC Semiconductors Analog Low-power Design ", "Summary Specialties:Synthesis and APR using DC-TOPO and ICC, CTS, Floorplanning, Digital block Integration inside Analog HIPs using ICC, Full Chip Integration with ICC, Custom Layout Migration, hierarchy aware place and route flows. Summary Specialties:Synthesis and APR using DC-TOPO and ICC, CTS, Floorplanning, Digital block Integration inside Analog HIPs using ICC, Full Chip Integration with ICC, Custom Layout Migration, hierarchy aware place and route flows. Specialties:Synthesis and APR using DC-TOPO and ICC, CTS, Floorplanning, Digital block Integration inside Analog HIPs using ICC, Full Chip Integration with ICC, Custom Layout Migration, hierarchy aware place and route flows. Specialties:Synthesis and APR using DC-TOPO and ICC, CTS, Floorplanning, Digital block Integration inside Analog HIPs using ICC, Full Chip Integration with ICC, Custom Layout Migration, hierarchy aware place and route flows. Experience Staff Component Design Engineer Intel Corporation August 2001  \u2013 Present (14 years 1 month) Component Design Engineer focussing on Back End Methodlogies related to Structured Design flows and Full Chip Integration. Staff Component Design Engineer Intel Corporation August 2001  \u2013 Present (14 years 1 month) Component Design Engineer focussing on Back End Methodlogies related to Structured Design flows and Full Chip Integration. Staff Component Design Engineer Intel Corporation August 2001  \u2013 Present (14 years 1 month) Component Design Engineer focussing on Back End Methodlogies related to Structured Design flows and Full Chip Integration. Skills Timing Microprocessors Static Timing Analysis Physical Design Verilog TCL ASIC Primetime SystemVerilog VLSI Semiconductors Computer Architecture SoC Physical Verification CMOS Digital Design Programming Low-power Design Integrated Circuit... EDA Analog Intel See 7+ \u00a0 \u00a0 See less Skills  Timing Microprocessors Static Timing Analysis Physical Design Verilog TCL ASIC Primetime SystemVerilog VLSI Semiconductors Computer Architecture SoC Physical Verification CMOS Digital Design Programming Low-power Design Integrated Circuit... EDA Analog Intel See 7+ \u00a0 \u00a0 See less Timing Microprocessors Static Timing Analysis Physical Design Verilog TCL ASIC Primetime SystemVerilog VLSI Semiconductors Computer Architecture SoC Physical Verification CMOS Digital Design Programming Low-power Design Integrated Circuit... EDA Analog Intel See 7+ \u00a0 \u00a0 See less Timing Microprocessors Static Timing Analysis Physical Design Verilog TCL ASIC Primetime SystemVerilog VLSI Semiconductors Computer Architecture SoC Physical Verification CMOS Digital Design Programming Low-power Design Integrated Circuit... EDA Analog Intel See 7+ \u00a0 \u00a0 See less Education University of Kentucky Masters,  Electrical Engineering 1997  \u2013 1999 University of Kentucky Masters,  Electrical Engineering 1997  \u2013 1999 University of Kentucky Masters,  Electrical Engineering 1997  \u2013 1999 University of Kentucky Masters,  Electrical Engineering 1997  \u2013 1999 ", "Summary Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Summary Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Experience Principal Processor Architect Marvell Semiconductor November 2006  \u2013 Present (8 years 10 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor June 2014  \u2013  August 2015  (1 year 3 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor March 2011  \u2013  June 2014  (3 years 4 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2008  \u2013  November 2011  (3 years) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2007  \u2013  February 2009  (1 year 3 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor June 2007  \u2013  February 2009  (1 year 9 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor November 2006  \u2013  June 2007  (8 months) Chandler, AZ Sr Staff Component Design Engineer Intel December 2005  \u2013  November 2006  (1 year) Austin, TX Staff Engineer Qualcomm November 2004  \u2013  December 2005  (1 year 2 months) Austin, TX Staff Component Design Engineer Intel November 2003  \u2013  November 2004  (1 year 1 month) Staff Component Design Engineer Intel Corporation March 2001  \u2013  January 2004  (2 years 11 months) Chandler, AZ Senior Component Design Engineer Intel Corporation June 1999  \u2013  February 2001  (1 year 9 months) Chandler, AZ Senior Component Design Engineer Intel Corporation November 1995  \u2013  June 1999  (3 years 8 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor November 2006  \u2013 Present (8 years 10 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor November 2006  \u2013 Present (8 years 10 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor June 2014  \u2013  August 2015  (1 year 3 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor June 2014  \u2013  August 2015  (1 year 3 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor March 2011  \u2013  June 2014  (3 years 4 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor March 2011  \u2013  June 2014  (3 years 4 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2008  \u2013  November 2011  (3 years) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2008  \u2013  November 2011  (3 years) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2007  \u2013  February 2009  (1 year 3 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2007  \u2013  February 2009  (1 year 3 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor June 2007  \u2013  February 2009  (1 year 9 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor June 2007  \u2013  February 2009  (1 year 9 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor November 2006  \u2013  June 2007  (8 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor November 2006  \u2013  June 2007  (8 months) Chandler, AZ Sr Staff Component Design Engineer Intel December 2005  \u2013  November 2006  (1 year) Austin, TX Sr Staff Component Design Engineer Intel December 2005  \u2013  November 2006  (1 year) Austin, TX Staff Engineer Qualcomm November 2004  \u2013  December 2005  (1 year 2 months) Austin, TX Staff Engineer Qualcomm November 2004  \u2013  December 2005  (1 year 2 months) Austin, TX Staff Component Design Engineer Intel November 2003  \u2013  November 2004  (1 year 1 month) Staff Component Design Engineer Intel November 2003  \u2013  November 2004  (1 year 1 month) Staff Component Design Engineer Intel Corporation March 2001  \u2013  January 2004  (2 years 11 months) Chandler, AZ Staff Component Design Engineer Intel Corporation March 2001  \u2013  January 2004  (2 years 11 months) Chandler, AZ Senior Component Design Engineer Intel Corporation June 1999  \u2013  February 2001  (1 year 9 months) Chandler, AZ Senior Component Design Engineer Intel Corporation June 1999  \u2013  February 2001  (1 year 9 months) Chandler, AZ Senior Component Design Engineer Intel Corporation November 1995  \u2013  June 1999  (3 years 8 months) Chandler, AZ Senior Component Design Engineer Intel Corporation November 1995  \u2013  June 1999  (3 years 8 months) Chandler, AZ Languages English Native or bilingual proficiency Bengali Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency Bengali Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency Bengali Native or bilingual proficiency French Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Skills  Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Education University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 Brigham Young University Bachelor of Science 1989  \u2013 1992 University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 Brigham Young University Bachelor of Science 1989  \u2013 1992 Brigham Young University Bachelor of Science 1989  \u2013 1992 Brigham Young University Bachelor of Science 1989  \u2013 1992 ", "Summary A results-oriented electrical engineer with 13 years of broad experience in integrated circuit design, verification, test, and characterization. A leader with demonstrated ability to solve varied problems and optimize use of limited resources to meet difficult deadlines. An expert in mixed-signal validation, low power design and verification methodologies, chip-level integration with both analog and digital design flows and a strong grasp of integrated circuit design and test challenges. \n \nSpecialties: Mixed-Signal Verification, digital and micro-architecture verification, RTL Design, low power analysis and verification, custom digital circuit design, silicon substrate isolation analysis, product characterization, product sort/class test, product failure analysis Summary A results-oriented electrical engineer with 13 years of broad experience in integrated circuit design, verification, test, and characterization. A leader with demonstrated ability to solve varied problems and optimize use of limited resources to meet difficult deadlines. An expert in mixed-signal validation, low power design and verification methodologies, chip-level integration with both analog and digital design flows and a strong grasp of integrated circuit design and test challenges. \n \nSpecialties: Mixed-Signal Verification, digital and micro-architecture verification, RTL Design, low power analysis and verification, custom digital circuit design, silicon substrate isolation analysis, product characterization, product sort/class test, product failure analysis A results-oriented electrical engineer with 13 years of broad experience in integrated circuit design, verification, test, and characterization. A leader with demonstrated ability to solve varied problems and optimize use of limited resources to meet difficult deadlines. An expert in mixed-signal validation, low power design and verification methodologies, chip-level integration with both analog and digital design flows and a strong grasp of integrated circuit design and test challenges. \n \nSpecialties: Mixed-Signal Verification, digital and micro-architecture verification, RTL Design, low power analysis and verification, custom digital circuit design, silicon substrate isolation analysis, product characterization, product sort/class test, product failure analysis A results-oriented electrical engineer with 13 years of broad experience in integrated circuit design, verification, test, and characterization. A leader with demonstrated ability to solve varied problems and optimize use of limited resources to meet difficult deadlines. An expert in mixed-signal validation, low power design and verification methodologies, chip-level integration with both analog and digital design flows and a strong grasp of integrated circuit design and test challenges. \n \nSpecialties: Mixed-Signal Verification, digital and micro-architecture verification, RTL Design, low power analysis and verification, custom digital circuit design, silicon substrate isolation analysis, product characterization, product sort/class test, product failure analysis Experience Staff Component Design Engineer Intel Corporation July 2010  \u2013 Present (5 years 2 months) Staff Electrical Design Engineer Cypress Semiconductor September 2005  \u2013  July 2010  (4 years 11 months) Senior Electrical Design Engineer Cypress Semiconductor - Timing Technology Division January 2003  \u2013  September 2005  (2 years 9 months) Product/Test Engineer Cypress Semiconductor - Timing Technology Division July 2001  \u2013  January 2003  (1 year 7 months) Intern UPS Aviation Technologies April 2000  \u2013  September 2000  (6 months) Salem, OR Staff Component Design Engineer Intel Corporation July 2010  \u2013 Present (5 years 2 months) Staff Component Design Engineer Intel Corporation July 2010  \u2013 Present (5 years 2 months) Staff Electrical Design Engineer Cypress Semiconductor September 2005  \u2013  July 2010  (4 years 11 months) Staff Electrical Design Engineer Cypress Semiconductor September 2005  \u2013  July 2010  (4 years 11 months) Senior Electrical Design Engineer Cypress Semiconductor - Timing Technology Division January 2003  \u2013  September 2005  (2 years 9 months) Senior Electrical Design Engineer Cypress Semiconductor - Timing Technology Division January 2003  \u2013  September 2005  (2 years 9 months) Product/Test Engineer Cypress Semiconductor - Timing Technology Division July 2001  \u2013  January 2003  (1 year 7 months) Product/Test Engineer Cypress Semiconductor - Timing Technology Division July 2001  \u2013  January 2003  (1 year 7 months) Intern UPS Aviation Technologies April 2000  \u2013  September 2000  (6 months) Salem, OR Intern UPS Aviation Technologies April 2000  \u2013  September 2000  (6 months) Salem, OR Skills RTL design Mixed Signal Analog Integrated Circuit... PLL Verilog Verilog-A Verilog-AMS Synopsys tools PCIe Cadence Virtuoso Cadence ICFB Cadence Schematic... Xa Nanosim Semiconductors IC Microcontrollers Silicon Product Engineering ASIC PCB design VLSI CMOS PCB Design RTL Design See 11+ \u00a0 \u00a0 See less Skills  RTL design Mixed Signal Analog Integrated Circuit... PLL Verilog Verilog-A Verilog-AMS Synopsys tools PCIe Cadence Virtuoso Cadence ICFB Cadence Schematic... Xa Nanosim Semiconductors IC Microcontrollers Silicon Product Engineering ASIC PCB design VLSI CMOS PCB Design RTL Design See 11+ \u00a0 \u00a0 See less RTL design Mixed Signal Analog Integrated Circuit... PLL Verilog Verilog-A Verilog-AMS Synopsys tools PCIe Cadence Virtuoso Cadence ICFB Cadence Schematic... Xa Nanosim Semiconductors IC Microcontrollers Silicon Product Engineering ASIC PCB design VLSI CMOS PCB Design RTL Design See 11+ \u00a0 \u00a0 See less RTL design Mixed Signal Analog Integrated Circuit... PLL Verilog Verilog-A Verilog-AMS Synopsys tools PCIe Cadence Virtuoso Cadence ICFB Cadence Schematic... Xa Nanosim Semiconductors IC Microcontrollers Silicon Product Engineering ASIC PCB design VLSI CMOS PCB Design RTL Design See 11+ \u00a0 \u00a0 See less Education Portland State University M.S. 2006  \u2013 2009 Oregon State University B.S September 1997  \u2013 June 2001 Portland State University M.S. 2006  \u2013 2009 Portland State University M.S. 2006  \u2013 2009 Portland State University M.S. 2006  \u2013 2009 Oregon State University B.S September 1997  \u2013 June 2001 Oregon State University B.S September 1997  \u2013 June 2001 Oregon State University B.S September 1997  \u2013 June 2001 ", "Experience Staff Component Design Engineer Intel Corporation November 2000  \u2013 Present (14 years 10 months) Application Engineer Avant! Corporation November 1998  \u2013  November 2000  (2 years 1 month) Staff Component Design Engineer Intel Corporation November 2000  \u2013 Present (14 years 10 months) Staff Component Design Engineer Intel Corporation November 2000  \u2013 Present (14 years 10 months) Application Engineer Avant! Corporation November 1998  \u2013  November 2000  (2 years 1 month) Application Engineer Avant! Corporation November 1998  \u2013  November 2000  (2 years 1 month) Skills Static Timing Analysis Information Extraction VLSI Microprocessors TCL EDA C C++ Electronics SoC ASIC Physical Design Timing Closure Logic Design Low-power Design Skills  Static Timing Analysis Information Extraction VLSI Microprocessors TCL EDA C C++ Electronics SoC ASIC Physical Design Timing Closure Logic Design Low-power Design Static Timing Analysis Information Extraction VLSI Microprocessors TCL EDA C C++ Electronics SoC ASIC Physical Design Timing Closure Logic Design Low-power Design Static Timing Analysis Information Extraction VLSI Microprocessors TCL EDA C C++ Electronics SoC ASIC Physical Design Timing Closure Logic Design Low-power Design Education Oregon Graduate Institute MS 1998  \u2013 1999 Bharathiar University BE 1993  \u2013 1997 Oregon Graduate Institute MS 1998  \u2013 1999 Oregon Graduate Institute MS 1998  \u2013 1999 Oregon Graduate Institute MS 1998  \u2013 1999 Bharathiar University BE 1993  \u2013 1997 Bharathiar University BE 1993  \u2013 1997 Bharathiar University BE 1993  \u2013 1997 ", "Experience Staff Component Design Engineer Intel Corporation March 2006  \u2013 Present (9 years 6 months) Penang Micro architecture definition and RTL design. \n- Owning microarchitecture specs development. From early architectural exploration, through micro architectural research and arriving at detailed specification. Completed microarchitecture definition for L2 cache controller, speech recognition algorithm pipeline(GMM, DNN, RNN), various data mover, on chip internal bus, power/clock gating solution and etc.  \n- Owning development, assessment and refinement of RTL design to target power, performance, area and timing goals. \n- Oversee pre-silicon validation activity Senior BIOS Engineer Intel Corporation October 2002  \u2013  February 2006  (3 years 5 months) Penang System Software development \n- Develops bootstrap for IA32 system(BIOS) & ARM system(Redboot) \n- Power On debug Hardware Design Engineer Intel Corporation December 2000  \u2013  October 2002  (1 year 11 months) Penang Board and FPGA system development \n- Circuit design and PCB design. \n- FPGA system design (Power management logic and IO expander, such as time multiplexed SMBus ports) Application Engineer Vitrox March 2000  \u2013  October 2000  (8 months) Penang, Malaysia Machine Vision System Research & Development \n- Software development \n- Light source hardware design Staff Component Design Engineer Intel Corporation March 2006  \u2013 Present (9 years 6 months) Penang Micro architecture definition and RTL design. \n- Owning microarchitecture specs development. From early architectural exploration, through micro architectural research and arriving at detailed specification. Completed microarchitecture definition for L2 cache controller, speech recognition algorithm pipeline(GMM, DNN, RNN), various data mover, on chip internal bus, power/clock gating solution and etc.  \n- Owning development, assessment and refinement of RTL design to target power, performance, area and timing goals. \n- Oversee pre-silicon validation activity Staff Component Design Engineer Intel Corporation March 2006  \u2013 Present (9 years 6 months) Penang Micro architecture definition and RTL design. \n- Owning microarchitecture specs development. From early architectural exploration, through micro architectural research and arriving at detailed specification. Completed microarchitecture definition for L2 cache controller, speech recognition algorithm pipeline(GMM, DNN, RNN), various data mover, on chip internal bus, power/clock gating solution and etc.  \n- Owning development, assessment and refinement of RTL design to target power, performance, area and timing goals. \n- Oversee pre-silicon validation activity Senior BIOS Engineer Intel Corporation October 2002  \u2013  February 2006  (3 years 5 months) Penang System Software development \n- Develops bootstrap for IA32 system(BIOS) & ARM system(Redboot) \n- Power On debug Senior BIOS Engineer Intel Corporation October 2002  \u2013  February 2006  (3 years 5 months) Penang System Software development \n- Develops bootstrap for IA32 system(BIOS) & ARM system(Redboot) \n- Power On debug Hardware Design Engineer Intel Corporation December 2000  \u2013  October 2002  (1 year 11 months) Penang Board and FPGA system development \n- Circuit design and PCB design. \n- FPGA system design (Power management logic and IO expander, such as time multiplexed SMBus ports) Hardware Design Engineer Intel Corporation December 2000  \u2013  October 2002  (1 year 11 months) Penang Board and FPGA system development \n- Circuit design and PCB design. \n- FPGA system design (Power management logic and IO expander, such as time multiplexed SMBus ports) Application Engineer Vitrox March 2000  \u2013  October 2000  (8 months) Penang, Malaysia Machine Vision System Research & Development \n- Software development \n- Light source hardware design Application Engineer Vitrox March 2000  \u2013  October 2000  (8 months) Penang, Malaysia Machine Vision System Research & Development \n- Software development \n- Light source hardware design Languages Mandarin Mandarin Mandarin Skills Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Skills  Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Education Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 ", "Skills ASIC Verilog Processors Integrated Circuit... SoC Debugging Computer Architecture SystemVerilog Microprocessors Semiconductors Static Timing Analysis VHDL Microarchitecture Intel VLSI OVM UVM Validation ASP.NET MVC Microsoft SQL Server C# .NET Scrum Agile Methodologies LOW POWER SOC Mobile Devices Project Management Perl See 13+ \u00a0 \u00a0 See less Skills  ASIC Verilog Processors Integrated Circuit... SoC Debugging Computer Architecture SystemVerilog Microprocessors Semiconductors Static Timing Analysis VHDL Microarchitecture Intel VLSI OVM UVM Validation ASP.NET MVC Microsoft SQL Server C# .NET Scrum Agile Methodologies LOW POWER SOC Mobile Devices Project Management Perl See 13+ \u00a0 \u00a0 See less ASIC Verilog Processors Integrated Circuit... SoC Debugging Computer Architecture SystemVerilog Microprocessors Semiconductors Static Timing Analysis VHDL Microarchitecture Intel VLSI OVM UVM Validation ASP.NET MVC Microsoft SQL Server C# .NET Scrum Agile Methodologies LOW POWER SOC Mobile Devices Project Management Perl See 13+ \u00a0 \u00a0 See less ASIC Verilog Processors Integrated Circuit... SoC Debugging Computer Architecture SystemVerilog Microprocessors Semiconductors Static Timing Analysis VHDL Microarchitecture Intel VLSI OVM UVM Validation ASP.NET MVC Microsoft SQL Server C# .NET Scrum Agile Methodologies LOW POWER SOC Mobile Devices Project Management Perl See 13+ \u00a0 \u00a0 See less ", "Languages Deutsch Native or bilingual proficiency Englisch Full professional proficiency Franz\u00f6sisch Elementary proficiency Deutsch Native or bilingual proficiency Englisch Full professional proficiency Franz\u00f6sisch Elementary proficiency Deutsch Native or bilingual proficiency Englisch Full professional proficiency Franz\u00f6sisch Elementary proficiency Native or bilingual proficiency Full professional proficiency Elementary proficiency Skills Semiconductors SoC ASIC Processors VLSI Verilog EDA Physical Design IC Timing Closure Semiconductor Industry Static Timing Analysis Embedded Systems Semi Custom Design Full Custom Design Physical Implemetation tcl Design Automation Layout Low Power Design Project Management Optimizing Household... Sailing Power Estimation... Synthesis Perl Methodology Development Engineering Management Power Management Mobile Communications Integrated Circuit... Automotive Electronics Renewable Energy Signal Integrity TCL See 20+ \u00a0 \u00a0 See less Skills  Semiconductors SoC ASIC Processors VLSI Verilog EDA Physical Design IC Timing Closure Semiconductor Industry Static Timing Analysis Embedded Systems Semi Custom Design Full Custom Design Physical Implemetation tcl Design Automation Layout Low Power Design Project Management Optimizing Household... Sailing Power Estimation... Synthesis Perl Methodology Development Engineering Management Power Management Mobile Communications Integrated Circuit... Automotive Electronics Renewable Energy Signal Integrity TCL See 20+ \u00a0 \u00a0 See less Semiconductors SoC ASIC Processors VLSI Verilog EDA Physical Design IC Timing Closure Semiconductor Industry Static Timing Analysis Embedded Systems Semi Custom Design Full Custom Design Physical Implemetation tcl Design Automation Layout Low Power Design Project Management Optimizing Household... Sailing Power Estimation... Synthesis Perl Methodology Development Engineering Management Power Management Mobile Communications Integrated Circuit... Automotive Electronics Renewable Energy Signal Integrity TCL See 20+ \u00a0 \u00a0 See less Semiconductors SoC ASIC Processors VLSI Verilog EDA Physical Design IC Timing Closure Semiconductor Industry Static Timing Analysis Embedded Systems Semi Custom Design Full Custom Design Physical Implemetation tcl Design Automation Layout Low Power Design Project Management Optimizing Household... Sailing Power Estimation... Synthesis Perl Methodology Development Engineering Management Power Management Mobile Communications Integrated Circuit... Automotive Electronics Renewable Energy Signal Integrity TCL See 20+ \u00a0 \u00a0 See less ", "Summary Specialties:Structural and physical design, timing analysis/closure, design automation, SOC & CPU methodologies, Perl, Tcl, Synopsys Tcl. Team lead. Summary Specialties:Structural and physical design, timing analysis/closure, design automation, SOC & CPU methodologies, Perl, Tcl, Synopsys Tcl. Team lead. Specialties:Structural and physical design, timing analysis/closure, design automation, SOC & CPU methodologies, Perl, Tcl, Synopsys Tcl. Team lead. Specialties:Structural and physical design, timing analysis/closure, design automation, SOC & CPU methodologies, Perl, Tcl, Synopsys Tcl. Team lead. Experience Graphics Hardware Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom, CA Sr. Principal Engineer - IC Design Broadcom August 2012  \u2013  August 2013  (1 year 1 month) Irvine, CA Office of the CTO Project Lead & Physical Design Manager Intel Corporation April 2011  \u2013  August 2012  (1 year 5 months) Irvine, CA Staff Component Design Engineer Intel Corporation July 2007  \u2013  April 2011  (3 years 10 months) Irvine, CA Senior Component Design Engineer Intel Corporation October 1997  \u2013  July 2007  (9 years 10 months) Folsom, CA Graphics Hardware Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom, CA Graphics Hardware Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom, CA Sr. Principal Engineer - IC Design Broadcom August 2012  \u2013  August 2013  (1 year 1 month) Irvine, CA Office of the CTO Sr. Principal Engineer - IC Design Broadcom August 2012  \u2013  August 2013  (1 year 1 month) Irvine, CA Office of the CTO Project Lead & Physical Design Manager Intel Corporation April 2011  \u2013  August 2012  (1 year 5 months) Irvine, CA Project Lead & Physical Design Manager Intel Corporation April 2011  \u2013  August 2012  (1 year 5 months) Irvine, CA Staff Component Design Engineer Intel Corporation July 2007  \u2013  April 2011  (3 years 10 months) Irvine, CA Staff Component Design Engineer Intel Corporation July 2007  \u2013  April 2011  (3 years 10 months) Irvine, CA Senior Component Design Engineer Intel Corporation October 1997  \u2013  July 2007  (9 years 10 months) Folsom, CA Senior Component Design Engineer Intel Corporation October 1997  \u2013  July 2007  (9 years 10 months) Folsom, CA Skills Physical Design Static Timing Analysis EDA Primetime Timing Closure VLSI TCL IC Perl ASIC SoC Timing Processors SystemVerilog RTL design Low-power Design Verilog Functional Verification DFT Logic Design Microprocessors Integrated Circuit... Cadence Virtuoso See 8+ \u00a0 \u00a0 See less Skills  Physical Design Static Timing Analysis EDA Primetime Timing Closure VLSI TCL IC Perl ASIC SoC Timing Processors SystemVerilog RTL design Low-power Design Verilog Functional Verification DFT Logic Design Microprocessors Integrated Circuit... Cadence Virtuoso See 8+ \u00a0 \u00a0 See less Physical Design Static Timing Analysis EDA Primetime Timing Closure VLSI TCL IC Perl ASIC SoC Timing Processors SystemVerilog RTL design Low-power Design Verilog Functional Verification DFT Logic Design Microprocessors Integrated Circuit... Cadence Virtuoso See 8+ \u00a0 \u00a0 See less Physical Design Static Timing Analysis EDA Primetime Timing Closure VLSI TCL IC Perl ASIC SoC Timing Processors SystemVerilog RTL design Low-power Design Verilog Functional Verification DFT Logic Design Microprocessors Integrated Circuit... Cadence Virtuoso See 8+ \u00a0 \u00a0 See less Education California State University-Sacramento MSEE,  Computer Engineering California State University-Sacramento MSEE,  Computer Engineering California State University-Sacramento MSEE,  Computer Engineering California State University-Sacramento MSEE,  Computer Engineering ", "Languages English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency Full professional proficiency Full professional proficiency Full professional proficiency Skills VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less Skills  VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less ", "Experience Staff Electronic Design Engineer Integrated Device Technology Inc January 2008  \u2013 Present (7 years 8 months) Designing PLL, voltage regulator, VT-independent circuit, etc. Analog/Mixed-Signal Design Engineer Marvell November 2006  \u2013  January 2008  (1 year 3 months) Designed PLL. Staff Component Design Engineer Intel Corporation (group acquired by Marvell) May 2006  \u2013  November 2006  (7 months) Designed PLL for cellular products. Staff Component Design Engineer/Design Manager Intel India Pvt. Ltd. August 2003  \u2013  May 2006  (2 years 10 months) Design manager and technical lead for the Clock Generation team of an enterprise-class microprocessor project. Analog Design Engineer Cicada Semiconductor (acquired by Vitesse) December 2001  \u2013  January 2003  (1 year 2 months) Designed PLL, HSTL receiver. Senior Design Engineer Cirrus Logic February 2001  \u2013  December 2001  (11 months) Designed low-noise seismic instrumentation amplifier products for GeoAmp/HydroAmp applications. A company reorganization cancelled all next generation seismic product development. Senior Component Design Engineer Intel Corporation August 1999  \u2013  February 2001  (1 year 7 months) Designed Execution Unit circuitry. Design Engineer ESS Technology April 1997  \u2013  August 1999  (2 years 5 months) Designed SRAM and ROM. Also designed and implemented a fully automated standard cell characterization tool using C, PERL and Shell scripts (this work was done on-the-side to meet a requirement by the newly-formed Austin Design Center). Senior Engineer Standard Microsystems Corporation July 1996  \u2013  April 1997  (10 months) Implemented USB core and performed timing analysis. Senior IC Design Engineer Crystal Semiconductor (acquired by Cirrus Logic) October 1995  \u2013  June 1996  (9 months) Designed 10BASE-T Quad Ethernet PHY logic/DFT. Also, designed miscellaneous custom circuitry. IC Design Engineeer Motorola May 1992  \u2013  October 1995  (3 years 6 months) Worked on chip integration of MC68060. Designed address ALU and register file for a 16-bit general purpose DSP part. Staff Electronic Design Engineer Integrated Device Technology Inc January 2008  \u2013 Present (7 years 8 months) Designing PLL, voltage regulator, VT-independent circuit, etc. Staff Electronic Design Engineer Integrated Device Technology Inc January 2008  \u2013 Present (7 years 8 months) Designing PLL, voltage regulator, VT-independent circuit, etc. Analog/Mixed-Signal Design Engineer Marvell November 2006  \u2013  January 2008  (1 year 3 months) Designed PLL. Analog/Mixed-Signal Design Engineer Marvell November 2006  \u2013  January 2008  (1 year 3 months) Designed PLL. Staff Component Design Engineer Intel Corporation (group acquired by Marvell) May 2006  \u2013  November 2006  (7 months) Designed PLL for cellular products. Staff Component Design Engineer Intel Corporation (group acquired by Marvell) May 2006  \u2013  November 2006  (7 months) Designed PLL for cellular products. Staff Component Design Engineer/Design Manager Intel India Pvt. Ltd. August 2003  \u2013  May 2006  (2 years 10 months) Design manager and technical lead for the Clock Generation team of an enterprise-class microprocessor project. Staff Component Design Engineer/Design Manager Intel India Pvt. Ltd. August 2003  \u2013  May 2006  (2 years 10 months) Design manager and technical lead for the Clock Generation team of an enterprise-class microprocessor project. Analog Design Engineer Cicada Semiconductor (acquired by Vitesse) December 2001  \u2013  January 2003  (1 year 2 months) Designed PLL, HSTL receiver. Analog Design Engineer Cicada Semiconductor (acquired by Vitesse) December 2001  \u2013  January 2003  (1 year 2 months) Designed PLL, HSTL receiver. Senior Design Engineer Cirrus Logic February 2001  \u2013  December 2001  (11 months) Designed low-noise seismic instrumentation amplifier products for GeoAmp/HydroAmp applications. A company reorganization cancelled all next generation seismic product development. Senior Design Engineer Cirrus Logic February 2001  \u2013  December 2001  (11 months) Designed low-noise seismic instrumentation amplifier products for GeoAmp/HydroAmp applications. A company reorganization cancelled all next generation seismic product development. Senior Component Design Engineer Intel Corporation August 1999  \u2013  February 2001  (1 year 7 months) Designed Execution Unit circuitry. Senior Component Design Engineer Intel Corporation August 1999  \u2013  February 2001  (1 year 7 months) Designed Execution Unit circuitry. Design Engineer ESS Technology April 1997  \u2013  August 1999  (2 years 5 months) Designed SRAM and ROM. Also designed and implemented a fully automated standard cell characterization tool using C, PERL and Shell scripts (this work was done on-the-side to meet a requirement by the newly-formed Austin Design Center). Design Engineer ESS Technology April 1997  \u2013  August 1999  (2 years 5 months) Designed SRAM and ROM. Also designed and implemented a fully automated standard cell characterization tool using C, PERL and Shell scripts (this work was done on-the-side to meet a requirement by the newly-formed Austin Design Center). Senior Engineer Standard Microsystems Corporation July 1996  \u2013  April 1997  (10 months) Implemented USB core and performed timing analysis. Senior Engineer Standard Microsystems Corporation July 1996  \u2013  April 1997  (10 months) Implemented USB core and performed timing analysis. Senior IC Design Engineer Crystal Semiconductor (acquired by Cirrus Logic) October 1995  \u2013  June 1996  (9 months) Designed 10BASE-T Quad Ethernet PHY logic/DFT. Also, designed miscellaneous custom circuitry. Senior IC Design Engineer Crystal Semiconductor (acquired by Cirrus Logic) October 1995  \u2013  June 1996  (9 months) Designed 10BASE-T Quad Ethernet PHY logic/DFT. Also, designed miscellaneous custom circuitry. IC Design Engineeer Motorola May 1992  \u2013  October 1995  (3 years 6 months) Worked on chip integration of MC68060. Designed address ALU and register file for a 16-bit general purpose DSP part. IC Design Engineeer Motorola May 1992  \u2013  October 1995  (3 years 6 months) Worked on chip integration of MC68060. Designed address ALU and register file for a 16-bit general purpose DSP part. Skills Timing Closure Semiconductors Verilog Mixed Signal Physical Design ASIC PLL Silicon Integrated Circuit... Perl VLSI SoC RTL design Low-power Design Cadence Virtuoso IC Debugging CMOS Analog Circuit Design Signal Integrity EDA Circuit Design Analog Processors SRAM See 10+ \u00a0 \u00a0 See less Skills  Timing Closure Semiconductors Verilog Mixed Signal Physical Design ASIC PLL Silicon Integrated Circuit... Perl VLSI SoC RTL design Low-power Design Cadence Virtuoso IC Debugging CMOS Analog Circuit Design Signal Integrity EDA Circuit Design Analog Processors SRAM See 10+ \u00a0 \u00a0 See less Timing Closure Semiconductors Verilog Mixed Signal Physical Design ASIC PLL Silicon Integrated Circuit... Perl VLSI SoC RTL design Low-power Design Cadence Virtuoso IC Debugging CMOS Analog Circuit Design Signal Integrity EDA Circuit Design Analog Processors SRAM See 10+ \u00a0 \u00a0 See less Timing Closure Semiconductors Verilog Mixed Signal Physical Design ASIC PLL Silicon Integrated Circuit... Perl VLSI SoC RTL design Low-power Design Cadence Virtuoso IC Debugging CMOS Analog Circuit Design Signal Integrity EDA Circuit Design Analog Processors SRAM See 10+ \u00a0 \u00a0 See less Education University of Colorado Colorado Springs MSEE,  Electrical Engineering 1989  \u2013 1992 University of South Alabama BSEE,  Electrican Engineering with Specialization in Copmuter Engineering 1983  \u2013 1988 University of Colorado Colorado Springs MSEE,  Electrical Engineering 1989  \u2013 1992 University of Colorado Colorado Springs MSEE,  Electrical Engineering 1989  \u2013 1992 University of Colorado Colorado Springs MSEE,  Electrical Engineering 1989  \u2013 1992 University of South Alabama BSEE,  Electrican Engineering with Specialization in Copmuter Engineering 1983  \u2013 1988 University of South Alabama BSEE,  Electrican Engineering with Specialization in Copmuter Engineering 1983  \u2013 1988 University of South Alabama BSEE,  Electrican Engineering with Specialization in Copmuter Engineering 1983  \u2013 1988 Honors & Awards Additional Honors & Awards 1 US patent awarded. \n3 US patent applications filed. Additional Honors & Awards 1 US patent awarded. \n3 US patent applications filed. Additional Honors & Awards 1 US patent awarded. \n3 US patent applications filed. Additional Honors & Awards 1 US patent awarded. \n3 US patent applications filed. ", "Experience Founder, CEO Haokai Microelectronics April 2005  \u2013  August 2012  (7 years 5 months) Sr. Staff Component Design Engineer Intel Corporation USA March 2003  \u2013  January 2005  (1 year 11 months) Staff Component Design Engineer Intel Corporation USA March 1999  \u2013  March 2003  (4 years 1 month) Sr. Component Design Engineer Intel Corporation USA July 1996  \u2013  March 1999  (2 years 9 months) Founder, CEO Haokai Microelectronics April 2005  \u2013  August 2012  (7 years 5 months) Founder, CEO Haokai Microelectronics April 2005  \u2013  August 2012  (7 years 5 months) Sr. Staff Component Design Engineer Intel Corporation USA March 2003  \u2013  January 2005  (1 year 11 months) Sr. Staff Component Design Engineer Intel Corporation USA March 2003  \u2013  January 2005  (1 year 11 months) Staff Component Design Engineer Intel Corporation USA March 1999  \u2013  March 2003  (4 years 1 month) Staff Component Design Engineer Intel Corporation USA March 1999  \u2013  March 2003  (4 years 1 month) Sr. Component Design Engineer Intel Corporation USA July 1996  \u2013  March 1999  (2 years 9 months) Sr. Component Design Engineer Intel Corporation USA July 1996  \u2013  March 1999  (2 years 9 months) Education Oregon Health and Science University Ph.D.,  Electrical Engineering 1991  \u2013 1996 OGI School of Science and Engineering, one of four schools at the Oregon Health and Science University (OHSU). Before merged into OHSU, it was a private graduate school, called Oregon Graduate Institute of Science & Technology (OGI). Peking University M.S.,  Solid States Physics 1988  \u2013 1991 Peking University B.S.,  Physics 1984  \u2013 1988 Oregon Health and Science University Ph.D.,  Electrical Engineering 1991  \u2013 1996 OGI School of Science and Engineering, one of four schools at the Oregon Health and Science University (OHSU). Before merged into OHSU, it was a private graduate school, called Oregon Graduate Institute of Science & Technology (OGI). Oregon Health and Science University Ph.D.,  Electrical Engineering 1991  \u2013 1996 OGI School of Science and Engineering, one of four schools at the Oregon Health and Science University (OHSU). Before merged into OHSU, it was a private graduate school, called Oregon Graduate Institute of Science & Technology (OGI). Oregon Health and Science University Ph.D.,  Electrical Engineering 1991  \u2013 1996 OGI School of Science and Engineering, one of four schools at the Oregon Health and Science University (OHSU). Before merged into OHSU, it was a private graduate school, called Oregon Graduate Institute of Science & Technology (OGI). Peking University M.S.,  Solid States Physics 1988  \u2013 1991 Peking University M.S.,  Solid States Physics 1988  \u2013 1991 Peking University M.S.,  Solid States Physics 1988  \u2013 1991 Peking University B.S.,  Physics 1984  \u2013 1988 Peking University B.S.,  Physics 1984  \u2013 1988 Peking University B.S.,  Physics 1984  \u2013 1988 ", "Skills SoC RTL design ASIC Verilog VLSI Static Timing Analysis Logic Design SystemVerilog Functional Verification Processors Computer Architecture Logic Synthesis RTL Design Skills  SoC RTL design ASIC Verilog VLSI Static Timing Analysis Logic Design SystemVerilog Functional Verification Processors Computer Architecture Logic Synthesis RTL Design SoC RTL design ASIC Verilog VLSI Static Timing Analysis Logic Design SystemVerilog Functional Verification Processors Computer Architecture Logic Synthesis RTL Design SoC RTL design ASIC Verilog VLSI Static Timing Analysis Logic Design SystemVerilog Functional Verification Processors Computer Architecture Logic Synthesis RTL Design ", "Experience Staff Engineer Intel Corporation Staff Engineer Intel Corporation Staff Engineer Intel Corporation ", "Experience Senior MTS Altera Corporation September 2012  \u2013 Present (3 years) Staff Component Design Engineer Intel Corporation January 2003  \u2013  August 2012  (9 years 8 months) Working / Worked on numerious roles and areas (in PC chipset) across over the past years:  \n\u2022\tValidator, designer and micro-architect for SATA AHCI host controller, particularly physical layer interface \n\u2022\tDesigner and micro-architect on Integrated Clock solution for client chipset \n\u2022\tDesigner and IP Integrater for on CSI-2 camera I/O device \n\u2022\tDesigner / IP Integrater for Audio device \n \n \nMain Experience: \n\u2022\tDigital RTL design and verification for ASIC and CPLD/FPGA with VHDL or Verilog \n\u2022\tSilicon debug experience with track records of root causing complex bugs \n\u2022\tReviewing and producing specification in addition to work from specification to microarchitecture details. \n\u2022\tProducing and reviewing test plans. \n\u2022\tUsing EDA tools \n\u2022\tStatic timing analysis and AC timing. Staff Design Engineer Intel 2003  \u2013  2012  (9 years) Design Engineer PowerX Ltd. August 2001  \u2013  January 2002  (6 months) Manchester, United Kingdom The company\u2019s business was focused on the development of scalable switch fabric chipsets consisting of a router, a matrix and an arbiter, targeting MAN and WAN applications. My responsibilities were to: \n\u2022\tdevelop testbenches to verify and validate the company\u2019s state of the art 2.5 Gbps and 10 Gbps routers; \n\u2022\twork closely with the system team to discuss about verification and validation issues; \n\u2022\tproduce documentation for my testing methodology and testbenches Lecturer Institute Megatech July 1997  \u2013  October 1997  (4 months) Kuala Lumpur, Malaysia Institute Megatech is an engineering instituition specialized in Electrical and Electronics Engineering courses. My responsibilities were to: \n\u2022\tprovide lectures (in electronic engineering subject) to first year students in diploma courses; \n\u2022\tprepare lecture notes/handouts and examination questions; \n\u2022\thelp in marketing events and exhibitions. Senior MTS Altera Corporation September 2012  \u2013 Present (3 years) Senior MTS Altera Corporation September 2012  \u2013 Present (3 years) Staff Component Design Engineer Intel Corporation January 2003  \u2013  August 2012  (9 years 8 months) Working / Worked on numerious roles and areas (in PC chipset) across over the past years:  \n\u2022\tValidator, designer and micro-architect for SATA AHCI host controller, particularly physical layer interface \n\u2022\tDesigner and micro-architect on Integrated Clock solution for client chipset \n\u2022\tDesigner and IP Integrater for on CSI-2 camera I/O device \n\u2022\tDesigner / IP Integrater for Audio device \n \n \nMain Experience: \n\u2022\tDigital RTL design and verification for ASIC and CPLD/FPGA with VHDL or Verilog \n\u2022\tSilicon debug experience with track records of root causing complex bugs \n\u2022\tReviewing and producing specification in addition to work from specification to microarchitecture details. \n\u2022\tProducing and reviewing test plans. \n\u2022\tUsing EDA tools \n\u2022\tStatic timing analysis and AC timing. Staff Component Design Engineer Intel Corporation January 2003  \u2013  August 2012  (9 years 8 months) Working / Worked on numerious roles and areas (in PC chipset) across over the past years:  \n\u2022\tValidator, designer and micro-architect for SATA AHCI host controller, particularly physical layer interface \n\u2022\tDesigner and micro-architect on Integrated Clock solution for client chipset \n\u2022\tDesigner and IP Integrater for on CSI-2 camera I/O device \n\u2022\tDesigner / IP Integrater for Audio device \n \n \nMain Experience: \n\u2022\tDigital RTL design and verification for ASIC and CPLD/FPGA with VHDL or Verilog \n\u2022\tSilicon debug experience with track records of root causing complex bugs \n\u2022\tReviewing and producing specification in addition to work from specification to microarchitecture details. \n\u2022\tProducing and reviewing test plans. \n\u2022\tUsing EDA tools \n\u2022\tStatic timing analysis and AC timing. Staff Design Engineer Intel 2003  \u2013  2012  (9 years) Staff Design Engineer Intel 2003  \u2013  2012  (9 years) Design Engineer PowerX Ltd. August 2001  \u2013  January 2002  (6 months) Manchester, United Kingdom The company\u2019s business was focused on the development of scalable switch fabric chipsets consisting of a router, a matrix and an arbiter, targeting MAN and WAN applications. My responsibilities were to: \n\u2022\tdevelop testbenches to verify and validate the company\u2019s state of the art 2.5 Gbps and 10 Gbps routers; \n\u2022\twork closely with the system team to discuss about verification and validation issues; \n\u2022\tproduce documentation for my testing methodology and testbenches Design Engineer PowerX Ltd. August 2001  \u2013  January 2002  (6 months) Manchester, United Kingdom The company\u2019s business was focused on the development of scalable switch fabric chipsets consisting of a router, a matrix and an arbiter, targeting MAN and WAN applications. My responsibilities were to: \n\u2022\tdevelop testbenches to verify and validate the company\u2019s state of the art 2.5 Gbps and 10 Gbps routers; \n\u2022\twork closely with the system team to discuss about verification and validation issues; \n\u2022\tproduce documentation for my testing methodology and testbenches Lecturer Institute Megatech July 1997  \u2013  October 1997  (4 months) Kuala Lumpur, Malaysia Institute Megatech is an engineering instituition specialized in Electrical and Electronics Engineering courses. My responsibilities were to: \n\u2022\tprovide lectures (in electronic engineering subject) to first year students in diploma courses; \n\u2022\tprepare lecture notes/handouts and examination questions; \n\u2022\thelp in marketing events and exhibitions. Lecturer Institute Megatech July 1997  \u2013  October 1997  (4 months) Kuala Lumpur, Malaysia Institute Megatech is an engineering instituition specialized in Electrical and Electronics Engineering courses. My responsibilities were to: \n\u2022\tprovide lectures (in electronic engineering subject) to first year students in diploma courses; \n\u2022\tprepare lecture notes/handouts and examination questions; \n\u2022\thelp in marketing events and exhibitions. Skills Verilog VHDL Microarchitecture Hardware Design Hardware Architecture Microsoft Office Skills  Verilog VHDL Microarchitecture Hardware Design Hardware Architecture Microsoft Office Verilog VHDL Microarchitecture Hardware Design Hardware Architecture Microsoft Office Verilog VHDL Microarchitecture Hardware Design Hardware Architecture Microsoft Office Education The Nottingham Trent University The Nottingham Trent University The Nottingham Trent University The Nottingham Trent University "]}