#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Sat Sep 28 13:30:16 2013
# Process ID: 31182
# Log file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/afs/ece.cmu.edu/usr/wtabib/.Xilinx/Vivado/tclapp/manifest.tcl'
start_gui
create_project vc707_pcie_vivado /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado -part xc7vx485tffg1761-2
set_property board xilinx.com:virtex7:vc707:2.0 [current_project]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/ip'.
create_ip -name pcie_7x -version 2.1 -vendor xilinx.com -library ip -module_name vc707_pcie_x8_gen2
set_property -dict [list CONFIG.Component_Name {vc707_pcie_x8_gen2} CONFIG.Maximum_Link_Width {X8} CONFIG.Link_Speed {5.0_GT/s} CONFIG.Xlnx_Ref_Board {VC707}] [get_ips vc707_pcie_x8_gen2]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci] -force
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Verilog Instantiation Template' file for IP 'vc707_pcie_x8_gen2'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.Bar0_Scale {Megabytes} CONFIG.Bar0_Size {1}] [get_ips vc707_pcie_x8_gen2]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci] -force
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Verilog Instantiation Template' file for IP 'vc707_pcie_x8_gen2'.
generate_target all [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci]
Generating IP 'vc707_pcie_x8_gen2'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'vc707_pcie_x8_gen2'
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Verilog Synthesis' files for IP 'vc707_pcie_x8_gen2'.
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Verilog Simulation' files for IP 'vc707_pcie_x8_gen2'.
Generating IP 'vc707_pcie_x8_gen2'...
Delivering 'Examples' files for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Simulation' files for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Script Extension' files for IP 'vc707_pcie_x8_gen2'.
Delivering 'Any Language Examples Script' files for IP 'vc707_pcie_x8_gen2'.
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3832.797 ; gain = 0.000
open_example_project -force -dir /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado [get_ips  vc707_pcie_x8_gen2]
Generating IP 'vc707_pcie_x8_gen2'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Simulation' target for IP 'vc707_pcie_x8_gen2'.
INFO: [IP_Flow 19-1706] Not generating up to date 'Examples Script' target for IP 'vc707_pcie_x8_gen2'.
Delivering 'Examples Script Extension' files for IP 'vc707_pcie_x8_gen2'.
open_example_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 3832.922 ; gain = 0.000
