// Seed: 3535088397
`define pp_22 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output id_22;
  output id_21;
  input id_20;
  input id_19;
  output id_18;
  output id_17;
  output id_16;
  output id_15;
  inout id_14;
  input id_13;
  output id_12;
  input id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  reg   id_22;
  logic id_23 = id_13;
  logic id_24;
  logic id_25, id_26 = id_7;
  initial begin
    if (id_2[1]) id_6 <= id_3;
    else id_22 <= 1;
  end
  logic   id_27 = 1;
  integer id_28;
endmodule
