{
    "Columns to Navigation Map": {
        "C_Source Port_Target Port-end1C": [
            "C_Source Port_Target Port-end1"
        ],
        "C_Source Port_Target Port-end2C": [
            "C_Source Port_Target Port-end2"
        ],
        "C_Source Port_Target PortC": [
            "C_Source Port_Target Port"
        ],
        "Comp A C": [
            "Comp A"
        ],
        "Delegate": [
            "Component A"
        ],
        "Delegating Assembly": [
            "Context"
        ],
        "SPC": [
            "Source Port"
        ],
        "Source Interface": [
            "SourceIF"
        ],
        "TPC": [
            "Target Port"
        ]
    },
    "Pattern Graph Edges": [
        [
            "Comp A",
            "Component A",
            "type"
        ],
        [
            "Comp A",
            "Context",
            "owner"
        ],
        [
            "C_Source Port_Target Port-end1",
            "C_Source Port_Target Port",
            "owner"
        ],
        [
            "C_Source Port_Target Port-end1",
            "Source Port",
            "role"
        ],
        [
            "C_Source Port_Target Port",
            "C_Source Port_Target Port-end1",
            "end"
        ],
        [
            "Source Port",
            "Context",
            "owner"
        ],
        [
            "Target Port",
            "Component A",
            "owner"
        ],
        [
            "Source Port",
            "SourceIF",
            "type"
        ],
        [
            "C_Source Port_Target Port",
            "Context",
            "owner"
        ],
        [
            "C_Source Port_Target Port-end2",
            "C_Source Port_Target Port",
            "owner"
        ],
        [
            "C_Source Port_Target Port",
            "C_Source Port_Target Port-end2",
            "end"
        ],
        [
            "C_Source Port_Target Port-end2",
            "Target Port",
            "role"
        ],
        [
            "Target Port",
            "SourceIF",
            "type"
        ]
    ],
    "Root Node": "C_Source Port_Target Port",
    "Vertex MetaTypes": {
        "C_Source Port_Target Port": "Connector",
        "C_Source Port_Target Port-end1": "ConnectorEnd",
        "C_Source Port_Target Port-end2": "ConnectorEnd",
        "Comp A": "Property",
        "Component A": "Class",
        "Context": "Class",
        "Source Port": "Port",
        "SourceIF": "Class",
        "Target Port": "Port",
        "TargetIF": "Class"
    },
    "Vertex Settings": {
        "C_Source Port_Target Port": null,
        "C_Source Port_Target Port-end1": null,
        "C_Source Port_Target Port-end2": {
            "propertyPath": [
                "id-Comp A"
            ]
        },
        "Comp A": null,
        "Component A": null,
        "Context": null,
        "Source Port": null,
        "SourceIF": null,
        "Target Port": null
    },
    "Vertex Stereotypes": {
        "C_Source Port_Target Port": [
            {
                "profile": "SysML",
                "stereotype": [
                    "BindingConnector"
                ]
            }
        ],
        "C_Source Port_Target Port-end1": [
            {
                "profile": "SysML",
                "stereotype": [
                    "NestedConnectorEnd"
                ]
            }
        ],
        "C_Source Port_Target Port-end2": [
            {
                "profile": "SysML",
                "stereotype": [
                    "NestedConnectorEnd"
                ]
            }
        ],
        "Comp A": [
            {
                "profile": "SysML",
                "stereotype": [
                    "PartProperty"
                ]
            }
        ],
        "Component A": [
            {
                "profile": "SysML",
                "stereotype": [
                    "Block"
                ]
            }
        ],
        "Context": [
            {
                "profile": "SysML",
                "stereotype": [
                    "Block"
                ]
            }
        ],
        "Source Port": [
            {
                "profile": "SysML",
                "stereotype": [
                    "ProxyPort"
                ]
            }
        ],
        "SourceIF": [
            {
                "profile": "SysML",
                "stereotype": [
                    "InterfaceBlock"
                ]
            }
        ],
        "Target Port": [
            {
                "profile": "SysML",
                "stereotype": [
                    "ProxyPort"
                ]
            }
        ]
    }
}