# Reading E:/Download/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do whack_a_mole_sim_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Download/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:47 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v 
# -- Compiling module whack_a_mole_sim
# 
# Top level modules:
# 	whack_a_mole_sim
# End time: 11:17:47 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/buzzer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:47 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/buzzer.v 
# -- Compiling module buzzer
# 
# Top level modules:
# 	buzzer
# End time: 11:17:47 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/getrandom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/getrandom.v 
# -- Compiling module getrandom
# -- Compiling module D_ff
# 
# Top level modules:
# 	getrandom
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/led_88.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/led_88.v 
# -- Compiling module led_88
# 
# Top level modules:
# 	led_88
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/time_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/time_divider.v 
# -- Compiling module time_divider
# 
# Top level modules:
# 	time_divider
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim {E:/intelProjects/whack_a_mole_sim/keyboard_scan.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim" E:/intelProjects/whack_a_mole_sim/keyboard_scan.v 
# -- Compiling module keyboard_scan
# 
# Top level modules:
# 	keyboard_scan
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/intelProjects/whack_a_mole_sim/simulation/modelsim {E:/intelProjects/whack_a_mole_sim/simulation/modelsim/whack_a_mole_sim.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Dec 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/intelProjects/whack_a_mole_sim/simulation/modelsim" E:/intelProjects/whack_a_mole_sim/simulation/modelsim/whack_a_mole_sim.vt 
# -- Compiling module whack_a_mole_sim_vlg_tst
# 
# Top level modules:
# 	whack_a_mole_sim_vlg_tst
# End time: 11:17:48 on Dec 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs="+acc"  whack_a_mole_sim_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L maxii_ver -L rtl_work -L work -voptargs=""+acc"" whack_a_mole_sim_vlg_tst 
# Start time: 11:17:49 on Dec 27,2018
# Loading work.whack_a_mole_sim_vlg_tst
# Loading work.whack_a_mole_sim
# Loading work.time_divider
# Loading work.getrandom
# Loading work.D_ff
# Loading work.keyboard_scan
# Loading work.timer
# Loading work.controller
# Loading work.fsm
# Loading work.led_88
# Loading work.decoder
# Loading work.buzzer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/intelProjects/whack_a_mole_sim/simulation/modelsim/whack_a_mole_sim.vt(177)
#    Time: 70920 ns  Iteration: 0  Instance: /whack_a_mole_sim_vlg_tst
# Break in Module whack_a_mole_sim_vlg_tst at E:/intelProjects/whack_a_mole_sim/simulation/modelsim/whack_a_mole_sim.vt line 177
add wave -position insertpoint sim:/whack_a_mole_sim_vlg_tst/i1/gr1/#ASSIGN#22/*
# End time: 12:14:57 on Dec 27,2018, Elapsed time: 0:57:08
# Errors: 0, Warnings: 0
