// Seed: 984247614
module module_0 ();
  wire id_2;
  assign id_1 = -1;
endmodule
module module_1 (
    output wire id_0
);
  assign id_0 = -1'b0;
  module_0 modCall_1 ();
  wor id_2 = 1;
  id_3(
      id_4
  );
endmodule
module module_2 (
    input wor   id_0,
    input tri1  id_1,
    input uwire id_2
);
  assign id_4 = id_4;
  wire id_5;
  id_6(
      -1
  );
  module_0 modCall_1 ();
  assign id_4 = 1;
  assign id_5 = id_5;
endmodule
module module_3 (
    output logic id_0
);
  always id_0 <= 1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
