// Seed: 3879576635
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2
);
  type_7(
      id_2, 1
  );
  logic id_3;
  assign id_3 = id_2;
  logic id_4 = id_4 + id_1 > ~1;
  always @(posedge 1) begin
    id_4 = (1);
  end
  type_9(
      1, id_3, 1
  );
endmodule
