Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Thu Apr  8 12:32:48 2021
| Host             : dyna-comet running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.134        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.947        |
| Device Static (W)        | 0.187        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 81.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.199 |       11 |       --- |             --- |
| Slice Logic              |     0.028 |    40424 |       --- |             --- |
|   LUT as Logic           |     0.022 |    15277 |    203800 |            7.50 |
|   CARRY4                 |     0.002 |     1332 |     50950 |            2.61 |
|   Register               |     0.002 |    15969 |    407600 |            3.92 |
|   LUT as Shift Register  |     0.002 |      866 |     64000 |            1.35 |
|   F7/F8 Muxes            |    <0.001 |     1382 |    203800 |            0.68 |
|   LUT as Distributed RAM |    <0.001 |       32 |     64000 |            0.05 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     2126 |       --- |             --- |
| Signals                  |     0.042 |    28914 |       --- |             --- |
| Block RAM                |     1.032 |    250.5 |       445 |           56.29 |
| PLL                      |     0.217 |        2 |        10 |           20.00 |
| I/O                      |     0.429 |      199 |       500 |           39.80 |
| Static Power             |     0.187 |          |           |                 |
| Total                    |     2.134 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.342 |       1.256 |      0.086 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.219 |       0.191 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.104 |       0.103 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.101 |       0.090 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| CLK_10M                                                                                    | CLK_10M                                                              |           100.0 |
| CLK_125M_1                                                                                 | nolabel_line165/CLK_125M                                             |             8.0 |
| CLK_200M                                                                                   | nolabel_line165/CLK_200M                                             |             5.0 |
| GMII_RX_CLK                                                                                | GMII_RX_CLK                                                          |             8.0 |
| PLL_CLKFB_2                                                                                | PLL_CLKFB                                                            |             5.0 |
| PLL_CLKFB_3                                                                                | nolabel_line165/PLL_CLKFB                                            |             5.0 |
| SYSCLK_200MP_IN                                                                            | SYSCLK_200MP_IN                                                      |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| top                                |     1.947 |
|   LOC_REG                          |     0.020 |
|   PREPROCESSOR                     |     0.430 |
|   dbg_hub                          |     0.006 |
|     inst                           |     0.006 |
|       BSCANID.u_xsdbm_id           |     0.006 |
|   ila_0                            |     0.041 |
|     inst                           |     0.041 |
|       ila_core_inst                |     0.041 |
|   nolabel_line165                  |     0.233 |
|     AT93C46_IIC                    |     0.008 |
|       MIRROR_MEM                   |     0.003 |
|       PCA9548_SW                   |     0.003 |
|     SiTCP                          |     0.104 |
|       SiTCP                        |     0.103 |
|     fifo_generator_v11_0           |     0.005 |
|       U0                           |     0.005 |
|   top_mcs                          |     1.090 |
|     BUF_LOOP[0].shift_cntr_eachbuf |     0.272 |
|       CHANNEL_BLK[0].shift_cntr    |     0.004 |
|       CHANNEL_BLK[10].shift_cntr   |     0.004 |
|       CHANNEL_BLK[11].shift_cntr   |     0.004 |
|       CHANNEL_BLK[12].shift_cntr   |     0.004 |
|       CHANNEL_BLK[13].shift_cntr   |     0.004 |
|       CHANNEL_BLK[14].shift_cntr   |     0.004 |
|       CHANNEL_BLK[15].shift_cntr   |     0.004 |
|       CHANNEL_BLK[16].shift_cntr   |     0.004 |
|       CHANNEL_BLK[17].shift_cntr   |     0.004 |
|       CHANNEL_BLK[18].shift_cntr   |     0.004 |
|       CHANNEL_BLK[19].shift_cntr   |     0.004 |
|       CHANNEL_BLK[1].shift_cntr    |     0.004 |
|       CHANNEL_BLK[20].shift_cntr   |     0.004 |
|       CHANNEL_BLK[21].shift_cntr   |     0.004 |
|       CHANNEL_BLK[22].shift_cntr   |     0.004 |
|       CHANNEL_BLK[23].shift_cntr   |     0.004 |
|       CHANNEL_BLK[24].shift_cntr   |     0.004 |
|       CHANNEL_BLK[25].shift_cntr   |     0.004 |
|       CHANNEL_BLK[26].shift_cntr   |     0.004 |
|       CHANNEL_BLK[27].shift_cntr   |     0.004 |
|       CHANNEL_BLK[28].shift_cntr   |     0.004 |
|       CHANNEL_BLK[29].shift_cntr   |     0.004 |
|       CHANNEL_BLK[2].shift_cntr    |     0.004 |
|       CHANNEL_BLK[30].shift_cntr   |     0.004 |
|       CHANNEL_BLK[31].shift_cntr   |     0.004 |
|       CHANNEL_BLK[32].shift_cntr   |     0.004 |
|       CHANNEL_BLK[33].shift_cntr   |     0.004 |
|       CHANNEL_BLK[34].shift_cntr   |     0.004 |
|       CHANNEL_BLK[35].shift_cntr   |     0.004 |
|       CHANNEL_BLK[36].shift_cntr   |     0.004 |
|       CHANNEL_BLK[37].shift_cntr   |     0.004 |
|       CHANNEL_BLK[38].shift_cntr   |     0.004 |
|       CHANNEL_BLK[39].shift_cntr   |     0.004 |
|       CHANNEL_BLK[3].shift_cntr    |     0.004 |
|       CHANNEL_BLK[40].shift_cntr   |     0.004 |
|       CHANNEL_BLK[41].shift_cntr   |     0.004 |
|       CHANNEL_BLK[42].shift_cntr   |     0.004 |
|       CHANNEL_BLK[43].shift_cntr   |     0.004 |
|       CHANNEL_BLK[44].shift_cntr   |     0.004 |
|       CHANNEL_BLK[45].shift_cntr   |     0.004 |
|       CHANNEL_BLK[46].shift_cntr   |     0.004 |
|       CHANNEL_BLK[47].shift_cntr   |     0.004 |
|       CHANNEL_BLK[48].shift_cntr   |     0.004 |
|       CHANNEL_BLK[49].shift_cntr   |     0.004 |
|       CHANNEL_BLK[4].shift_cntr    |     0.004 |
|       CHANNEL_BLK[50].shift_cntr   |     0.004 |
|       CHANNEL_BLK[51].shift_cntr   |     0.004 |
|       CHANNEL_BLK[52].shift_cntr   |     0.004 |
|       CHANNEL_BLK[53].shift_cntr   |     0.004 |
|       CHANNEL_BLK[54].shift_cntr   |     0.004 |
|       CHANNEL_BLK[55].shift_cntr   |     0.004 |
|       CHANNEL_BLK[56].shift_cntr   |     0.004 |
|       CHANNEL_BLK[57].shift_cntr   |     0.004 |
|       CHANNEL_BLK[58].shift_cntr   |     0.004 |
|       CHANNEL_BLK[59].shift_cntr   |     0.004 |
|       CHANNEL_BLK[5].shift_cntr    |     0.004 |
|       CHANNEL_BLK[60].shift_cntr   |     0.004 |
|       CHANNEL_BLK[61].shift_cntr   |     0.004 |
|       CHANNEL_BLK[62].shift_cntr   |     0.004 |
|       CHANNEL_BLK[63].shift_cntr   |     0.004 |
|       CHANNEL_BLK[64].shift_cntr   |     0.004 |
|       CHANNEL_BLK[65].shift_cntr   |     0.004 |
|       CHANNEL_BLK[66].shift_cntr   |     0.004 |
|       CHANNEL_BLK[67].shift_cntr   |     0.004 |
|       CHANNEL_BLK[68].shift_cntr   |     0.004 |
|       CHANNEL_BLK[69].shift_cntr   |     0.004 |
|       CHANNEL_BLK[6].shift_cntr    |     0.004 |
|       CHANNEL_BLK[70].shift_cntr   |     0.004 |
|       CHANNEL_BLK[71].shift_cntr   |     0.004 |
|       CHANNEL_BLK[72].shift_cntr   |     0.004 |
|       CHANNEL_BLK[73].shift_cntr   |     0.004 |
|       CHANNEL_BLK[7].shift_cntr    |     0.004 |
|       CHANNEL_BLK[8].shift_cntr    |     0.004 |
|       CHANNEL_BLK[9].shift_cntr    |     0.004 |
|     BUF_LOOP[1].shift_cntr_eachbuf |     0.272 |
|       CHANNEL_BLK[0].shift_cntr    |     0.004 |
|       CHANNEL_BLK[10].shift_cntr   |     0.004 |
|       CHANNEL_BLK[11].shift_cntr   |     0.004 |
|       CHANNEL_BLK[12].shift_cntr   |     0.004 |
|       CHANNEL_BLK[13].shift_cntr   |     0.004 |
|       CHANNEL_BLK[14].shift_cntr   |     0.004 |
|       CHANNEL_BLK[15].shift_cntr   |     0.004 |
|       CHANNEL_BLK[16].shift_cntr   |     0.004 |
|       CHANNEL_BLK[17].shift_cntr   |     0.004 |
|       CHANNEL_BLK[18].shift_cntr   |     0.004 |
|       CHANNEL_BLK[19].shift_cntr   |     0.004 |
|       CHANNEL_BLK[1].shift_cntr    |     0.004 |
|       CHANNEL_BLK[20].shift_cntr   |     0.004 |
|       CHANNEL_BLK[21].shift_cntr   |     0.004 |
|       CHANNEL_BLK[22].shift_cntr   |     0.004 |
|       CHANNEL_BLK[23].shift_cntr   |     0.004 |
|       CHANNEL_BLK[24].shift_cntr   |     0.004 |
|       CHANNEL_BLK[25].shift_cntr   |     0.004 |
|       CHANNEL_BLK[26].shift_cntr   |     0.004 |
|       CHANNEL_BLK[27].shift_cntr   |     0.004 |
|       CHANNEL_BLK[28].shift_cntr   |     0.004 |
|       CHANNEL_BLK[29].shift_cntr   |     0.004 |
|       CHANNEL_BLK[2].shift_cntr    |     0.004 |
|       CHANNEL_BLK[30].shift_cntr   |     0.004 |
|       CHANNEL_BLK[31].shift_cntr   |     0.004 |
|       CHANNEL_BLK[32].shift_cntr   |     0.004 |
|       CHANNEL_BLK[33].shift_cntr   |     0.004 |
|       CHANNEL_BLK[34].shift_cntr   |     0.004 |
|       CHANNEL_BLK[35].shift_cntr   |     0.004 |
|       CHANNEL_BLK[36].shift_cntr   |     0.004 |
|       CHANNEL_BLK[37].shift_cntr   |     0.004 |
|       CHANNEL_BLK[38].shift_cntr   |     0.004 |
|       CHANNEL_BLK[39].shift_cntr   |     0.004 |
|       CHANNEL_BLK[3].shift_cntr    |     0.004 |
|       CHANNEL_BLK[40].shift_cntr   |     0.004 |
|       CHANNEL_BLK[41].shift_cntr   |     0.004 |
|       CHANNEL_BLK[42].shift_cntr   |     0.004 |
|       CHANNEL_BLK[43].shift_cntr   |     0.004 |
|       CHANNEL_BLK[44].shift_cntr   |     0.004 |
|       CHANNEL_BLK[45].shift_cntr   |     0.004 |
|       CHANNEL_BLK[46].shift_cntr   |     0.004 |
|       CHANNEL_BLK[47].shift_cntr   |     0.004 |
|       CHANNEL_BLK[48].shift_cntr   |     0.004 |
|       CHANNEL_BLK[49].shift_cntr   |     0.004 |
|       CHANNEL_BLK[4].shift_cntr    |     0.004 |
|       CHANNEL_BLK[50].shift_cntr   |     0.004 |
|       CHANNEL_BLK[51].shift_cntr   |     0.004 |
|       CHANNEL_BLK[52].shift_cntr   |     0.004 |
|       CHANNEL_BLK[53].shift_cntr   |     0.004 |
|       CHANNEL_BLK[54].shift_cntr   |     0.004 |
|       CHANNEL_BLK[55].shift_cntr   |     0.004 |
|       CHANNEL_BLK[56].shift_cntr   |     0.004 |
|       CHANNEL_BLK[57].shift_cntr   |     0.004 |
|       CHANNEL_BLK[58].shift_cntr   |     0.004 |
|       CHANNEL_BLK[59].shift_cntr   |     0.004 |
|       CHANNEL_BLK[5].shift_cntr    |     0.004 |
|       CHANNEL_BLK[60].shift_cntr   |     0.004 |
|       CHANNEL_BLK[61].shift_cntr   |     0.004 |
|       CHANNEL_BLK[62].shift_cntr   |     0.004 |
|       CHANNEL_BLK[63].shift_cntr   |     0.004 |
|       CHANNEL_BLK[64].shift_cntr   |     0.004 |
|       CHANNEL_BLK[65].shift_cntr   |     0.004 |
|       CHANNEL_BLK[66].shift_cntr   |     0.004 |
|       CHANNEL_BLK[67].shift_cntr   |     0.004 |
|       CHANNEL_BLK[68].shift_cntr   |     0.004 |
|       CHANNEL_BLK[69].shift_cntr   |     0.004 |
|       CHANNEL_BLK[6].shift_cntr    |     0.004 |
|       CHANNEL_BLK[70].shift_cntr   |     0.004 |
|       CHANNEL_BLK[71].shift_cntr   |     0.004 |
|       CHANNEL_BLK[72].shift_cntr   |     0.004 |
|       CHANNEL_BLK[73].shift_cntr   |     0.004 |
|       CHANNEL_BLK[7].shift_cntr    |     0.004 |
|       CHANNEL_BLK[8].shift_cntr    |     0.004 |
|       CHANNEL_BLK[9].shift_cntr    |     0.004 |
|     BUF_LOOP[2].shift_cntr_eachbuf |     0.537 |
|       CHANNEL_BLK[0].shift_cntr    |     0.007 |
|       CHANNEL_BLK[10].shift_cntr   |     0.007 |
|       CHANNEL_BLK[11].shift_cntr   |     0.007 |
|       CHANNEL_BLK[12].shift_cntr   |     0.007 |
|       CHANNEL_BLK[13].shift_cntr   |     0.007 |
|       CHANNEL_BLK[14].shift_cntr   |     0.007 |
|       CHANNEL_BLK[15].shift_cntr   |     0.007 |
|       CHANNEL_BLK[16].shift_cntr   |     0.007 |
|       CHANNEL_BLK[17].shift_cntr   |     0.007 |
|       CHANNEL_BLK[18].shift_cntr   |     0.007 |
|       CHANNEL_BLK[19].shift_cntr   |     0.007 |
|       CHANNEL_BLK[1].shift_cntr    |     0.007 |
|       CHANNEL_BLK[20].shift_cntr   |     0.007 |
|       CHANNEL_BLK[21].shift_cntr   |     0.007 |
|       CHANNEL_BLK[22].shift_cntr   |     0.007 |
|       CHANNEL_BLK[23].shift_cntr   |     0.007 |
|       CHANNEL_BLK[24].shift_cntr   |     0.007 |
|       CHANNEL_BLK[25].shift_cntr   |     0.007 |
|       CHANNEL_BLK[26].shift_cntr   |     0.007 |
|       CHANNEL_BLK[27].shift_cntr   |     0.007 |
|       CHANNEL_BLK[28].shift_cntr   |     0.007 |
|       CHANNEL_BLK[29].shift_cntr   |     0.007 |
|       CHANNEL_BLK[2].shift_cntr    |     0.007 |
|       CHANNEL_BLK[30].shift_cntr   |     0.007 |
|       CHANNEL_BLK[31].shift_cntr   |     0.007 |
|       CHANNEL_BLK[32].shift_cntr   |     0.007 |
|       CHANNEL_BLK[33].shift_cntr   |     0.007 |
|       CHANNEL_BLK[34].shift_cntr   |     0.007 |
|       CHANNEL_BLK[35].shift_cntr   |     0.007 |
|       CHANNEL_BLK[36].shift_cntr   |     0.007 |
|       CHANNEL_BLK[37].shift_cntr   |     0.007 |
|       CHANNEL_BLK[38].shift_cntr   |     0.007 |
|       CHANNEL_BLK[39].shift_cntr   |     0.007 |
|       CHANNEL_BLK[3].shift_cntr    |     0.007 |
|       CHANNEL_BLK[40].shift_cntr   |     0.007 |
|       CHANNEL_BLK[41].shift_cntr   |     0.007 |
|       CHANNEL_BLK[42].shift_cntr   |     0.007 |
|       CHANNEL_BLK[43].shift_cntr   |     0.007 |
|       CHANNEL_BLK[44].shift_cntr   |     0.007 |
|       CHANNEL_BLK[45].shift_cntr   |     0.007 |
|       CHANNEL_BLK[46].shift_cntr   |     0.007 |
|       CHANNEL_BLK[47].shift_cntr   |     0.007 |
|       CHANNEL_BLK[48].shift_cntr   |     0.007 |
|       CHANNEL_BLK[49].shift_cntr   |     0.007 |
|       CHANNEL_BLK[4].shift_cntr    |     0.007 |
|       CHANNEL_BLK[50].shift_cntr   |     0.007 |
|       CHANNEL_BLK[51].shift_cntr   |     0.007 |
|       CHANNEL_BLK[52].shift_cntr   |     0.007 |
|       CHANNEL_BLK[53].shift_cntr   |     0.007 |
|       CHANNEL_BLK[54].shift_cntr   |     0.007 |
|       CHANNEL_BLK[55].shift_cntr   |     0.007 |
|       CHANNEL_BLK[56].shift_cntr   |     0.007 |
|       CHANNEL_BLK[57].shift_cntr   |     0.007 |
|       CHANNEL_BLK[58].shift_cntr   |     0.007 |
|       CHANNEL_BLK[59].shift_cntr   |     0.007 |
|       CHANNEL_BLK[5].shift_cntr    |     0.007 |
|       CHANNEL_BLK[60].shift_cntr   |     0.007 |
|       CHANNEL_BLK[61].shift_cntr   |     0.007 |
|       CHANNEL_BLK[62].shift_cntr   |     0.007 |
|       CHANNEL_BLK[63].shift_cntr   |     0.007 |
|       CHANNEL_BLK[64].shift_cntr   |     0.007 |
|       CHANNEL_BLK[65].shift_cntr   |     0.007 |
|       CHANNEL_BLK[66].shift_cntr   |     0.007 |
|       CHANNEL_BLK[67].shift_cntr   |     0.007 |
|       CHANNEL_BLK[68].shift_cntr   |     0.007 |
|       CHANNEL_BLK[69].shift_cntr   |     0.007 |
|       CHANNEL_BLK[6].shift_cntr    |     0.007 |
|       CHANNEL_BLK[70].shift_cntr   |     0.007 |
|       CHANNEL_BLK[71].shift_cntr   |     0.007 |
|       CHANNEL_BLK[72].shift_cntr   |     0.007 |
|       CHANNEL_BLK[73].shift_cntr   |     0.007 |
|       CHANNEL_BLK[7].shift_cntr    |     0.007 |
|       CHANNEL_BLK[8].shift_cntr    |     0.007 |
|       CHANNEL_BLK[9].shift_cntr    |     0.007 |
|     SEND_LOOP[0].data_send_mcs0    |     0.002 |
|     SEND_LOOP[1].data_send_mcs0    |     0.002 |
|     SEND_LOOP[2].data_send_mcs0    |     0.002 |
|     make_coincidence               |     0.001 |
+------------------------------------+-----------+


