Timing Analyzer report for Microcomputer
Tue Sep 03 15:52:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'w_cpuClock'
 13. Slow 1200mV 85C Model Setup: 'i_clk_50'
 14. Slow 1200mV 85C Model Hold: 'i_clk_50'
 15. Slow 1200mV 85C Model Hold: 'w_cpuClock'
 16. Slow 1200mV 85C Model Recovery: 'w_cpuClock'
 17. Slow 1200mV 85C Model Removal: 'w_cpuClock'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'w_cpuClock'
 26. Slow 1200mV 0C Model Setup: 'i_clk_50'
 27. Slow 1200mV 0C Model Hold: 'i_clk_50'
 28. Slow 1200mV 0C Model Hold: 'w_cpuClock'
 29. Slow 1200mV 0C Model Recovery: 'w_cpuClock'
 30. Slow 1200mV 0C Model Removal: 'w_cpuClock'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'w_cpuClock'
 38. Fast 1200mV 0C Model Setup: 'i_clk_50'
 39. Fast 1200mV 0C Model Hold: 'w_cpuClock'
 40. Fast 1200mV 0C Model Hold: 'i_clk_50'
 41. Fast 1200mV 0C Model Recovery: 'w_cpuClock'
 42. Fast 1200mV 0C Model Removal: 'w_cpuClock'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Microcomputer                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  37.0%      ;
;     Processor 3            ;  33.5%      ;
;     Processor 4            ;  32.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; i_clk_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk_50 }   ;
; w_cpuClock ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { w_cpuClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.4 MHz  ; 62.4 MHz        ; w_cpuClock ;      ;
; 67.23 MHz ; 67.23 MHz       ; i_clk_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; w_cpuClock ; -15.026 ; -3060.618     ;
; i_clk_50   ; -13.874 ; -2768.243     ;
+------------+---------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_clk_50   ; 0.254 ; 0.000         ;
; w_cpuClock ; 0.444 ; 0.000         ;
+------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+------------+-------+-------------------+
; Clock      ; Slack ; End Point TNS     ;
+------------+-------+-------------------+
; w_cpuClock ; 0.165 ; 0.000             ;
+------------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; w_cpuClock ; 0.201 ; 0.000            ;
+------------+-------+------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; i_clk_50   ; -3.201 ; -852.597                    ;
; w_cpuClock ; -1.487 ; -508.554                    ;
+------------+--------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'w_cpuClock'                                                                                  ;
+---------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -15.026 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 14.107     ;
; -15.008 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 14.100     ;
; -14.930 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 14.011     ;
; -14.912 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 14.004     ;
; -14.894 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.975     ;
; -14.876 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.968     ;
; -14.856 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.918     ; 13.939     ;
; -14.815 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.891     ;
; -14.797 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.914     ; 13.884     ;
; -14.790 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.871     ;
; -14.772 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.864     ;
; -14.762 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.903     ; 13.860     ;
; -14.760 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.918     ; 13.843     ;
; -14.750 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.842     ;
; -14.740 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.816     ;
; -14.739 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.568     ; 14.172     ;
; -14.737 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.813     ;
; -14.731 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.807     ;
; -14.731 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.807     ;
; -14.724 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.918     ; 13.807     ;
; -14.722 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.914     ; 13.809     ;
; -14.721 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.797     ;
; -14.719 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.914     ; 13.806     ;
; -14.713 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.914     ; 13.800     ;
; -14.708 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.911     ; 13.798     ;
; -14.704 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.573     ; 14.132     ;
; -14.704 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.923     ; 13.782     ;
; -14.697 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.773     ;
; -14.697 ; cpu09:cpu1|op_code[6]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.773     ;
; -14.694 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.573     ; 14.122     ;
; -14.690 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.900     ; 13.791     ;
; -14.688 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.911     ; 13.778     ;
; -14.687 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.973     ; 13.715     ;
; -14.686 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.912     ; 13.775     ;
; -14.683 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.924     ; 13.760     ;
; -14.682 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.690     ; 13.993     ;
; -14.681 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.762     ;
; -14.679 ; cpu09:cpu1|op_code[6]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.914     ; 13.766     ;
; -14.678 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.924     ; 13.755     ;
; -14.673 ; cpu09:cpu1|pre_code[6] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.754     ;
; -14.670 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.900     ; 13.771     ;
; -14.670 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.573     ; 14.098     ;
; -14.666 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.903     ; 13.764     ;
; -14.665 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.913     ; 13.753     ;
; -14.655 ; cpu09:cpu1|pre_code[6] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.747     ;
; -14.654 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.746     ;
; -14.653 ; cpu09:cpu1|pre_code[2] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.734     ;
; -14.651 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.572     ; 14.080     ;
; -14.646 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.738     ;
; -14.643 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.568     ; 14.076     ;
; -14.635 ; cpu09:cpu1|pre_code[2] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.727     ;
; -14.632 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.952     ; 13.681     ;
; -14.630 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.903     ; 13.728     ;
; -14.620 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.918     ; 13.703     ;
; -14.619 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.921     ; 13.699     ;
; -14.619 ; cpu09:cpu1|fic         ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.695     ;
; -14.618 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.710     ;
; -14.618 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.923     ; 13.696     ;
; -14.607 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.568     ; 14.040     ;
; -14.601 ; cpu09:cpu1|fic         ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.914     ; 13.688     ;
; -14.594 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.921     ; 13.674     ;
; -14.594 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.604     ; 13.991     ;
; -14.593 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.560     ; 14.034     ;
; -14.591 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.973     ; 13.619     ;
; -14.591 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.923     ; 13.669     ;
; -14.586 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.690     ; 13.897     ;
; -14.585 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.666     ;
; -14.584 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.604     ; 13.981     ;
; -14.583 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.664     ;
; -14.582 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.973     ; 13.610     ;
; -14.582 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.923     ; 13.660     ;
; -14.572 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.664     ;
; -14.560 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.604     ; 13.957     ;
; -14.556 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.568     ; 13.989     ;
; -14.555 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.973     ; 13.583     ;
; -14.553 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.978     ; 13.576     ;
; -14.551 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.908     ; 13.644     ;
; -14.550 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.690     ; 13.861     ;
; -14.549 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.630     ;
; -14.543 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[10] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.635     ;
; -14.541 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.603     ; 13.939     ;
; -14.540 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.900     ; 13.641     ;
; -14.538 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.922     ; 13.617     ;
; -14.536 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.952     ; 13.585     ;
; -14.534 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.923     ; 13.612     ;
; -14.531 ; cpu09:cpu1|pre_code[7] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.920     ; 13.612     ;
; -14.528 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.573     ; 13.956     ;
; -14.527 ; cpu09:cpu1|op_code[6]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.925     ; 13.603     ;
; -14.526 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.903     ; 13.624     ;
; -14.523 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.923     ; 13.601     ;
; -14.519 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.973     ; 13.547     ;
; -14.514 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.606     ;
; -14.513 ; cpu09:cpu1|pre_code[7] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.909     ; 13.605     ;
; -14.512 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|sp[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.526     ; 13.987     ;
; -14.512 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.914     ; 13.599     ;
; -14.510 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.977     ; 13.534     ;
; -14.509 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.923     ; 13.587     ;
; -14.507 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.571     ; 13.937     ;
; -14.503 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.568     ; 13.936     ;
; -14.503 ; cpu09:cpu1|pre_code[6] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.918     ; 13.586     ;
+---------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk_50'                                                                                                                                                                                                                                           ;
+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.874 ; SBCTextDisplayRGB:io1|cursorHoriz[5] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.329      ; 15.251     ;
; -13.836 ; SBCTextDisplayRGB:io1|cursorHoriz[5] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.324      ; 15.208     ;
; -13.796 ; SBCTextDisplayRGB:io1|cursorHoriz[4] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.329      ; 15.173     ;
; -13.771 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 15.145     ;
; -13.760 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.321      ; 15.129     ;
; -13.758 ; SBCTextDisplayRGB:io1|cursorHoriz[4] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.324      ; 15.130     ;
; -13.745 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 15.119     ;
; -13.735 ; SBCTextDisplayRGB:io1|cursorVert[3]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.333      ; 15.116     ;
; -13.734 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.321      ; 15.103     ;
; -13.733 ; SBCTextDisplayRGB:io1|cursorHoriz[5] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 15.103     ;
; -13.709 ; SBCTextDisplayRGB:io1|cursorVert[1]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.330      ; 15.087     ;
; -13.697 ; SBCTextDisplayRGB:io1|cursorVert[3]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.328      ; 15.073     ;
; -13.671 ; SBCTextDisplayRGB:io1|cursorVert[1]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.325      ; 15.044     ;
; -13.668 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 15.042     ;
; -13.663 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 15.030     ;
; -13.661 ; SBCTextDisplayRGB:io1|cursorVert[2]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.333      ; 15.042     ;
; -13.657 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.321      ; 15.026     ;
; -13.655 ; SBCTextDisplayRGB:io1|cursorHoriz[4] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 15.025     ;
; -13.637 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 15.004     ;
; -13.635 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 15.009     ;
; -13.624 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.321      ; 14.993     ;
; -13.623 ; SBCTextDisplayRGB:io1|cursorVert[2]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.328      ; 14.999     ;
; -13.613 ; SBCTextDisplayRGB:io1|cursorVert[0]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.330      ; 14.991     ;
; -13.594 ; SBCTextDisplayRGB:io1|cursorVert[3]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 14.968     ;
; -13.594 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 14.968     ;
; -13.583 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.321      ; 14.952     ;
; -13.575 ; SBCTextDisplayRGB:io1|cursorVert[0]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.325      ; 14.948     ;
; -13.568 ; SBCTextDisplayRGB:io1|cursorVert[1]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.323      ; 14.939     ;
; -13.560 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.927     ;
; -13.538 ; SBCTextDisplayRGB:io1|startAddr[10]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 14.912     ;
; -13.527 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.894     ;
; -13.527 ; SBCTextDisplayRGB:io1|startAddr[10]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.321      ; 14.896     ;
; -13.523 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.898     ;
; -13.520 ; SBCTextDisplayRGB:io1|cursorVert[2]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 14.894     ;
; -13.494 ; SBCTextDisplayRGB:io1|cursorHoriz[5] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.864     ;
; -13.486 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.853     ;
; -13.485 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.855     ;
; -13.472 ; SBCTextDisplayRGB:io1|cursorVert[0]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.323      ; 14.843     ;
; -13.430 ; SBCTextDisplayRGB:io1|startAddr[10]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.797     ;
; -13.416 ; SBCTextDisplayRGB:io1|cursorHoriz[4] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.786     ;
; -13.414 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.789     ;
; -13.406 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 14.780     ;
; -13.395 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.321      ; 14.764     ;
; -13.382 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.750     ;
; -13.376 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.746     ;
; -13.374 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.749     ;
; -13.370 ; SBCTextDisplayRGB:io1|charHoriz[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.323      ; 14.741     ;
; -13.359 ; SBCTextDisplayRGB:io1|charHoriz[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.318      ; 14.725     ;
; -13.355 ; SBCTextDisplayRGB:io1|cursorVert[3]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 14.729     ;
; -13.336 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.706     ;
; -13.329 ; SBCTextDisplayRGB:io1|cursorVert[1]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.323      ; 14.700     ;
; -13.304 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.671     ;
; -13.298 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.665     ;
; -13.291 ; SBCTextDisplayRGB:io1|charHoriz[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.323      ; 14.662     ;
; -13.281 ; SBCTextDisplayRGB:io1|cursorVert[2]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.326      ; 14.655     ;
; -13.280 ; SBCTextDisplayRGB:io1|charHoriz[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.318      ; 14.646     ;
; -13.279 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.654     ;
; -13.278 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.645     ;
; -13.273 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.641     ;
; -13.262 ; SBCTextDisplayRGB:io1|charHoriz[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.316      ; 14.626     ;
; -13.261 ; SBCTextDisplayRGB:io1|cursorHoriz[6] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.636     ;
; -13.241 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.611     ;
; -13.233 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.601     ;
; -13.233 ; SBCTextDisplayRGB:io1|cursorVert[0]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.323      ; 14.604     ;
; -13.223 ; SBCTextDisplayRGB:io1|cursorHoriz[6] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.593     ;
; -13.203 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.578     ;
; -13.201 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.568     ;
; -13.189 ; SBCTextDisplayRGB:io1|charHoriz[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.323      ; 14.560     ;
; -13.183 ; SBCTextDisplayRGB:io1|charHoriz[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.316      ; 14.547     ;
; -13.178 ; SBCTextDisplayRGB:io1|charHoriz[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.318      ; 14.544     ;
; -13.168 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.535     ;
; -13.165 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.535     ;
; -13.143 ; SBCTextDisplayRGB:io1|startAddr[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.511     ;
; -13.138 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.506     ;
; -13.127 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.494     ;
; -13.120 ; SBCTextDisplayRGB:io1|cursorHoriz[6] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.488     ;
; -13.108 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.483     ;
; -13.081 ; SBCTextDisplayRGB:io1|charHoriz[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.316      ; 14.445     ;
; -13.071 ; SBCTextDisplayRGB:io1|startAddr[10]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.438     ;
; -13.070 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.440     ;
; -13.062 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.430     ;
; -13.034 ; SBCTextDisplayRGB:io1|startAddr[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.402     ;
; -12.994 ; SBCTextDisplayRGB:io1|startAddr[7]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.362     ;
; -12.967 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.335     ;
; -12.939 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.306     ;
; -12.903 ; SBCTextDisplayRGB:io1|charHoriz[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.316      ; 14.267     ;
; -12.899 ; SBCTextDisplayRGB:io1|startAddr[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.267     ;
; -12.881 ; SBCTextDisplayRGB:io1|cursorHoriz[6] ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.249     ;
; -12.824 ; SBCTextDisplayRGB:io1|charHoriz[5]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.316      ; 14.188     ;
; -12.823 ; SBCTextDisplayRGB:io1|startAddr[9]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.191     ;
; -12.820 ; SBCTextDisplayRGB:io1|cursorVert[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.327      ; 14.195     ;
; -12.782 ; SBCTextDisplayRGB:io1|cursorVert[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.322      ; 14.152     ;
; -12.755 ; SBCTextDisplayRGB:io1|charVert[1]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.122     ;
; -12.744 ; SBCTextDisplayRGB:io1|charVert[1]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.314      ; 14.106     ;
; -12.728 ; SBCTextDisplayRGB:io1|startAddr[8]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.096     ;
; -12.722 ; SBCTextDisplayRGB:io1|charHoriz[6]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.316      ; 14.086     ;
; -12.719 ; cpu09:cpu1|state.pulu_acca_state     ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.310      ; 14.020     ;
; -12.679 ; SBCTextDisplayRGB:io1|cursorVert[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.320      ; 14.047     ;
; -12.648 ; SBCTextDisplayRGB:io1|charVert[2]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.319      ; 14.015     ;
; -12.647 ; SBCTextDisplayRGB:io1|charVert[1]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.312      ; 14.007     ;
+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk_50'                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.254 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a5~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.979      ; 3.778      ;
; 0.275 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a6~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.980      ; 3.800      ;
; 0.301 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a10~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.998      ; 3.844      ;
; 0.312 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a8~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.998      ; 3.855      ;
; 0.320 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a3~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 3.002      ; 3.867      ;
; 0.366 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a0~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.999      ; 3.910      ;
; 0.367 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a12~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 3.002      ; 3.914      ;
; 0.389 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a1~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.998      ; 3.932      ;
; 0.402 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a13~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.981      ; 3.928      ;
; 0.418 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a2~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.978      ; 3.941      ;
; 0.432 ; SBCTextDisplayRGB:io1|n_kbWR                                                                        ; SBCTextDisplayRGB:io1|n_kbWR                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.102      ; 0.746      ;
; 0.434 ; SBCTextDisplayRGB:io1|ps2ClkCount[1]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[1]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SBCTextDisplayRGB:io1|param4[0]                                                                     ; SBCTextDisplayRGB:io1|param4[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SBCTextDisplayRGB:io1|dispState.dispWrite                                                           ; SBCTextDisplayRGB:io1|dispState.dispWrite                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.441 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a11~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.990      ; 3.976      ;
; 0.442 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a4~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.999      ; 3.986      ;
; 0.445 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a14~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.986      ; 3.976      ;
; 0.446 ; SBCTextDisplayRGB:io1|ps2ClkCount[0]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[0]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 0.758      ;
; 0.446 ; SBCTextDisplayRGB:io1|ps2ClkCount[3]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[3]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 0.758      ;
; 0.448 ; SBCTextDisplayRGB:io1|dispAttWRData[5]                                                              ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.485      ; 1.187      ;
; 0.451 ; SBCTextDisplayRGB:io1|dispCharWRData[4]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.487      ; 1.192      ;
; 0.452 ; SBCTextDisplayRGB:io1|kbWRParity                                                                    ; SBCTextDisplayRGB:io1|kbWRParity                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SBCTextDisplayRGB:io1|ps2Ctrl                                                                       ; SBCTextDisplayRGB:io1|ps2Ctrl                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SBCTextDisplayRGB:io1|ps2Shift                                                                      ; SBCTextDisplayRGB:io1|ps2Shift                                                                                                                            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SBCTextDisplayRGB:io1|ps2Caps                                                                       ; SBCTextDisplayRGB:io1|ps2Caps                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SBCTextDisplayRGB:io1|ps2Num                                                                        ; SBCTextDisplayRGB:io1|ps2Num                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SBCTextDisplayRGB:io1|ps2Scroll                                                                     ; SBCTextDisplayRGB:io1|ps2Scroll                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|ps2DataOut                                                                    ; SBCTextDisplayRGB:io1|ps2DataOut                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|ps2ClkOut                                                                     ; SBCTextDisplayRGB:io1|ps2ClkOut                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|kbInPointer[1]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[1]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|kbInPointer[2]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[2]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|attBold                                                                       ; SBCTextDisplayRGB:io1|attBold                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|attInverse                                                                    ; SBCTextDisplayRGB:io1|attInverse                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|paramCount[2]                                                                 ; SBCTextDisplayRGB:io1|paramCount[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|paramCount[1]                                                                 ; SBCTextDisplayRGB:io1|paramCount[1]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|paramCount[0]                                                                 ; SBCTextDisplayRGB:io1|paramCount[0]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|param3[0]                                                                     ; SBCTextDisplayRGB:io1|param3[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|param2[0]                                                                     ; SBCTextDisplayRGB:io1|param2[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|pixelCount[1]                                                                 ; SBCTextDisplayRGB:io1|pixelCount[1]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|charScanLine[3]                                                               ; SBCTextDisplayRGB:io1|charScanLine[3]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|charScanLine[2]                                                               ; SBCTextDisplayRGB:io1|charScanLine[2]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|charScanLine[0]                                                               ; SBCTextDisplayRGB:io1|charScanLine[0]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|charScanLine[1]                                                               ; SBCTextDisplayRGB:io1|charScanLine[1]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|hActive                                                                       ; SBCTextDisplayRGB:io1|hActive                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SBCTextDisplayRGB:io1|vActive                                                                       ; SBCTextDisplayRGB:io1|vActive                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|dispByteSent                                                                  ; SBCTextDisplayRGB:io1|dispByteSent                                                                                                                        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|param1[0]                                                                     ; SBCTextDisplayRGB:io1|param1[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|dispWR                                                                        ; SBCTextDisplayRGB:io1|dispWR                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; SBCTextDisplayRGB:io1|dispCharWRData[6]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.487      ; 1.196      ;
; 0.461 ; SBCTextDisplayRGB:io1|dispCharWRData[5]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.487      ; 1.202      ;
; 0.465 ; SBCTextDisplayRGB:io1|kbInPointer[0]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[0]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.758      ;
; 0.470 ; SBCTextDisplayRGB:io1|charScanLine[2]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.474      ; 1.198      ;
; 0.472 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a7~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.978      ; 3.995      ;
; 0.473 ; SBCTextDisplayRGB:io1|dispAttWRData[4]                                                              ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.485      ; 1.212      ;
; 0.479 ; SBCTextDisplayRGB:io1|charScanLine[3]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.474      ; 1.207      ;
; 0.504 ; SBCTextDisplayRGB:io1|dispCharWRData[7]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.487      ; 1.245      ;
; 0.508 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a15~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.978      ; 4.031      ;
; 0.515 ; SBCTextDisplayRGB:io1|charScanLine[1]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.474      ; 1.243      ;
; 0.534 ; SBCTextDisplayRGB:io1|horizCount[8]                                                                 ; SBCTextDisplayRGB:io1|hSync                                                                                                                               ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.827      ;
; 0.538 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a9~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.990      ; 4.073      ;
; 0.559 ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                ; SBCTextDisplayRGB:io1|ps2PrevClk                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 0.871      ;
; 0.676 ; SBCTextDisplayRGB:io1|pixelClockCount[0]                                                            ; SBCTextDisplayRGB:io1|pixelCount[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.969      ;
; 0.679 ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|address_reg_a[0] ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|out_address_reg_a[0]                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.102      ; 0.993      ;
; 0.683 ; SBCTextDisplayRGB:io1|dispCharWRData[1]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.493      ; 1.430      ;
; 0.689 ; SBCTextDisplayRGB:io1|ps2Byte[3]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[2]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.982      ;
; 0.693 ; SBCTextDisplayRGB:io1|ps2Byte[4]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[3]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.986      ;
; 0.697 ; SBCTextDisplayRGB:io1|charHoriz[6]                                                                  ; SBCTextDisplayRGB:io1|charHoriz[6]                                                                                                                        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.989      ;
; 0.706 ; SBCTextDisplayRGB:io1|ps2Byte[2]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[1]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.999      ;
; 0.708 ; SBCTextDisplayRGB:io1|dispState.clearChar                                                           ; SBCTextDisplayRGB:io1|dispState.clearC2                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.000      ;
; 0.724 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[1]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[1]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.102      ; 1.038      ;
; 0.725 ; SBCTextDisplayRGB:io1|dispCharWRData[3]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.493      ; 1.472      ;
; 0.726 ; w_cpuClkCount[1]                                                                                    ; w_cpuClkCount[1]                                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.101      ; 1.039      ;
; 0.726 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                 ; SBCTextDisplayRGB:io1|savedCursorVert[3]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.018      ;
; 0.735 ; SBCTextDisplayRGB:io1|ps2WriteByte2[2]                                                              ; SBCTextDisplayRGB:io1|ps2WriteByte[2]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.083      ; 1.030      ;
; 0.735 ; SBCTextDisplayRGB:io1|ps2ClkFilter[1]                                                               ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.536      ; 1.483      ;
; 0.739 ; SBCTextDisplayRGB:io1|dispCharWRData[2]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.493      ; 1.486      ;
; 0.741 ; SBCTextDisplayRGB:io1|kbWriteTimer[1]                                                               ; SBCTextDisplayRGB:io1|kbWriteTimer[1]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.102      ; 1.055      ;
; 0.743 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[15]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[15]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; SBCTextDisplayRGB:io1|ps2WriteClkCount[3]                                                           ; SBCTextDisplayRGB:io1|ps2WriteClkCount[3]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; SBCTextDisplayRGB:io1|ps2ClkFilter[3]                                                               ; SBCTextDisplayRGB:io1|ps2ClkFilter[3]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; w_cpuClkCount[0]                                                                                    ; w_cpuClkCount[0]                                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; SBCTextDisplayRGB:io1|kbWriteTimer[17]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[17]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; SBCTextDisplayRGB:io1|kbWriteTimer[19]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[19]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[16]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[16]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[3]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[3]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[9]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[9]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[14]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[14]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; SBCTextDisplayRGB:io1|cursBlinkCount[3]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[3]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; SBCTextDisplayRGB:io1|cursBlinkCount[9]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[9]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; SBCTextDisplayRGB:io1|kbWriteTimer[18]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[18]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[7]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[7]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[8]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[8]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; SBCTextDisplayRGB:io1|ps2WriteClkCount[4]                                                           ; SBCTextDisplayRGB:io1|ps2WriteClkCount[4]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; SBCTextDisplayRGB:io1|cursBlinkCount[1]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[1]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; SBCTextDisplayRGB:io1|cursBlinkCount[5]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[5]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; SBCTextDisplayRGB:io1|cursBlinkCount[7]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[7]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; SBCTextDisplayRGB:io1|cursBlinkCount[8]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[8]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.038      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'w_cpuClock'                                                                                                                                  ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.444 ; SBCTextDisplayRGB:io1|kbBuffer~50            ; SBCTextDisplayRGB:io1|dataOut[4]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.689      ; 1.875      ;
; 0.453 ; cpu09:cpu1|saved_state.single_op_exec_state  ; cpu09:cpu1|saved_state.single_op_exec_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.single_op_read_state  ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.dual_op_write16_state ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.lea_state             ; cpu09:cpu1|saved_state.lea_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.int_swimask_state     ; cpu09:cpu1|saved_state.int_swimask_state     ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.sbranch_state         ; cpu09:cpu1|saved_state.sbranch_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.vect_hi_state         ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.dual_op_read16_state  ; cpu09:cpu1|saved_state.dual_op_read16_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.reset_state           ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.dual_op_read8_state   ; cpu09:cpu1|saved_state.dual_op_read8_state   ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|saved_state.dual_op_write8_state  ; cpu09:cpu1|saved_state.dual_op_write8_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|op_code[0]                        ; cpu09:cpu1|op_code[0]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|op_code[6]                        ; cpu09:cpu1|op_code[6]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|op_code[7]                        ; cpu09:cpu1|op_code[7]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cpu09:cpu1|op_code[2]                        ; cpu09:cpu1|op_code[2]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|controlReg[7]          ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|controlReg[6]          ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|controlReg[5]          ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cpu09:cpu1|saved_state.jmp_state             ; cpu09:cpu1|saved_state.jmp_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cpu09:cpu1|cc[6]                             ; cpu09:cpu1|cc[6]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cpu09:cpu1|saved_state.jsr_state             ; cpu09:cpu1|saved_state.jsr_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cpu09:cpu1|op_code[5]                        ; cpu09:cpu1|op_code[5]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; SBCTextDisplayRGB:io1|dispByteWritten        ; SBCTextDisplayRGB:io1|dispByteWritten        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cpu09:cpu1|saved_state.int_cwai_state        ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.079      ; 0.746      ;
; 0.471 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[4]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 2.992      ;
; 0.485 ; cpu09:cpu1|iv[1]                             ; cpu09:cpu1|iv[1]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cpu09:cpu1|iv[2]                             ; cpu09:cpu1|iv[2]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cpu09:cpu1|state.sync_state                  ; cpu09:cpu1|state.sync_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cpu09:cpu1|iv[0]                             ; cpu09:cpu1|iv[0]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cpu09:cpu1|state.int_cwai_state              ; cpu09:cpu1|state.int_cwai_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.049      ; 0.746      ;
; 0.567 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.877      ; 2.656      ;
; 0.569 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.sbranch_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.877      ; 2.658      ;
; 0.586 ; SBCTextDisplayRGB:io1|kbBuffer~52            ; SBCTextDisplayRGB:io1|dataOut[6]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.690      ; 2.018      ;
; 0.608 ; SBCTextDisplayRGB:io1|kbBuffer~62            ; SBCTextDisplayRGB:io1|dataOut[2]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.652      ; 2.002      ;
; 0.674 ; cpu09:cpu1|state.cwai_state                  ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.919      ; 2.805      ;
; 0.675 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.974      ; 2.861      ;
; 0.686 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[3]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 3.207      ;
; 0.686 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|op_code[4]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.955      ; 2.853      ;
; 0.690 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[7]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 3.211      ;
; 0.692 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[0]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 3.213      ;
; 0.699 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.974      ; 2.885      ;
; 0.702 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[2]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 3.223      ;
; 0.707 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[6]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 3.228      ;
; 0.708 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[5]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 3.229      ;
; 0.710 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[1]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.309      ; 3.231      ;
; 0.731 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.874      ; 2.817      ;
; 0.732 ; cpu09:cpu1|state.lbranch_state               ; cpu09:cpu1|state.push_return_lo_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.055      ; 0.999      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[3]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[5]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[4]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[7]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[6]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[0]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[1]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.736 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[2]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.315      ; 3.293      ;
; 0.756 ; SBCTextDisplayRGB:io1|kbBuffer~48            ; SBCTextDisplayRGB:io1|dataOut[2]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.652      ; 2.150      ;
; 0.775 ; cpu09:cpu1|state.indexaddr_state             ; cpu09:cpu1|state.indexaddr2_state            ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.054      ; 1.041      ;
; 0.778 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.971      ; 2.961      ;
; 0.778 ; cpu09:cpu1|state.pcrel16_state               ; cpu09:cpu1|state.pcrel16_2_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.768      ; 1.758      ;
; 0.782 ; cpu09:cpu1|state.int_ixl_state               ; cpu09:cpu1|state.int_ixh_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.055      ; 1.049      ;
; 0.782 ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 1.074      ;
; 0.794 ; cpu09:cpu1|state.pulu_ixh_state              ; cpu09:cpu1|state.pulu_ixl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.063      ;
; 0.797 ; cpu09:cpu1|state.mul1_state                  ; cpu09:cpu1|state.mul2_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.066      ;
; 0.799 ; cpu09:cpu1|state.mul2_state                  ; cpu09:cpu1|state.mul3_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.068      ;
; 0.801 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|state.sync_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.056      ; 1.069      ;
; 0.801 ; cpu09:cpu1|state.puls_ixh_state              ; cpu09:cpu1|state.puls_ixl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.070      ;
; 0.802 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|op_code[5]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.955      ; 2.969      ;
; 0.804 ; cpu09:cpu1|state.mul6_state                  ; cpu09:cpu1|state.mul7_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.073      ;
; 0.806 ; cpu09:cpu1|state.mul4_state                  ; cpu09:cpu1|state.mul5_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.075      ;
; 0.807 ; cpu09:cpu1|state.pulu_iyl_state              ; cpu09:cpu1|state.pulu_sph_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.076      ;
; 0.807 ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 1.099      ;
; 0.813 ; cpu09:cpu1|state.puls_acca_state             ; cpu09:cpu1|state.puls_accb_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.055      ; 1.080      ;
; 0.814 ; cpu09:cpu1|state.mul0_state                  ; cpu09:cpu1|state.mul1_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.083      ;
; 0.816 ; cpu09:cpu1|state.pulu_sph_state              ; cpu09:cpu1|state.pulu_spl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.085      ;
; 0.817 ; cpu09:cpu1|state.mul_state                   ; cpu09:cpu1|state.mulea_state                 ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.054      ; 1.083      ;
; 0.819 ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.080      ; 1.111      ;
; 0.820 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.877      ; 2.909      ;
; 0.822 ; cpu09:cpu1|state.indirect2_state             ; cpu09:cpu1|state.indirect3_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.054      ; 1.088      ;
; 0.824 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.877      ; 2.913      ;
; 0.824 ; cpu09:cpu1|state.mul5_state                  ; cpu09:cpu1|state.mul6_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.093      ;
; 0.825 ; cpu09:cpu1|state.pulu_accb_state             ; cpu09:cpu1|state.pulu_dp_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.094      ;
; 0.826 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|state.puls_dp_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.055      ; 1.093      ;
; 0.829 ; cpu09:cpu1|state.puls_cc_state               ; cpu09:cpu1|state.puls_acca_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.055      ; 1.096      ;
; 0.833 ; cpu09:cpu1|state.rti_uph_state               ; cpu09:cpu1|state.rti_upl_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.102      ;
; 0.837 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.fetch_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.971      ; 3.020      ;
; 0.842 ; cpu09:cpu1|state.pulu_spl_state              ; cpu09:cpu1|state.pulu_pch_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.111      ;
; 0.843 ; cpu09:cpu1|state.rti_iyh_state               ; cpu09:cpu1|state.rti_iyl_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.057      ; 1.112      ;
; 0.844 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_read8_state   ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.855      ; 2.911      ;
; 0.844 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.lea_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.877      ; 2.933      ;
; 0.844 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_write8_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.855      ; 2.911      ;
; 0.851 ; cpu09:cpu1|state.push_return_lo_state        ; cpu09:cpu1|state.push_return_hi_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.087      ; 1.150      ;
; 0.870 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.840      ; 2.922      ;
; 0.870 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_read16_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.877      ; 2.959      ;
; 0.874 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.974      ; 3.060      ;
; 0.882 ; SBCTextDisplayRGB:io1|kbBuffer~66            ; SBCTextDisplayRGB:io1|dataOut[6]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.690      ; 2.314      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'w_cpuClock'                                                                                                            ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[1] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.392      ; 1.718      ;
; 0.165 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[2] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.392      ; 1.718      ;
; 0.165 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[0] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.392      ; 1.718      ;
; 0.165 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[3] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.392      ; 1.718      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'w_cpuClock'                                                                                                             ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[1] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.675      ; 1.618      ;
; 0.201 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[2] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.675      ; 1.618      ;
; 0.201 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[0] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.675      ; 1.618      ;
; 0.201 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[3] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.675      ; 1.618      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 66.16 MHz ; 66.16 MHz       ; w_cpuClock ;      ;
; 73.57 MHz ; 73.57 MHz       ; i_clk_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; w_cpuClock ; -14.114 ; -2871.858     ;
; i_clk_50   ; -12.592 ; -2571.982     ;
+------------+---------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_clk_50   ; 0.208 ; 0.000         ;
; w_cpuClock ; 0.337 ; 0.000         ;
+------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; w_cpuClock ; 0.227 ; 0.000            ;
+------------+-------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; w_cpuClock ; 0.213 ; 0.000           ;
+------------+-------+-----------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_clk_50   ; -3.201 ; -852.597                   ;
; w_cpuClock ; -1.487 ; -508.578                   ;
+------------+--------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'w_cpuClock'                                                                                   ;
+---------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -14.114 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.347     ;
; -14.084 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.312     ;
; -14.059 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.292     ;
; -14.055 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.283     ;
; -14.029 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.257     ;
; -14.025 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 13.248     ;
; -13.990 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.223     ;
; -13.965 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.772     ; 13.195     ;
; -13.960 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.188     ;
; -13.949 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.177     ;
; -13.933 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.760     ; 13.175     ;
; -13.930 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 13.153     ;
; -13.919 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 13.142     ;
; -13.914 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.147     ;
; -13.910 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.772     ; 13.140     ;
; -13.910 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.773     ; 13.139     ;
; -13.903 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.440     ; 13.465     ;
; -13.903 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.765     ; 13.140     ;
; -13.898 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.126     ;
; -13.896 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 13.119     ;
; -13.891 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.778     ; 13.115     ;
; -13.885 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.113     ;
; -13.884 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.112     ;
; -13.880 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.778     ; 13.104     ;
; -13.877 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 13.100     ;
; -13.870 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.772     ; 13.100     ;
; -13.869 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.440     ; 13.431     ;
; -13.868 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 13.091     ;
; -13.867 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.100     ;
; -13.864 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.439     ; 13.427     ;
; -13.855 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 13.078     ;
; -13.850 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.440     ; 13.412     ;
; -13.841 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.772     ; 13.071     ;
; -13.840 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.777     ; 13.065     ;
; -13.832 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.777     ; 13.057     ;
; -13.821 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.759     ; 13.064     ;
; -13.820 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.760     ; 13.062     ;
; -13.813 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.830     ; 12.985     ;
; -13.812 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.045     ;
; -13.803 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.777     ; 13.028     ;
; -13.802 ; cpu09:cpu1|pre_code[6] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.035     ;
; -13.801 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.435     ; 13.368     ;
; -13.790 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.765     ; 13.027     ;
; -13.790 ; cpu09:cpu1|op_code[6]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.018     ;
; -13.789 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.484     ; 13.307     ;
; -13.786 ; cpu09:cpu1|pre_code[2] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 13.019     ;
; -13.785 ; cpu09:cpu1|fic         ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.013     ;
; -13.784 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.777     ; 13.009     ;
; -13.782 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.565     ; 13.219     ;
; -13.772 ; cpu09:cpu1|pre_code[6] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 13.000     ;
; -13.766 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.759     ; 13.009     ;
; -13.765 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.772     ; 12.995     ;
; -13.763 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 12.991     ;
; -13.762 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.764     ; 13.000     ;
; -13.760 ; cpu09:cpu1|op_code[6]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 12.983     ;
; -13.758 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.830     ; 12.930     ;
; -13.756 ; cpu09:cpu1|pre_code[2] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 12.984     ;
; -13.755 ; cpu09:cpu1|fic         ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 12.978     ;
; -13.755 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.484     ; 13.273     ;
; -13.750 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.483     ; 13.269     ;
; -13.746 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.435     ; 13.313     ;
; -13.743 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 12.976     ;
; -13.742 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.440     ; 13.304     ;
; -13.739 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.776     ; 12.965     ;
; -13.736 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.484     ; 13.254     ;
; -13.735 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.777     ; 12.960     ;
; -13.734 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 12.962     ;
; -13.729 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.763     ; 12.968     ;
; -13.727 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.565     ; 13.164     ;
; -13.724 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.780     ; 12.946     ;
; -13.723 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.570     ; 13.155     ;
; -13.710 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 12.938     ;
; -13.708 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 12.936     ;
; -13.706 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.830     ; 12.878     ;
; -13.705 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 12.933     ;
; -13.704 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.779     ; 12.927     ;
; -13.701 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.807     ; 12.896     ;
; -13.697 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.759     ; 12.940     ;
; -13.696 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.776     ; 12.922     ;
; -13.689 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.830     ; 12.861     ;
; -13.685 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.764     ; 12.923     ;
; -13.683 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.435     ; 13.250     ;
; -13.682 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.777     ; 12.907     ;
; -13.680 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.835     ; 12.847     ;
; -13.677 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.435     ; 13.244     ;
; -13.674 ; cpu09:cpu1|md[1]       ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.414     ; 14.262     ;
; -13.672 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.432     ; 13.242     ;
; -13.669 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.780     ; 12.891     ;
; -13.668 ; cpu09:cpu1|pre_code[7] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 12.901     ;
; -13.667 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 12.900     ;
; -13.659 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 12.892     ;
; -13.658 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.565     ; 13.095     ;
; -13.657 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.835     ; 12.824     ;
; -13.655 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.774     ; 12.883     ;
; -13.653 ; cpu09:cpu1|pre_code[0] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.769     ; 12.886     ;
; -13.653 ; cpu09:cpu1|pre_code[6] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.772     ; 12.883     ;
; -13.651 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.830     ; 12.823     ;
; -13.651 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.835     ; 12.818     ;
; -13.651 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.835     ; 12.818     ;
; -13.650 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -1.777     ; 12.875     ;
+---------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                                                                             ;
+---------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.592 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.290      ; 13.921     ;
; -12.591 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.290      ; 13.920     ;
; -12.556 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.883     ;
; -12.550 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.877     ;
; -12.549 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.876     ;
; -12.542 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.867     ;
; -12.531 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.858     ;
; -12.529 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.856     ;
; -12.517 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.842     ;
; -12.515 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.840     ;
; -12.497 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.285      ; 13.821     ;
; -12.496 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.285      ; 13.820     ;
; -12.477 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.294      ; 13.810     ;
; -12.475 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.802     ;
; -12.461 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.786     ;
; -12.461 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.294      ; 13.794     ;
; -12.458 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.780     ;
; -12.447 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.774     ;
; -12.444 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.291      ; 13.774     ;
; -12.435 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.292      ; 13.766     ;
; -12.433 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.755     ;
; -12.433 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.758     ;
; -12.431 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.753     ;
; -12.426 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.753     ;
; -12.422 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.291      ; 13.752     ;
; -12.419 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.292      ; 13.750     ;
; -12.412 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.737     ;
; -12.402 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.289      ; 13.730     ;
; -12.382 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.289      ; 13.710     ;
; -12.380 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.289      ; 13.708     ;
; -12.377 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.699     ;
; -12.366 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.289      ; 13.694     ;
; -12.349 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.674     ;
; -12.349 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.671     ;
; -12.328 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.650     ;
; -12.327 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.652     ;
; -12.310 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.637     ;
; -12.296 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.621     ;
; -12.287 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.614     ;
; -12.245 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.570     ;
; -12.240 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.562     ;
; -12.234 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.559     ;
; -12.233 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.558     ;
; -12.226 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.281      ; 13.546     ;
; -12.212 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.534     ;
; -12.192 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.514     ;
; -12.185 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.512     ;
; -12.158 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.485     ;
; -12.143 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.468     ;
; -12.142 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.278      ; 13.459     ;
; -12.134 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.456     ;
; -12.120 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.281      ; 13.440     ;
; -12.119 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.290      ; 13.448     ;
; -12.116 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.441     ;
; -12.111 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.434     ;
; -12.103 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.290      ; 13.432     ;
; -12.097 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.419     ;
; -12.090 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.412     ;
; -12.086 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.409     ;
; -12.086 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.287      ; 13.412     ;
; -12.084 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.407     ;
; -12.083 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.281      ; 13.403     ;
; -12.071 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.398     ;
; -12.064 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.287      ; 13.390     ;
; -12.063 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.385     ;
; -12.054 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.381     ;
; -12.036 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.278      ; 13.353     ;
; -12.030 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.353     ;
; -12.029 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.354     ;
; -12.012 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.337     ;
; -12.006 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.333     ;
; -12.002 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.325     ;
; -11.999 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.278      ; 13.316     ;
; -11.981 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.304     ;
; -11.976 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.298     ;
; -11.964 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.289     ;
; -11.962 ; cpu09:cpu1|state.pulu_acca_state      ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.219      ; 13.173     ;
; -11.959 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.281     ;
; -11.929 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.252     ;
; -11.920 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.288      ; 13.247     ;
; -11.914 ; cpu09:cpu1|state.pull_return_hi_state ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.247      ; 13.153     ;
; -11.911 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.233     ;
; -11.878 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.286      ; 13.203     ;
; -11.865 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.188     ;
; -11.827 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.150     ;
; -11.825 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.283      ; 13.147     ;
; -11.800 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.123     ;
; -11.795 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.279      ; 13.113     ;
; -11.773 ; cpu09:cpu1|state.pulu_dp_state        ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.219      ; 12.984     ;
; -11.713 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.036     ;
; -11.712 ; cpu09:cpu1|state.puls_pch_state       ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.247      ; 12.951     ;
; -11.696 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 13.019     ;
; -11.689 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.279      ; 13.007     ;
; -11.658 ; cpu09:cpu1|state.pulu_accb_state      ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.219      ; 12.869     ;
; -11.652 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.279      ; 12.970     ;
; -11.648 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.284      ; 12.971     ;
; -11.618 ; SBCTextDisplayRGB:io1|cursorVert[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.289      ; 12.946     ;
; -11.610 ; SBCTextDisplayRGB:io1|charVert[1]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.279      ; 12.928     ;
; -11.596 ; SBCTextDisplayRGB:io1|charVert[1]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.277      ; 12.912     ;
; -11.586 ; cpu09:cpu1|state.rti_pch_state        ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.247      ; 12.825     ;
+---------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a5~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.720      ; 3.428      ;
; 0.225 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a6~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.722      ; 3.447      ;
; 0.250 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a10~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.739      ; 3.489      ;
; 0.258 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a8~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.738      ; 3.496      ;
; 0.273 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a3~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.740      ; 3.513      ;
; 0.304 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a0~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.739      ; 3.543      ;
; 0.315 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a12~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.740      ; 3.555      ;
; 0.325 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a13~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.722      ; 3.547      ;
; 0.332 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a1~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.739      ; 3.571      ;
; 0.354 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a2~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.723      ; 3.577      ;
; 0.374 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a4~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.740      ; 3.614      ;
; 0.382 ; SBCTextDisplayRGB:io1|n_kbWR                                                                        ; SBCTextDisplayRGB:io1|n_kbWR                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; SBCTextDisplayRGB:io1|ps2ClkCount[1]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[1]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; SBCTextDisplayRGB:io1|param4[0]                                                                     ; SBCTextDisplayRGB:io1|param4[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SBCTextDisplayRGB:io1|dispState.dispWrite                                                           ; SBCTextDisplayRGB:io1|dispState.dispWrite                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a7~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.723      ; 3.607      ;
; 0.384 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a14~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.730      ; 3.614      ;
; 0.388 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a11~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.731      ; 3.619      ;
; 0.398 ; SBCTextDisplayRGB:io1|ps2ClkCount[0]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[0]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.091      ; 0.684      ;
; 0.398 ; SBCTextDisplayRGB:io1|ps2ClkCount[3]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[3]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.091      ; 0.684      ;
; 0.401 ; SBCTextDisplayRGB:io1|ps2DataOut                                                                    ; SBCTextDisplayRGB:io1|ps2DataOut                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|kbWRParity                                                                    ; SBCTextDisplayRGB:io1|kbWRParity                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|ps2ClkOut                                                                     ; SBCTextDisplayRGB:io1|ps2ClkOut                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|kbInPointer[1]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[1]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|kbInPointer[2]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[2]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|ps2Ctrl                                                                       ; SBCTextDisplayRGB:io1|ps2Ctrl                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|ps2Shift                                                                      ; SBCTextDisplayRGB:io1|ps2Shift                                                                                                                            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|ps2Caps                                                                       ; SBCTextDisplayRGB:io1|ps2Caps                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|ps2Num                                                                        ; SBCTextDisplayRGB:io1|ps2Num                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|ps2Scroll                                                                     ; SBCTextDisplayRGB:io1|ps2Scroll                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|param3[0]                                                                     ; SBCTextDisplayRGB:io1|param3[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|param2[0]                                                                     ; SBCTextDisplayRGB:io1|param2[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|pixelCount[1]                                                                 ; SBCTextDisplayRGB:io1|pixelCount[1]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|charScanLine[3]                                                               ; SBCTextDisplayRGB:io1|charScanLine[3]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|charScanLine[2]                                                               ; SBCTextDisplayRGB:io1|charScanLine[2]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|charScanLine[0]                                                               ; SBCTextDisplayRGB:io1|charScanLine[0]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|charScanLine[1]                                                               ; SBCTextDisplayRGB:io1|charScanLine[1]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SBCTextDisplayRGB:io1|hActive                                                                       ; SBCTextDisplayRGB:io1|hActive                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|attBold                                                                       ; SBCTextDisplayRGB:io1|attBold                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|attInverse                                                                    ; SBCTextDisplayRGB:io1|attInverse                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|dispByteSent                                                                  ; SBCTextDisplayRGB:io1|dispByteSent                                                                                                                        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|param1[0]                                                                     ; SBCTextDisplayRGB:io1|param1[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|paramCount[2]                                                                 ; SBCTextDisplayRGB:io1|paramCount[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|paramCount[1]                                                                 ; SBCTextDisplayRGB:io1|paramCount[1]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|paramCount[0]                                                                 ; SBCTextDisplayRGB:io1|paramCount[0]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|dispWR                                                                        ; SBCTextDisplayRGB:io1|dispWR                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|vActive                                                                       ; SBCTextDisplayRGB:io1|vActive                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; SBCTextDisplayRGB:io1|kbInPointer[0]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[0]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.684      ;
; 0.420 ; SBCTextDisplayRGB:io1|dispAttWRData[5]                                                              ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.429      ; 1.079      ;
; 0.431 ; SBCTextDisplayRGB:io1|dispCharWRData[4]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.432      ; 1.093      ;
; 0.433 ; SBCTextDisplayRGB:io1|dispCharWRData[6]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.432      ; 1.095      ;
; 0.436 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a15~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.719      ; 3.655      ;
; 0.441 ; SBCTextDisplayRGB:io1|dispCharWRData[5]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.432      ; 1.103      ;
; 0.444 ; SBCTextDisplayRGB:io1|dispAttWRData[4]                                                              ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.429      ; 1.103      ;
; 0.447 ; SBCTextDisplayRGB:io1|charScanLine[2]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.418      ; 1.095      ;
; 0.453 ; SBCTextDisplayRGB:io1|charScanLine[3]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.418      ; 1.101      ;
; 0.475 ; SBCTextDisplayRGB:io1|dispCharWRData[7]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.432      ; 1.137      ;
; 0.480 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a9~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 2.731      ; 3.711      ;
; 0.485 ; SBCTextDisplayRGB:io1|charScanLine[1]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.418      ; 1.133      ;
; 0.500 ; SBCTextDisplayRGB:io1|horizCount[8]                                                                 ; SBCTextDisplayRGB:io1|hSync                                                                                                                               ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.767      ;
; 0.527 ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                ; SBCTextDisplayRGB:io1|ps2PrevClk                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.090      ; 0.812      ;
; 0.627 ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|address_reg_a[0] ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|out_address_reg_a[0]                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.092      ; 0.914      ;
; 0.632 ; SBCTextDisplayRGB:io1|dispCharWRData[1]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.434      ; 1.296      ;
; 0.634 ; SBCTextDisplayRGB:io1|pixelClockCount[0]                                                            ; SBCTextDisplayRGB:io1|pixelCount[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.902      ;
; 0.635 ; SBCTextDisplayRGB:io1|charHoriz[6]                                                                  ; SBCTextDisplayRGB:io1|charHoriz[6]                                                                                                                        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.903      ;
; 0.642 ; SBCTextDisplayRGB:io1|ps2Byte[3]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[2]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.910      ;
; 0.648 ; SBCTextDisplayRGB:io1|ps2Byte[4]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[3]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.916      ;
; 0.654 ; SBCTextDisplayRGB:io1|ps2WriteByte2[2]                                                              ; SBCTextDisplayRGB:io1|ps2WriteByte[2]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.923      ;
; 0.655 ; SBCTextDisplayRGB:io1|dispState.clearChar                                                           ; SBCTextDisplayRGB:io1|dispState.clearC2                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.922      ;
; 0.658 ; SBCTextDisplayRGB:io1|ps2Byte[2]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[1]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.926      ;
; 0.660 ; SBCTextDisplayRGB:io1|ps2ClkFilter[1]                                                               ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.495      ; 1.350      ;
; 0.669 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                 ; SBCTextDisplayRGB:io1|savedCursorVert[3]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.936      ;
; 0.673 ; w_cpuClkCount[1]                                                                                    ; w_cpuClkCount[1]                                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.092      ; 0.960      ;
; 0.674 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[1]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[1]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.093      ; 0.962      ;
; 0.676 ; SBCTextDisplayRGB:io1|dispCharWRData[3]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.434      ; 1.340      ;
; 0.681 ; SBCTextDisplayRGB:io1|dispCharWRData[2]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.434      ; 1.345      ;
; 0.688 ; SBCTextDisplayRGB:io1|kbWriteTimer[1]                                                               ; SBCTextDisplayRGB:io1|kbWriteTimer[1]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; SBCTextDisplayRGB:io1|cursorHoriz[4]                                                                ; SBCTextDisplayRGB:io1|savedCursorHoriz[4]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                 ; SBCTextDisplayRGB:io1|savedCursorVert[2]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; SBCTextDisplayRGB:io1|kbWriteTimer[18]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[18]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.960      ;
; 0.691 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[3]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[3]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; SBCTextDisplayRGB:io1|ps2WriteClkCount[3]                                                           ; SBCTextDisplayRGB:io1|ps2WriteClkCount[3]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.091      ; 0.977      ;
; 0.691 ; SBCTextDisplayRGB:io1|ps2ClkFilter[3]                                                               ; SBCTextDisplayRGB:io1|ps2ClkFilter[3]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; SBCTextDisplayRGB:io1|charHoriz[1]                                                                  ; SBCTextDisplayRGB:io1|charHoriz[1]                                                                                                                        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.090      ; 0.976      ;
; 0.692 ; SBCTextDisplayRGB:io1|kbWriteTimer[19]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[19]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[16]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[16]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[8]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[8]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[9]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[9]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; SBCTextDisplayRGB:io1|kbWriteTimer[17]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[17]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[5]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[5]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[15]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[15]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; SBCTextDisplayRGB:io1|cursBlinkCount[3]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[3]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; SBCTextDisplayRGB:io1|cursBlinkCount[19]                                                            ; SBCTextDisplayRGB:io1|cursBlinkCount[19]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[7]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[7]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[21]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[21]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; SBCTextDisplayRGB:io1|cursBlinkCount[7]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[7]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; SBCTextDisplayRGB:io1|cursBlinkCount[8]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[8]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.961      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'w_cpuClock'                                                                                                                                   ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[4]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.675      ;
; 0.392 ; SBCTextDisplayRGB:io1|kbBuffer~50            ; SBCTextDisplayRGB:io1|dataOut[4]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.564      ; 1.681      ;
; 0.401 ; cpu09:cpu1|saved_state.single_op_read_state  ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|saved_state.dual_op_write16_state ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|saved_state.lea_state             ; cpu09:cpu1|saved_state.lea_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|saved_state.int_swimask_state     ; cpu09:cpu1|saved_state.int_swimask_state     ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|saved_state.sbranch_state         ; cpu09:cpu1|saved_state.sbranch_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|saved_state.vect_hi_state         ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|saved_state.dual_op_read16_state  ; cpu09:cpu1|saved_state.dual_op_read16_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|op_code[0]                        ; cpu09:cpu1|op_code[0]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|op_code[6]                        ; cpu09:cpu1|op_code[6]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|op_code[7]                        ; cpu09:cpu1|op_code[7]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cpu09:cpu1|op_code[2]                        ; cpu09:cpu1|op_code[2]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cpu09:cpu1|saved_state.jmp_state             ; cpu09:cpu1|saved_state.jmp_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu09:cpu1|saved_state.single_op_exec_state  ; cpu09:cpu1|saved_state.single_op_exec_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu09:cpu1|cc[6]                             ; cpu09:cpu1|cc[6]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu09:cpu1|saved_state.reset_state           ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu09:cpu1|saved_state.dual_op_read8_state   ; cpu09:cpu1|saved_state.dual_op_read8_state   ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu09:cpu1|saved_state.jsr_state             ; cpu09:cpu1|saved_state.jsr_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu09:cpu1|saved_state.dual_op_write8_state  ; cpu09:cpu1|saved_state.dual_op_write8_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cpu09:cpu1|op_code[5]                        ; cpu09:cpu1|op_code[5]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; SBCTextDisplayRGB:io1|controlReg[7]          ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SBCTextDisplayRGB:io1|controlReg[6]          ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SBCTextDisplayRGB:io1|controlReg[5]          ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SBCTextDisplayRGB:io1|dispByteWritten        ; SBCTextDisplayRGB:io1|dispByteWritten        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; cpu09:cpu1|saved_state.int_cwai_state        ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.071      ; 0.669      ;
; 0.430 ; cpu09:cpu1|iv[2]                             ; cpu09:cpu1|iv[2]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cpu09:cpu1|iv[1]                             ; cpu09:cpu1|iv[1]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cpu09:cpu1|iv[0]                             ; cpu09:cpu1|iv[0]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cpu09:cpu1|state.int_cwai_state              ; cpu09:cpu1|state.int_cwai_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cpu09:cpu1|state.sync_state                  ; cpu09:cpu1|state.sync_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.044      ; 0.669      ;
; 0.442 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.726      ; 2.363      ;
; 0.443 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.sbranch_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.726      ; 2.364      ;
; 0.520 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.831      ; 2.546      ;
; 0.522 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[3]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.860      ;
; 0.525 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[7]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.863      ;
; 0.528 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[0]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.866      ;
; 0.535 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[2]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.873      ;
; 0.537 ; cpu09:cpu1|state.cwai_state                  ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.781      ; 2.513      ;
; 0.540 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[6]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.878      ;
; 0.541 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[5]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.879      ;
; 0.541 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|op_code[4]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.814      ; 2.550      ;
; 0.542 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.831      ; 2.568      ;
; 0.543 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[1]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.143      ; 2.881      ;
; 0.546 ; SBCTextDisplayRGB:io1|kbBuffer~52            ; SBCTextDisplayRGB:io1|dataOut[6]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.566      ; 1.837      ;
; 0.553 ; SBCTextDisplayRGB:io1|kbBuffer~62            ; SBCTextDisplayRGB:io1|dataOut[2]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.530      ; 1.808      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[3]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[5]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[4]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[7]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[6]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[0]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[1]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.554 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[2]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 2.185      ; 2.964      ;
; 0.625 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.722      ; 2.542      ;
; 0.635 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|op_code[5]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.814      ; 2.644      ;
; 0.646 ; cpu09:cpu1|state.pcrel16_state               ; cpu09:cpu1|state.pcrel16_2_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.739      ; 1.580      ;
; 0.668 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.726      ; 2.589      ;
; 0.672 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.726      ; 2.593      ;
; 0.679 ; cpu09:cpu1|state.lbranch_state               ; cpu09:cpu1|state.push_return_lo_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.051      ; 0.925      ;
; 0.697 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.lea_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.726      ; 2.618      ;
; 0.700 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_read8_state   ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.706      ; 2.601      ;
; 0.700 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_write8_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.706      ; 2.601      ;
; 0.706 ; SBCTextDisplayRGB:io1|kbBuffer~48            ; SBCTextDisplayRGB:io1|dataOut[2]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.530      ; 1.961      ;
; 0.707 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.831      ; 2.733      ;
; 0.717 ; cpu09:cpu1|state.indexaddr_state             ; cpu09:cpu1|state.indexaddr2_state            ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.051      ; 0.963      ;
; 0.717 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_read16_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.726      ; 2.638      ;
; 0.718 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.827      ; 2.740      ;
; 0.718 ; cpu09:cpu1|state.vect_lo_state               ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.862      ; 3.775      ;
; 0.719 ; cpu09:cpu1|state.postincr1_state             ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.955      ; 3.869      ;
; 0.719 ; cpu09:cpu1|state.vect_lo_state               ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.862      ; 3.776      ;
; 0.719 ; cpu09:cpu1|state.vect_lo_state               ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.862      ; 3.776      ;
; 0.720 ; cpu09:cpu1|state.postincr1_state             ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.955      ; 3.870      ;
; 0.720 ; cpu09:cpu1|state.postincr1_state             ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.955      ; 3.870      ;
; 0.721 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.690      ; 2.606      ;
; 0.724 ; cpu09:cpu1|state.int_ixl_state               ; cpu09:cpu1|state.int_ixh_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.053      ; 0.972      ;
; 0.725 ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 0.992      ;
; 0.736 ; cpu09:cpu1|state.pulu_ixh_state              ; cpu09:cpu1|state.pulu_ixl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.052      ; 0.983      ;
; 0.741 ; cpu09:cpu1|state.mul1_state                  ; cpu09:cpu1|state.mul2_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.050      ; 0.986      ;
; 0.741 ; cpu09:cpu1|state.mul2_state                  ; cpu09:cpu1|state.mul3_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.050      ; 0.986      ;
; 0.742 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|state.sync_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.050      ; 0.987      ;
; 0.742 ; cpu09:cpu1|state.puls_ixh_state              ; cpu09:cpu1|state.puls_ixl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.052      ; 0.989      ;
; 0.742 ; cpu09:cpu1|state.jsr_state                   ; cpu09:cpu1|saved_state.jmp_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.054      ; 2.991      ;
; 0.746 ; cpu09:cpu1|state.mul4_state                  ; cpu09:cpu1|state.mul5_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.052      ; 0.993      ;
; 0.746 ; cpu09:cpu1|state.mul6_state                  ; cpu09:cpu1|state.mul7_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.052      ; 0.993      ;
; 0.747 ; cpu09:cpu1|state.jsr_state                   ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.883      ; 3.825      ;
; 0.748 ; cpu09:cpu1|state.jsr_state                   ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.883      ; 3.826      ;
; 0.748 ; cpu09:cpu1|state.jsr_state                   ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.883      ; 3.826      ;
; 0.749 ; cpu09:cpu1|state.pulu_iyl_state              ; cpu09:cpu1|state.pulu_sph_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.052      ; 0.996      ;
; 0.750 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|saved_state.single_op_exec_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.810      ; 2.755      ;
; 0.754 ; cpu09:cpu1|state.puls_acca_state             ; cpu09:cpu1|state.puls_accb_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.051      ; 1.000      ;
; 0.754 ; cpu09:cpu1|state.pulu_spl_state              ; cpu09:cpu1|sp[0]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 2.092      ; 3.041      ;
; 0.755 ; cpu09:cpu1|state.pulu_sph_state              ; cpu09:cpu1|state.pulu_spl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.052      ; 1.002      ;
; 0.756 ; cpu09:cpu1|state.mul0_state                  ; cpu09:cpu1|state.mul1_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.050      ; 1.001      ;
; 0.756 ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.072      ; 1.023      ;
; 0.759 ; cpu09:cpu1|state.mul_state                   ; cpu09:cpu1|state.mulea_state                 ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.049      ; 1.003      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'w_cpuClock'                                                                                                             ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.227 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[1] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.294      ; 1.559      ;
; 0.227 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[2] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.294      ; 1.559      ;
; 0.227 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[0] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.294      ; 1.559      ;
; 0.227 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[3] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 1.294      ; 1.559      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'w_cpuClock'                                                                                                              ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.213 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[1] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.551      ; 1.489      ;
; 0.213 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[2] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.551      ; 1.489      ;
; 0.213 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[0] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.551      ; 1.489      ;
; 0.213 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[3] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 1.551      ; 1.489      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; w_cpuClock ; -6.015 ; -1182.299     ;
; i_clk_50   ; -5.379 ; -924.983      ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; w_cpuClock ; 0.121 ; 0.000         ;
; i_clk_50   ; 0.150 ; 0.000         ;
+------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; w_cpuClock ; 0.384 ; 0.000            ;
+------------+-------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; w_cpuClock ; 0.268 ; 0.000           ;
+------------+-------+-----------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_clk_50   ; -3.000 ; -606.012                   ;
; w_cpuClock ; -1.000 ; -342.000                   ;
+------------+--------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'w_cpuClock'                                                                                  ;
+--------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -6.015 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 6.128      ;
; -5.993 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.879     ; 6.101      ;
; -5.980 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 6.093      ;
; -5.969 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.873     ; 6.083      ;
; -5.968 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 6.080      ;
; -5.967 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.747     ; 6.207      ;
; -5.952 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.750     ; 6.189      ;
; -5.943 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.728     ; 6.202      ;
; -5.943 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.747     ; 6.183      ;
; -5.934 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 6.047      ;
; -5.934 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.873     ; 6.048      ;
; -5.933 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 6.045      ;
; -5.933 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 6.043      ;
; -5.932 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.747     ; 6.172      ;
; -5.930 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.876     ; 6.041      ;
; -5.928 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.750     ; 6.165      ;
; -5.924 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.867     ; 6.044      ;
; -5.922 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.910     ; 5.999      ;
; -5.921 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.907     ; 6.001      ;
; -5.920 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.863     ; 6.044      ;
; -5.919 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 6.029      ;
; -5.911 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|sp[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 6.024      ;
; -5.911 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 6.021      ;
; -5.910 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 6.022      ;
; -5.908 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.728     ; 6.167      ;
; -5.908 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.747     ; 6.148      ;
; -5.906 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.879     ; 6.014      ;
; -5.901 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 6.014      ;
; -5.900 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 6.012      ;
; -5.899 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.876     ; 6.010      ;
; -5.899 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 6.012      ;
; -5.898 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.728     ; 6.157      ;
; -5.897 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.878     ; 6.006      ;
; -5.895 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.876     ; 6.006      ;
; -5.895 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 6.005      ;
; -5.892 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.876     ; 6.003      ;
; -5.886 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.907     ; 5.966      ;
; -5.886 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.878     ; 5.995      ;
; -5.885 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 5.998      ;
; -5.885 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.863     ; 6.009      ;
; -5.883 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 5.996      ;
; -5.883 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.731     ; 6.139      ;
; -5.881 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.866     ; 6.002      ;
; -5.880 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.992      ;
; -5.877 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[10] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.989      ;
; -5.877 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.868     ; 5.996      ;
; -5.876 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 5.986      ;
; -5.875 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.987      ;
; -5.874 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[7]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.878     ; 5.983      ;
; -5.873 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.879     ; 5.981      ;
; -5.869 ; cpu09:cpu1|md[6]       ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.867     ; 5.989      ;
; -5.865 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.750     ; 6.102      ;
; -5.864 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.876     ; 5.975      ;
; -5.863 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.728     ; 6.122      ;
; -5.863 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.879     ; 5.971      ;
; -5.862 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.907     ; 5.942      ;
; -5.862 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 5.972      ;
; -5.861 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.750     ; 6.098      ;
; -5.861 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.731     ; 6.117      ;
; -5.861 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 5.971      ;
; -5.859 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.731     ; 6.115      ;
; -5.857 ; cpu09:cpu1|op_code[3]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.750     ; 6.094      ;
; -5.855 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.873     ; 5.969      ;
; -5.854 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.966      ;
; -5.854 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|sp[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.866     ; 5.975      ;
; -5.853 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.747     ; 6.093      ;
; -5.853 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.879     ; 5.961      ;
; -5.853 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.876     ; 5.964      ;
; -5.852 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.740     ; 6.099      ;
; -5.852 ; cpu09:cpu1|md[5]       ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.721     ; 6.118      ;
; -5.850 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.874     ; 5.963      ;
; -5.846 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|pc[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.788     ; 6.045      ;
; -5.846 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 5.956      ;
; -5.845 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.957      ;
; -5.844 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[6]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.910     ; 5.921      ;
; -5.842 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|ea[10] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.954      ;
; -5.841 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.876     ; 5.952      ;
; -5.839 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.750     ; 6.076      ;
; -5.839 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.731     ; 6.095      ;
; -5.838 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|pc[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.879     ; 5.946      ;
; -5.838 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[10] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.878     ; 5.947      ;
; -5.837 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|md[3]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.873     ; 5.951      ;
; -5.837 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.750     ; 6.074      ;
; -5.836 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.948      ;
; -5.836 ; cpu09:cpu1|op_code[6]  ; cpu09:cpu1|ea[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 5.946      ;
; -5.835 ; cpu09:cpu1|pre_code[3] ; cpu09:cpu1|up[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.747     ; 6.075      ;
; -5.835 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|up[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.910     ; 5.912      ;
; -5.834 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|pc[12] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.882     ; 5.939      ;
; -5.832 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|up[7]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.910     ; 5.909      ;
; -5.832 ; cpu09:cpu1|op_code[1]  ; cpu09:cpu1|ea[13] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.877     ; 5.942      ;
; -5.830 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|ea[7]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.875     ; 5.942      ;
; -5.829 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.728     ; 6.088      ;
; -5.829 ; cpu09:cpu1|pre_code[5] ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.747     ; 6.069      ;
; -5.829 ; cpu09:cpu1|op_code[7]  ; cpu09:cpu1|ea[8]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.878     ; 5.938      ;
; -5.828 ; cpu09:cpu1|op_code[2]  ; cpu09:cpu1|ea[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.878     ; 5.937      ;
; -5.828 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|up[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.748     ; 6.067      ;
; -5.828 ; cpu09:cpu1|op_code[4]  ; cpu09:cpu1|pc[15] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.729     ; 6.086      ;
; -5.827 ; cpu09:cpu1|pre_code[1] ; cpu09:cpu1|up[2]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.907     ; 5.907      ;
; -5.825 ; cpu09:cpu1|op_code[0]  ; cpu09:cpu1|ea[5]  ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.738     ; 6.074      ;
; -5.824 ; cpu09:cpu1|pre_code[4] ; cpu09:cpu1|sp[14] ; w_cpuClock   ; w_cpuClock  ; 1.000        ; -0.720     ; 6.091      ;
+--------+------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                                                                            ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.379 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.536      ;
; -5.367 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.146      ; 6.522      ;
; -5.358 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.153      ; 6.520      ;
; -5.334 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.151      ; 6.494      ;
; -5.330 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.487      ;
; -5.327 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.478      ;
; -5.327 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.153      ; 6.489      ;
; -5.321 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.478      ;
; -5.318 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.146      ; 6.473      ;
; -5.310 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.158      ; 6.477      ;
; -5.309 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.146      ; 6.464      ;
; -5.303 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.151      ; 6.463      ;
; -5.298 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.154      ; 6.461      ;
; -5.290 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.447      ;
; -5.286 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.156      ; 6.451      ;
; -5.284 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.147      ; 6.440      ;
; -5.278 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.146      ; 6.433      ;
; -5.278 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.429      ;
; -5.274 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.152      ; 6.435      ;
; -5.269 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.420      ;
; -5.267 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.424      ;
; -5.266 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.158      ; 6.433      ;
; -5.255 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.146      ; 6.410      ;
; -5.253 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.147      ; 6.409      ;
; -5.245 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.154      ; 6.408      ;
; -5.242 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.156      ; 6.407      ;
; -5.238 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.389      ;
; -5.236 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.152      ; 6.397      ;
; -5.224 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.381      ;
; -5.221 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.152      ; 6.382      ;
; -5.215 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.366      ;
; -5.208 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.365      ;
; -5.207 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.360      ;
; -5.196 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.146      ; 6.351      ;
; -5.195 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.346      ;
; -5.192 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.152      ; 6.353      ;
; -5.189 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.348      ;
; -5.172 ; SBCTextDisplayRGB:io1|cursorHoriz[5]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.331      ;
; -5.171 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.328      ;
; -5.165 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.322      ;
; -5.164 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.321      ;
; -5.156 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.315      ;
; -5.156 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.307      ;
; -5.155 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.145      ; 6.309      ;
; -5.155 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.138      ; 6.302      ;
; -5.152 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.146      ; 6.307      ;
; -5.144 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.297      ;
; -5.141 ; SBCTextDisplayRGB:io1|cursorHoriz[4]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.300      ;
; -5.132 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.283      ;
; -5.132 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.285      ;
; -5.132 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.289      ;
; -5.124 ; SBCTextDisplayRGB:io1|cursorVert[3]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.155      ; 6.288      ;
; -5.120 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.271      ;
; -5.117 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.276      ;
; -5.115 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.268      ;
; -5.112 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.142      ; 6.263      ;
; -5.112 ; SBCTextDisplayRGB:io1|cursorVert[1]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.151      ; 6.272      ;
; -5.106 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.145      ; 6.260      ;
; -5.097 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.145      ; 6.251      ;
; -5.095 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.254      ;
; -5.093 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.250      ;
; -5.092 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.138      ; 6.239      ;
; -5.082 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.241      ;
; -5.082 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.235      ;
; -5.080 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.138      ; 6.227      ;
; -5.080 ; SBCTextDisplayRGB:io1|cursorVert[2]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.155      ; 6.244      ;
; -5.071 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.228      ;
; -5.066 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.145      ; 6.220      ;
; -5.059 ; SBCTextDisplayRGB:io1|cursorVert[0]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.151      ; 6.219      ;
; -5.058 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.215      ;
; -5.045 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.204      ;
; -5.043 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.196      ;
; -5.043 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.145      ; 6.197      ;
; -5.027 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.150      ; 6.186      ;
; -5.021 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.178      ;
; -5.021 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.174      ;
; -5.008 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.161      ;
; -5.003 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.148      ; 6.160      ;
; -5.003 ; SBCTextDisplayRGB:io1|startAddr[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.147      ; 6.159      ;
; -4.986 ; SBCTextDisplayRGB:io1|charVert[1]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.139      ; 6.134      ;
; -4.984 ; SBCTextDisplayRGB:io1|startAddr[10]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.145      ; 6.138      ;
; -4.984 ; cpu09:cpu1|state.pulu_acca_state      ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.130      ; 6.091      ;
; -4.983 ; SBCTextDisplayRGB:io1|charHoriz[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.141      ; 6.133      ;
; -4.974 ; SBCTextDisplayRGB:io1|charVert[1]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.137      ; 6.120      ;
; -4.971 ; SBCTextDisplayRGB:io1|startAddr[9]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.124      ;
; -4.970 ; SBCTextDisplayRGB:io1|startAddr[4]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.147      ; 6.126      ;
; -4.953 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.144      ; 6.106      ;
; -4.951 ; cpu09:cpu1|state.pull_return_hi_state ; SBCTextDisplayRGB:io1|func_reset                                                                                                                           ; w_cpuClock   ; i_clk_50    ; 1.000        ; 0.134      ; 6.062      ;
; -4.940 ; SBCTextDisplayRGB:io1|startAddr[8]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.145      ; 6.094      ;
; -4.934 ; SBCTextDisplayRGB:io1|charVert[1]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a1~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.133      ; 6.076      ;
; -4.931 ; SBCTextDisplayRGB:io1|startAddr[7]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.147      ; 6.087      ;
; -4.923 ; SBCTextDisplayRGB:io1|cursorVert[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.151      ; 6.083      ;
; -4.920 ; SBCTextDisplayRGB:io1|charHoriz[5]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.141      ; 6.070      ;
; -4.920 ; SBCTextDisplayRGB:io1|charVert[3]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.139      ; 6.068      ;
; -4.909 ; SBCTextDisplayRGB:io1|startAddr[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.147      ; 6.065      ;
; -4.908 ; SBCTextDisplayRGB:io1|charHoriz[6]    ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.141      ; 6.058      ;
; -4.908 ; SBCTextDisplayRGB:io1|charVert[3]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.137      ; 6.054      ;
; -4.903 ; SBCTextDisplayRGB:io1|charVert[2]     ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~porta_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.139      ; 6.051      ;
; -4.899 ; SBCTextDisplayRGB:io1|cursorVert[4]   ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_address_reg0   ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.149      ; 6.057      ;
; -4.896 ; SBCTextDisplayRGB:io1|cursorHoriz[6]  ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk_50     ; i_clk_50    ; 1.000        ; 0.147      ; 6.052      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'w_cpuClock'                                                                                                                                   ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.121 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[4]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.239      ;
; 0.151 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.856      ; 1.091      ;
; 0.152 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.sbranch_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.856      ; 1.092      ;
; 0.183 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.902      ; 1.169      ;
; 0.186 ; SBCTextDisplayRGB:io1|dispByteWritten        ; SBCTextDisplayRGB:io1|dispByteWritten        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cpu09:cpu1|saved_state.single_op_read_state  ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cpu09:cpu1|saved_state.dual_op_write16_state ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cpu09:cpu1|saved_state.sbranch_state         ; cpu09:cpu1|saved_state.sbranch_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cpu09:cpu1|saved_state.vect_hi_state         ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cpu09:cpu1|saved_state.dual_op_read16_state  ; cpu09:cpu1|saved_state.dual_op_read16_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|controlReg[7]          ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|controlReg[6]          ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|controlReg[5]          ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.jmp_state             ; cpu09:cpu1|saved_state.jmp_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.single_op_exec_state  ; cpu09:cpu1|saved_state.single_op_exec_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|cc[6]                             ; cpu09:cpu1|cc[6]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.lea_state             ; cpu09:cpu1|saved_state.lea_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.int_swimask_state     ; cpu09:cpu1|saved_state.int_swimask_state     ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.reset_state           ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.dual_op_read8_state   ; cpu09:cpu1|saved_state.dual_op_read8_state   ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.jsr_state             ; cpu09:cpu1|saved_state.jsr_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|saved_state.dual_op_write8_state  ; cpu09:cpu1|saved_state.dual_op_write8_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|op_code[0]                        ; cpu09:cpu1|op_code[0]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|op_code[6]                        ; cpu09:cpu1|op_code[6]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|op_code[7]                        ; cpu09:cpu1|op_code[7]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|op_code[5]                        ; cpu09:cpu1|op_code[5]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cpu09:cpu1|op_code[2]                        ; cpu09:cpu1|op_code[2]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; cpu09:cpu1|saved_state.int_cwai_state        ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.vect_hi_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.902      ; 1.180      ;
; 0.196 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|op_code[4]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.894      ; 1.174      ;
; 0.201 ; cpu09:cpu1|iv[2]                             ; cpu09:cpu1|iv[2]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cpu09:cpu1|iv[1]                             ; cpu09:cpu1|iv[1]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cpu09:cpu1|iv[0]                             ; cpu09:cpu1|iv[0]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cpu09:cpu1|state.sync_state                  ; cpu09:cpu1|state.sync_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cpu09:cpu1|state.int_cwai_state              ; cpu09:cpu1|state.int_cwai_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[3]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[5]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[4]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[7]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[6]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[0]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[1]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.205 ; SBCTextDisplayRGB:io1|dispByteSent           ; SBCTextDisplayRGB:io1|dispByteLatch[2]       ; i_clk_50     ; w_cpuClock  ; 0.000        ; 1.035      ; 1.354      ;
; 0.210 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[3]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.328      ;
; 0.211 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[2]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.329      ;
; 0.213 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[7]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.331      ;
; 0.215 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[6]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.333      ;
; 0.216 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[0]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.334      ;
; 0.216 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[5]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.334      ;
; 0.218 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|accb[1]                           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.034      ; 1.336      ;
; 0.241 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|op_code[5]                        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.894      ; 1.219      ;
; 0.243 ; cpu09:cpu1|state.cwai_state                  ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.858      ; 1.185      ;
; 0.250 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.902      ; 1.236      ;
; 0.258 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_write16_state ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.856      ; 1.198      ;
; 0.261 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.single_op_read_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.856      ; 1.201      ;
; 0.274 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_read16_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.856      ; 1.214      ;
; 0.280 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.lea_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.856      ; 1.220      ;
; 0.283 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.852      ; 1.219      ;
; 0.293 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_read8_state   ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.844      ; 1.221      ;
; 0.293 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.dual_op_write8_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.844      ; 1.221      ;
; 0.294 ; cpu09:cpu1|state.lbranch_state               ; cpu09:cpu1|state.push_return_lo_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.027      ; 0.405      ;
; 0.298 ; cpu09:cpu1|state.reset_state                 ; cpu09:cpu1|saved_state.int_cwai_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.835      ; 1.217      ;
; 0.299 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|saved_state.single_op_exec_state  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.890      ; 1.273      ;
; 0.302 ; cpu09:cpu1|state.postincr1_state             ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.409      ; 1.795      ;
; 0.302 ; cpu09:cpu1|state.postincr1_state             ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.409      ; 1.795      ;
; 0.302 ; cpu09:cpu1|state.postincr1_state             ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.409      ; 1.795      ;
; 0.306 ; cpu09:cpu1|state.lbranch_state               ; cpu09:cpu1|saved_state.sbranch_state         ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.888      ; 1.278      ;
; 0.311 ; cpu09:cpu1|state.indexaddr_state             ; cpu09:cpu1|state.indexaddr2_state            ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.025      ; 0.420      ;
; 0.312 ; cpu09:cpu1|state.decode2_state               ; cpu09:cpu1|saved_state.reset_state           ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.898      ; 1.294      ;
; 0.313 ; cpu09:cpu1|state.pcrel16_state               ; cpu09:cpu1|state.pcrel16_2_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.317      ; 0.714      ;
; 0.313 ; cpu09:cpu1|state.jsr_state                   ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.372      ; 1.769      ;
; 0.313 ; cpu09:cpu1|state.jsr_state                   ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.372      ; 1.769      ;
; 0.313 ; cpu09:cpu1|state.jsr_state                   ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.372      ; 1.769      ;
; 0.315 ; SBCTextDisplayRGB:io1|kbReadPointer[0]       ; SBCTextDisplayRGB:io1|kbReadPointer[1]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; cpu09:cpu1|state.int_ixl_state               ; cpu09:cpu1|state.int_ixh_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.024      ; 0.425      ;
; 0.321 ; SBCTextDisplayRGB:io1|kbBuffer~50            ; SBCTextDisplayRGB:io1|dataOut[4]             ; i_clk_50     ; w_cpuClock  ; -0.500       ; 0.805      ; 0.740      ;
; 0.322 ; cpu09:cpu1|state.pulu_ixh_state              ; cpu09:cpu1|state.pulu_ixl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.023      ; 0.429      ;
; 0.324 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|state.sync_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.025      ; 0.433      ;
; 0.324 ; cpu09:cpu1|state.mul1_state                  ; cpu09:cpu1|state.mul2_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.023      ; 0.431      ;
; 0.324 ; cpu09:cpu1|state.mul2_state                  ; cpu09:cpu1|state.mul3_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.023      ; 0.431      ;
; 0.325 ; cpu09:cpu1|state.vect_lo_state               ; SBCTextDisplayRGB:io1|controlReg[5]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.372      ; 1.781      ;
; 0.325 ; cpu09:cpu1|state.vect_lo_state               ; SBCTextDisplayRGB:io1|controlReg[6]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.372      ; 1.781      ;
; 0.325 ; cpu09:cpu1|state.vect_lo_state               ; SBCTextDisplayRGB:io1|controlReg[7]          ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.372      ; 1.781      ;
; 0.325 ; cpu09:cpu1|state.puls_ixh_state              ; cpu09:cpu1|state.puls_ixl_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.023      ; 0.432      ;
; 0.327 ; cpu09:cpu1|state.push_return_lo_state        ; cpu09:cpu1|state.push_return_hi_state        ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.447      ;
; 0.327 ; cpu09:cpu1|state.mul6_state                  ; cpu09:cpu1|state.mul7_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.024      ; 0.435      ;
; 0.328 ; cpu09:cpu1|state.mul4_state                  ; cpu09:cpu1|state.mul5_state                  ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.024      ; 0.436      ;
; 0.329 ; cpu09:cpu1|state.puls_acca_state             ; cpu09:cpu1|state.puls_accb_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.025      ; 0.438      ;
; 0.329 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|saved_state.int_swimask_state     ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.902      ; 1.315      ;
; 0.329 ; cpu09:cpu1|state.pulu_spl_state              ; cpu09:cpu1|sp[0]                             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 1.024      ; 1.437      ;
; 0.330 ; cpu09:cpu1|state.decode1_state               ; cpu09:cpu1|saved_state.lea_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.902      ; 1.316      ;
; 0.330 ; cpu09:cpu1|state.pulu_iyl_state              ; cpu09:cpu1|state.pulu_sph_state              ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.023      ; 0.437      ;
; 0.330 ; SBCTextDisplayRGB:io1|kbReadPointer[3]       ; SBCTextDisplayRGB:io1|kbReadPointer[2]       ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; cpu09:cpu1|state.puls_accb_state             ; cpu09:cpu1|state.puls_dp_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.025      ; 0.440      ;
; 0.331 ; cpu09:cpu1|state.pulu_accb_state             ; cpu09:cpu1|state.pulu_dp_state               ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.024      ; 0.439      ;
; 0.332 ; cpu09:cpu1|state.indirect2_state             ; cpu09:cpu1|state.indirect3_state             ; w_cpuClock   ; w_cpuClock  ; 0.000        ; 0.025      ; 0.441      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; SBCTextDisplayRGB:io1|dispAttWRData[5]                                                              ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.224      ; 0.478      ;
; 0.165 ; SBCTextDisplayRGB:io1|charScanLine[2]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; SBCTextDisplayRGB:io1|dispCharWRData[4]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.226      ; 0.496      ;
; 0.167 ; SBCTextDisplayRGB:io1|dispCharWRData[5]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; SBCTextDisplayRGB:io1|dispAttWRData[4]                                                              ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; SBCTextDisplayRGB:io1|dispCharWRData[6]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.226      ; 0.498      ;
; 0.173 ; SBCTextDisplayRGB:io1|charScanLine[3]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.220      ; 0.497      ;
; 0.178 ; SBCTextDisplayRGB:io1|n_kbWR                                                                        ; SBCTextDisplayRGB:io1|n_kbWR                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; SBCTextDisplayRGB:io1|ps2ClkCount[1]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[1]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SBCTextDisplayRGB:io1|param4[0]                                                                     ; SBCTextDisplayRGB:io1|param4[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; SBCTextDisplayRGB:io1|dispState.dispWrite                                                           ; SBCTextDisplayRGB:io1|dispState.dispWrite                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; SBCTextDisplayRGB:io1|charScanLine[1]                                                               ; SBCTextDisplayRGB:io1|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ram_block1a0~porta_address_reg0  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.220      ; 0.505      ;
; 0.182 ; SBCTextDisplayRGB:io1|dispCharWRData[7]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a4~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.226      ; 0.512      ;
; 0.186 ; SBCTextDisplayRGB:io1|kbInPointer[1]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[1]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|kbInPointer[2]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[2]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|ps2Ctrl                                                                       ; SBCTextDisplayRGB:io1|ps2Ctrl                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|ps2Shift                                                                      ; SBCTextDisplayRGB:io1|ps2Shift                                                                                                                            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|ps2Caps                                                                       ; SBCTextDisplayRGB:io1|ps2Caps                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|ps2ClkCount[0]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[0]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; SBCTextDisplayRGB:io1|ps2ClkCount[3]                                                                ; SBCTextDisplayRGB:io1|ps2ClkCount[3]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; SBCTextDisplayRGB:io1|param2[0]                                                                     ; SBCTextDisplayRGB:io1|param2[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|pixelCount[1]                                                                 ; SBCTextDisplayRGB:io1|pixelCount[1]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|charScanLine[3]                                                               ; SBCTextDisplayRGB:io1|charScanLine[3]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|charScanLine[2]                                                               ; SBCTextDisplayRGB:io1|charScanLine[2]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|charScanLine[0]                                                               ; SBCTextDisplayRGB:io1|charScanLine[0]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|charScanLine[1]                                                               ; SBCTextDisplayRGB:io1|charScanLine[1]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SBCTextDisplayRGB:io1|vActive                                                                       ; SBCTextDisplayRGB:io1|vActive                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|ps2DataOut                                                                    ; SBCTextDisplayRGB:io1|ps2DataOut                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|kbWRParity                                                                    ; SBCTextDisplayRGB:io1|kbWRParity                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|ps2ClkOut                                                                     ; SBCTextDisplayRGB:io1|ps2ClkOut                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|ps2Num                                                                        ; SBCTextDisplayRGB:io1|ps2Num                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|ps2Scroll                                                                     ; SBCTextDisplayRGB:io1|ps2Scroll                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|attBold                                                                       ; SBCTextDisplayRGB:io1|attBold                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|attInverse                                                                    ; SBCTextDisplayRGB:io1|attInverse                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|dispByteSent                                                                  ; SBCTextDisplayRGB:io1|dispByteSent                                                                                                                        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|param1[0]                                                                     ; SBCTextDisplayRGB:io1|param1[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|paramCount[2]                                                                 ; SBCTextDisplayRGB:io1|paramCount[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|paramCount[1]                                                                 ; SBCTextDisplayRGB:io1|paramCount[1]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|paramCount[0]                                                                 ; SBCTextDisplayRGB:io1|paramCount[0]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|param3[0]                                                                     ; SBCTextDisplayRGB:io1|param3[0]                                                                                                                           ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|dispWR                                                                        ; SBCTextDisplayRGB:io1|dispWR                                                                                                                              ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SBCTextDisplayRGB:io1|hActive                                                                       ; SBCTextDisplayRGB:io1|hActive                                                                                                                             ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; SBCTextDisplayRGB:io1|kbInPointer[0]                                                                ; SBCTextDisplayRGB:io1|kbInPointer[0]                                                                                                                      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.209 ; SBCTextDisplayRGB:io1|horizCount[8]                                                                 ; SBCTextDisplayRGB:io1|hSync                                                                                                                               ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a5~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.279      ; 1.728      ;
; 0.217 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a6~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.280      ; 1.736      ;
; 0.225 ; SBCTextDisplayRGB:io1|ps2ClkFiltered                                                                ; SBCTextDisplayRGB:io1|ps2PrevClk                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.045      ; 0.354      ;
; 0.257 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a8~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.287      ; 1.783      ;
; 0.257 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a10~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.289      ; 1.785      ;
; 0.259 ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|address_reg_a[0] ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|out_address_reg_a[0]                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.045      ; 0.388      ;
; 0.260 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a3~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.289      ; 1.788      ;
; 0.264 ; SBCTextDisplayRGB:io1|dispCharWRData[1]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.228      ; 0.596      ;
; 0.266 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a13~porta_we_reg                                             ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.281      ; 1.786      ;
; 0.269 ; SBCTextDisplayRGB:io1|charHoriz[6]                                                                  ; SBCTextDisplayRGB:io1|charHoriz[6]                                                                                                                        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.273 ; SBCTextDisplayRGB:io1|dispState.clearChar                                                           ; SBCTextDisplayRGB:io1|dispState.clearC2                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; SBCTextDisplayRGB:io1|pixelClockCount[0]                                                            ; SBCTextDisplayRGB:io1|pixelCount[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; SBCTextDisplayRGB:io1|ps2WriteByte2[2]                                                              ; SBCTextDisplayRGB:io1|ps2WriteByte[2]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.038      ; 0.397      ;
; 0.276 ; SBCTextDisplayRGB:io1|ps2Byte[3]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[2]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a0~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.288      ; 1.805      ;
; 0.280 ; SBCTextDisplayRGB:io1|cursorVert[3]                                                                 ; SBCTextDisplayRGB:io1|savedCursorVert[3]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; SBCTextDisplayRGB:io1|ps2Byte[4]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[3]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; SBCTextDisplayRGB:io1|dispCharWRData[2]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.228      ; 0.613      ;
; 0.285 ; SBCTextDisplayRGB:io1|ps2Byte[2]                                                                    ; SBCTextDisplayRGB:io1|ps2Byte[1]                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.406      ;
; 0.285 ; SBCTextDisplayRGB:io1|dispCharWRData[3]                                                             ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.228      ; 0.617      ;
; 0.290 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[1]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[1]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; w_cpuClkCount[1]                                                                                    ; w_cpuClkCount[1]                                                                                                                                          ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.044      ; 0.418      ;
; 0.290 ; SBCTextDisplayRGB:io1|cursorHoriz[4]                                                                ; SBCTextDisplayRGB:io1|savedCursorHoriz[4]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; SBCTextDisplayRGB:io1|cursorVert[2]                                                                 ; SBCTextDisplayRGB:io1|savedCursorVert[2]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.411      ;
; 0.296 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[3]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[3]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a1~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.289      ; 1.824      ;
; 0.297 ; SBCTextDisplayRGB:io1|kbWriteTimer[1]                                                               ; SBCTextDisplayRGB:io1|kbWriteTimer[1]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; SBCTextDisplayRGB:io1|kbWriteTimer[18]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[18]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[16]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[16]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[5]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[5]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[9]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[9]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[15]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[15]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SBCTextDisplayRGB:io1|ps2ClkFilter[3]                                                               ; SBCTextDisplayRGB:io1|ps2ClkFilter[3]                                                                                                                     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; SBCTextDisplayRGB:io1|dispAttWRData[7]                                                              ; SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_h772:auto_generated|ram_block1a0~portb_datain_reg0 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.224      ; 0.625      ;
; 0.297 ; w_cpuClock                                                                                          ; InternalRam16K:ram1|altsyncram:altsyncram_component|altsyncram_8jf1:auto_generated|ram_block1a2~porta_we_reg                                              ; w_cpuClock   ; i_clk_50    ; 0.000        ; 1.281      ; 1.817      ;
; 0.298 ; SBCTextDisplayRGB:io1|kbWriteTimer[17]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[17]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; SBCTextDisplayRGB:io1|kbWriteTimer[19]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[19]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[7]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[7]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[8]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[8]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[14]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[14]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[21]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[21]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; SBCTextDisplayRGB:io1|cursBlinkCount[3]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[3]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SBCTextDisplayRGB:io1|cursBlinkCount[7]                                                             ; SBCTextDisplayRGB:io1|cursBlinkCount[7]                                                                                                                   ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SBCTextDisplayRGB:io1|cursBlinkCount[10]                                                            ; SBCTextDisplayRGB:io1|cursBlinkCount[10]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SBCTextDisplayRGB:io1|horizCount[2]                                                                 ; SBCTextDisplayRGB:io1|horizCount[2]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; SBCTextDisplayRGB:io1|horizCount[5]                                                                 ; SBCTextDisplayRGB:io1|horizCount[5]                                                                                                                       ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; SBCTextDisplayRGB:io1|kbWriteTimer[20]                                                              ; SBCTextDisplayRGB:io1|kbWriteTimer[20]                                                                                                                    ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[2]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[2]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[4]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[4]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[6]                                                            ; SBCTextDisplayRGB:io1|kbWatchdogTimer[6]                                                                                                                  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[20]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[20]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[22]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[22]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; SBCTextDisplayRGB:io1|kbWatchdogTimer[24]                                                           ; SBCTextDisplayRGB:io1|kbWatchdogTimer[24]                                                                                                                 ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'w_cpuClock'                                                                                                             ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[1] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 0.671      ; 0.764      ;
; 0.384 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[2] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 0.671      ; 0.764      ;
; 0.384 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[0] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 0.671      ; 0.764      ;
; 0.384 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[3] ; i_clk_50     ; w_cpuClock  ; 0.500        ; 0.671      ; 0.764      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'w_cpuClock'                                                                                                              ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.268 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[1] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 0.797      ; 0.679      ;
; 0.268 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[2] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 0.797      ; 0.679      ;
; 0.268 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[0] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 0.797      ; 0.679      ;
; 0.268 ; SBCTextDisplayRGB:io1|func_reset ; SBCTextDisplayRGB:io1|kbReadPointer[3] ; i_clk_50     ; w_cpuClock  ; -0.500       ; 0.797      ; 0.679      ;
+-------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -15.026   ; 0.121 ; 0.165    ; 0.201   ; -3.201              ;
;  i_clk_50        ; -13.874   ; 0.150 ; N/A      ; N/A     ; -3.201              ;
;  w_cpuClock      ; -15.026   ; 0.121 ; 0.165    ; 0.201   ; -1.487              ;
; Design-wide TNS  ; -5828.861 ; 0.0   ; 0.0      ; 0.0     ; -1361.175           ;
;  i_clk_50        ; -2768.243 ; 0.000 ; N/A      ; N/A     ; -852.597            ;
;  w_cpuClock      ; -3060.618 ; 0.000 ; 0.000    ; 0.000   ; -508.578            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_vid_red     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_grn     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_blu     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_hSync   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vid_vSync   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i_ps2Clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i_ps2Data     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_ps2Clk                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_ps2Data               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_clk_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_vid_red     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_vid_grn     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; o_vid_blu     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_vid_hSync   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_vid_vSync   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; i_ps2Clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; i_ps2Data     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_vid_red     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_vid_grn     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; o_vid_blu     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_hSync   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_vid_vSync   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; i_ps2Clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; i_ps2Data     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_vid_red     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_vid_grn     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_vid_blu     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_vid_hSync   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_vid_vSync   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; i_ps2Clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i_ps2Data     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50   ; 20589041 ; 0        ; 0        ; 0        ;
; w_cpuClock ; i_clk_50   ; 129774   ; 17       ; 0        ; 0        ;
; i_clk_50   ; w_cpuClock ; 697      ; 0        ; 87       ; 0        ;
; w_cpuClock ; w_cpuClock ; 10876377 ; 152      ; 2020     ; 86       ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50   ; 20589041 ; 0        ; 0        ; 0        ;
; w_cpuClock ; i_clk_50   ; 129774   ; 17       ; 0        ; 0        ;
; i_clk_50   ; w_cpuClock ; 697      ; 0        ; 87       ; 0        ;
; w_cpuClock ; w_cpuClock ; 10876377 ; 152      ; 2020     ; 86       ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_clk_50   ; w_cpuClock ; 0        ; 0        ; 4        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_clk_50   ; w_cpuClock ; 0        ; 0        ; 4        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 259   ; 259  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+----------------------------------------------+
; Clock Status Summary                         ;
+------------+------------+------+-------------+
; Target     ; Clock      ; Type ; Status      ;
+------------+------------+------+-------------+
; i_clk_50   ; i_clk_50   ; Base ; Constrained ;
; w_cpuClock ; w_cpuClock ; Base ; Constrained ;
+------------+------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i_ps2Clk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Clk   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i_ps2Clk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ps2Data   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 03 15:52:43 2019
Info: Command: quartus_sta m6809_vga_16K -c Microcomputer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk_50 i_clk_50
    Info (332105): create_clock -period 1.000 -name w_cpuClock w_cpuClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.026           -3060.618 w_cpuClock 
    Info (332119):   -13.874           -2768.243 i_clk_50 
Info (332146): Worst-case hold slack is 0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.254               0.000 i_clk_50 
    Info (332119):     0.444               0.000 w_cpuClock 
Info (332146): Worst-case recovery slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 w_cpuClock 
Info (332146): Worst-case removal slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 w_cpuClock 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -852.597 i_clk_50 
    Info (332119):    -1.487            -508.554 w_cpuClock 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.114           -2871.858 w_cpuClock 
    Info (332119):   -12.592           -2571.982 i_clk_50 
Info (332146): Worst-case hold slack is 0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.208               0.000 i_clk_50 
    Info (332119):     0.337               0.000 w_cpuClock 
Info (332146): Worst-case recovery slack is 0.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.227               0.000 w_cpuClock 
Info (332146): Worst-case removal slack is 0.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.213               0.000 w_cpuClock 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -852.597 i_clk_50 
    Info (332119):    -1.487            -508.578 w_cpuClock 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.015           -1182.299 w_cpuClock 
    Info (332119):    -5.379            -924.983 i_clk_50 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.121               0.000 w_cpuClock 
    Info (332119):     0.150               0.000 i_clk_50 
Info (332146): Worst-case recovery slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 w_cpuClock 
Info (332146): Worst-case removal slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 w_cpuClock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -606.012 i_clk_50 
    Info (332119):    -1.000            -342.000 w_cpuClock 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Tue Sep 03 15:52:48 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


