/*
 * Copyright (C) 2015 Niek Linnenbank
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#ifndef __LIBARCH_ARM_ARMCACHEV7_H
#define __LIBARCH_ARM_ARMCACHEV7_H

#include <Types.h>
#include <Macros.h>
#include <Cache.h>
#include "ARMControl.h"

/**
 * @addtogroup lib
 * @{
 *
 * @addtogroup libarch
 * @{
 *
 * @addtogroup libarch_arm
 * @{
 */

/**
 * ARMv7 cache management implementation.
 *
 * @see ARM Architecture Reference Manual, page xxx
 */
class ARMCacheV7 : public Cache
{
  private:

    /**
     * Defines the cache level type bits
     */
    enum CacheLevelType
    {
        CacheLevelInstruction     = 1,
        CacheLevelData            = 2,
        CacheLevelInstructionData = 3,
        CacheLevelUnified         = 4
    };

  public:

    /**
     * Invalidate the entire cache.
     *
     * @param type Cache type to invalidate.
     *
     * @return Result code
     */
    virtual Result invalidate(Type type);

    /**
     * Clean and invalidate entire cache.
     *
     * This operation will clean and invalidate the
     * entire given cache.
     *
     * @param type Cache type to clean and invalidate.
     *
     * @return Result code
     */
    virtual Result cleanInvalidate(Type type);

    /**
     * Clean and invalidate one memory page.
     *
     * @param type Cache type to clean and invalidate.
     * @param addr Virtual memory address of the page to clean and invalidate
     *
     * @return Result code
     */
    virtual Result cleanInvalidateAddress(Type type, Address addr);

    /**
     * Clean one memory page.
     *
     * @param type Cache type to clean
     * @param addr Virtual memory address of the page to clean and invalidate
     *
     * @return Result code
     */
    virtual Result cleanAddress(Type type, Address addr);

    /**
     * Invalidate one memory page.
     *
     * @param type Cache type to invalidate
     * @param addr Virtual memory address of the page to invalidate
     *
     * @return Result code
     */
    virtual Result invalidateAddress(Type type, Address addr);

  private:

    /**
     * Flush the entire data cache
     *
     * @param clean True to clean cache before invalidation.
     *
     * @return Result code
     */
    Result dataFlush(bool clean);

    /**
     * Get cache level identifier.
     *
     * @return Cache Level Identifier
     */
    u32 getCacheLevelId() const;

    /**
     * Get cache line size in bytes
     *
     * @return Cache line in bytes
     */
    u32 getCacheLineSize() const;

    /**
     * Get cache size.
     *
     * @param level Cache level to get size for
     * @param type Cache type to get size for
     *
     * @return Cache size in bytes
     */
    u32 readCacheSize(u32 level, u32 type) const;

    /**
     * Clean and Invalidate by cache level
     *
     * @param level Cache level
     * @param clean True to clean cache before invalidation.
     *
     * @return Result code
     */
    Result flushLevel(u32 level, bool clean);

  private:

    /** ARM system control processor object */
    ARMControl m_control;
};

namespace Arch
{
    typedef ARMCacheV7 Cache;
};

/**
 * @}
 * @}
 * @}
 */

#endif /* __LIBARCH_ARM_ARMCACHEV7_H */
