$date
	Sat Jun 15 21:54:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 8 ! out [7:0] $end
$var wire 1 " flag_zero $end
$var wire 1 # flag_carry $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 8 & in_a [7:0] $end
$var reg 8 ' in_b [7:0] $end
$var reg 3 ( mode [2:0] $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 8 ) in_a [7:0] $end
$var wire 8 * in_b [7:0] $end
$var wire 3 + mode [2:0] $end
$var wire 8 , out [7:0] $end
$var reg 8 - buf_out [7:0] $end
$var reg 1 # flag_carry $end
$var reg 1 " flag_zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
0$
0#
0"
bx !
$end
#5
1$
#10
0$
b1 '
b1 *
b1111 &
b1111 )
1%
#15
b10000 !
b10000 ,
b10000 -
1$
#20
0$
#25
1$
#30
1$
#35
0$
#40
b1111 !
b1111 ,
b1111 -
1$
b10000 &
b10000 )
b1 (
b1 +
#45
0$
#50
0$
#55
1$
#60
1$
#65
0$
#70
1"
b0 !
b0 ,
b0 -
1$
b1111 '
b1111 *
b11110000 &
b11110000 )
b10 (
b10 +
#75
0$
#80
0$
#85
1$
#90
1$
#95
0$
#100
0"
b11111111 !
b11111111 ,
b11111111 -
1$
b11 (
b11 +
#105
0$
#110
0$
#115
1$
#120
1$
#125
0$
#130
1"
b0 !
b0 ,
b0 -
1$
b1 '
b1 *
b1 &
b1 )
b1 (
b1 +
#135
0$
#140
0$
#145
1$
#150
1$
#155
0$
#160
1$
b11111111 &
b11111111 )
b0 (
b0 +
0%
#165
0$
#170
0$
#175
1$
#180
1$
#185
0$
#190
1$
