Classic Timing Analyzer report for M241
Tue Nov 30 16:33:21 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+---------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.175 ns                                       ; 74161:inst1|f74161:sub|110 ; qd_1                      ; clk_in     ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|110 ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|99   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.168 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|110  ; clk_in     ; clk_in   ; None                        ; None                      ; 2.168 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|9    ; clk_in     ; clk_in   ; None                        ; None                      ; 2.094 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|99   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|110  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.931 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|110 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|9    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|110 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|99  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst1|f74161:sub|110 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst1|f74161:sub|99  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|99   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|110  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|99   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|110  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|9    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|99  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|87   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|99   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|110  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|110  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|87   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.490 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|87  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst1|f74161:sub|110 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst1|f74161:sub|99  ; clk_in     ; clk_in   ; None                        ; None                      ; 1.365 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|87   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.355 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|87   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|110 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.222 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|9    ; clk_in     ; clk_in   ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst1|f74161:sub|87  ; clk_in     ; clk_in   ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|9   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|9    ; clk_in     ; clk_in   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|87  ; clk_in     ; clk_in   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|87   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|99  ; clk_in     ; clk_in   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|99   ; clk_in     ; clk_in   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|110  ; clk_in     ; clk_in   ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+----------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To   ; From Clock ;
+-------+--------------+------------+----------------------------+------+------------+
; N/A   ; None         ; 8.175 ns   ; 74161:inst1|f74161:sub|110 ; qd_1 ; clk_in     ;
; N/A   ; None         ; 8.126 ns   ; 74161:inst1|f74161:sub|87  ; qb_1 ; clk_in     ;
; N/A   ; None         ; 8.120 ns   ; 74161:inst1|f74161:sub|99  ; qc_1 ; clk_in     ;
; N/A   ; None         ; 7.802 ns   ; 74161:inst1|f74161:sub|9   ; qa_1 ; clk_in     ;
; N/A   ; None         ; 7.481 ns   ; 74161:inst|f74161:sub|87   ; qb_2 ; clk_in     ;
; N/A   ; None         ; 7.476 ns   ; 74161:inst|f74161:sub|99   ; qc_2 ; clk_in     ;
; N/A   ; None         ; 7.460 ns   ; 74161:inst|f74161:sub|9    ; qa_2 ; clk_in     ;
; N/A   ; None         ; 7.442 ns   ; 74161:inst|f74161:sub|110  ; qd_2 ; clk_in     ;
+-------+--------------+------------+----------------------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 30 16:33:21 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off M241 -c M241 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" Internal fmax is restricted to 360.1 MHz between source register "74161:inst1|f74161:sub|87" and destination register "74161:inst|f74161:sub|99"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.168 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 7; REG Node = '74161:inst1|f74161:sub|87'
            Info: 2: + IC(0.501 ns) + CELL(0.615 ns) = 1.116 ns; Loc. = LCCOMB_X2_Y18_N8; Fanout = 3; COMB Node = 'inst2'
            Info: 3: + IC(0.400 ns) + CELL(0.544 ns) = 2.060 ns; Loc. = LCCOMB_X2_Y18_N18; Fanout = 1; COMB Node = '74161:inst|f74161:sub|98'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.168 ns; Loc. = LCFF_X2_Y18_N19; Fanout = 3; REG Node = '74161:inst|f74161:sub|99'
            Info: Total cell delay = 1.267 ns ( 58.44 % )
            Info: Total interconnect delay = 0.901 ns ( 41.56 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_in" to destination register is 2.954 ns
                Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 8; CLK Node = 'clk_in'
                Info: 2: + IC(1.263 ns) + CELL(0.666 ns) = 2.954 ns; Loc. = LCFF_X2_Y18_N19; Fanout = 3; REG Node = '74161:inst|f74161:sub|99'
                Info: Total cell delay = 1.691 ns ( 57.24 % )
                Info: Total interconnect delay = 1.263 ns ( 42.76 % )
            Info: - Longest clock path from clock "clk_in" to source register is 2.954 ns
                Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 8; CLK Node = 'clk_in'
                Info: 2: + IC(1.263 ns) + CELL(0.666 ns) = 2.954 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 7; REG Node = '74161:inst1|f74161:sub|87'
                Info: Total cell delay = 1.691 ns ( 57.24 % )
                Info: Total interconnect delay = 1.263 ns ( 42.76 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk_in" to destination pin "qd_1" through register "74161:inst1|f74161:sub|110" is 8.175 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.954 ns
        Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 8; CLK Node = 'clk_in'
        Info: 2: + IC(1.263 ns) + CELL(0.666 ns) = 2.954 ns; Loc. = LCFF_X2_Y18_N15; Fanout = 7; REG Node = '74161:inst1|f74161:sub|110'
        Info: Total cell delay = 1.691 ns ( 57.24 % )
        Info: Total interconnect delay = 1.263 ns ( 42.76 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N15; Fanout = 7; REG Node = '74161:inst1|f74161:sub|110'
        Info: 2: + IC(1.641 ns) + CELL(3.276 ns) = 4.917 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'qd_1'
        Info: Total cell delay = 3.276 ns ( 66.63 % )
        Info: Total interconnect delay = 1.641 ns ( 33.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Tue Nov 30 16:33:21 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


