digraph G {
    "fmodl_BasicBlock_0_Head" -> "fmodl_llvm.experimental.constrained.fmul.f80_2"
    "fmodl_BasicBlock_0_Head" -> "fmodl_BasicBlock_1_Tail"
    "fmodl_BasicBlock_21_Head" -> "fmodl_BasicBlock_21_Head"
    "fmodl_BasicBlock_21_Head" -> "fmodl_BasicBlock_24_Tail"
    "fmodl_BasicBlock_21_Head" -> "fmodl_BasicBlock_23_Head"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_BasicBlock_21_Head"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_llvm.experimental.constrained.fpext.f80.f32_9"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_BasicBlock_16_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_BasicBlock_14_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_BasicBlock_18_Head"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_BasicBlock_24_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_7" -> "fmodl_BasicBlock_23_Head"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_9" -> "fmodl_BasicBlock_21_Head"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_9" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_9" -> "fmodl_BasicBlock_16_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_9" -> "fmodl_BasicBlock_14_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_9" -> "fmodl_BasicBlock_18_Head"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_9" -> "fmodl_BasicBlock_24_Tail"
    "fmodl_llvm.experimental.constrained.fpext.f80.f32_9" -> "fmodl_BasicBlock_23_Head"
    "fmodl_BasicBlock_16_Tail" -> "fmodl_BasicBlock_21_Head"
    "fmodl_BasicBlock_16_Tail" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_BasicBlock_16_Tail" -> "fmodl_BasicBlock_16_Tail"
    "fmodl_BasicBlock_16_Tail" -> "fmodl_BasicBlock_14_Tail"
    "fmodl_BasicBlock_16_Tail" -> "fmodl_BasicBlock_18_Head"
    "fmodl_BasicBlock_16_Tail" -> "fmodl_BasicBlock_24_Tail"
    "fmodl_BasicBlock_16_Tail" -> "fmodl_BasicBlock_23_Head"
    "fmodl_BasicBlock_14_Tail" -> "fmodl_BasicBlock_16_Tail"
    "fmodl_BasicBlock_18_Head" -> "fmodl_BasicBlock_21_Head"
    "fmodl_BasicBlock_18_Head" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_BasicBlock_18_Head" -> "fmodl_BasicBlock_24_Tail"
    "fmodl_BasicBlock_18_Head" -> "fmodl_BasicBlock_23_Head"
    "fmodl_llvm.experimental.constrained.fmul.f80_2" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_llvm.experimental.constrained.fmul.f80_2" -> "fmodl_llvm.experimental.constrained.fmul.f80_2"
    "fmodl_llvm.experimental.constrained.sitofp.f80.i32_5" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_llvm.experimental.constrained.fcmp.f80_4" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_llvm.experimental.constrained.fcmp.f80_4" -> "fmodl_llvm.experimental.constrained.sitofp.f80.i32_5"
    "fmodl_BasicBlock_24_Tail" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_BasicBlock_23_Head" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_BasicBlock_21_Head"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_llvm.experimental.constrained.fpext.f80.f32_7"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_BasicBlock_25_Tail"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_llvm.experimental.constrained.fpext.f80.f32_9"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_BasicBlock_16_Tail"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_BasicBlock_14_Tail"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_BasicBlock_18_Head"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_llvm.experimental.constrained.fmul.f80_2"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_llvm.experimental.constrained.fcmp.f80_4"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_BasicBlock_24_Tail"
    "fmodl_BasicBlock_1_Tail" -> "fmodl_BasicBlock_23_Head"
}
