PLL_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/PLL/ip/PLL_clk_wiz_0_0/PLL_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../riscv_j.gen/sources_1/bd/PLL/ipshared/d0f7"incdir="../../../../riscv_j.gen/sources_1/bd/PLL/ipshared/d0f7"
PLL_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/PLL/ip/PLL_clk_wiz_0_0/PLL_clk_wiz_0_0.v,incdir="$ref_dir/../../../../riscv_j.gen/sources_1/bd/PLL/ipshared/d0f7"incdir="../../../../riscv_j.gen/sources_1/bd/PLL/ipshared/d0f7"
PLL.v,verilog,xil_defaultlib,../../../bd/PLL/sim/PLL.v,incdir="$ref_dir/../../../../riscv_j.gen/sources_1/bd/PLL/ipshared/d0f7"incdir="../../../../riscv_j.gen/sources_1/bd/PLL/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
