# RISC-V emulator written in Rust
Currently working on supporting RV32I instructions.
More instructions will be supported in the future.

## Resources
* https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf
* https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html
* https://github.com/riscv/riscv-opcodes
* https://github.com/michaeljclark/riscv-meta/blob/master/opcodes
