
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010335                       # Number of seconds simulated (Second)
simTicks                                  10334962000                       # Number of ticks simulated (Tick)
finalTick                                 10334962000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    112.76                       # Real time elapsed on the host (Second)
hostTickRate                                 91655838                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8538224                       # Number of bytes of host memory used (Byte)
simInsts                                     12162584                       # Number of instructions simulated (Count)
simOps                                       29296185                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   107864                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     259813                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         10334963                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        29491682                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       19                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       29437936                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1284                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               195510                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            332855                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10283887                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.862530                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.746534                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    165629      1.61%      1.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2299654     22.36%     23.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2872065     27.93%     51.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2261079     21.99%     73.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    392495      3.82%     77.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    991913      9.65%     87.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1029877     10.01%     97.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    267292      2.60%     99.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3883      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10283887                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    8753     90.51%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     90.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     14      0.14%     90.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     90.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      2      0.02%     90.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     6      0.06%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     90.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    563      5.82%     96.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   297      3.07%     99.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                13      0.13%     99.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               23      0.24%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2410      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      17357597     58.96%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           28      0.00%     58.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1427      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          559      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           32      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          395      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1092      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          969      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          938      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          273      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7055648     23.97%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5013746     17.03%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1448      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1374      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       29437936                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.848383                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                9671                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000329                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 69155822                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                29675254                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        29416711                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     14892                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    12144                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             6980                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    29437736                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         7461                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          29428524                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7054061                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      9412                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12068823                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2047686                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5014762                       # Number of stores executed (Count)
system.cpu.numRate                           2.847473                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             810                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           51076                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12162584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      29296185                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.849734                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.849734                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.176839                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.176839                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   35527412                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  20319451                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        9839                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       5238                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    16235655                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    8163965                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  16174414                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       18                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        7060485                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5017105                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2211268                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1896                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2072198                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1059497                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              4721                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1027960                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1026133                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998223                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    1190                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             953                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                136                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              817                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          256                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          194263                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              4341                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10255649                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.856590                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.705588                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1311766     12.79%     12.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3891965     37.95%     50.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1405828     13.71%     64.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          138884      1.35%     65.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            4077      0.04%     65.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1949114     19.01%     84.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            8346      0.08%     84.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1394      0.01%     84.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1544275     15.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10255649                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12162584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               29296185                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12048945                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7037417                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2036455                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       5240                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    29291774                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   706                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          963      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     17242009     58.85%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           21      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1275      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          361      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          308      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          653      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          688      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          813      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          117      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7036602     24.02%     82.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5010363     17.10%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          815      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1165      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     29296185                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1544275                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        5049934                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5049934                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5049934                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5049934                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        12038                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           12038                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        12038                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          12038                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    962455000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    962455000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    962455000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    962455000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5061972                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5061972                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5061972                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5061972                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002378                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002378                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002378                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002378                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 79951.403888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 79951.403888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 79951.403888                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 79951.403888                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         9262                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            4                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          274                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      33.802920                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            4                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          391                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               391                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         9261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          9261                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         9261                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         9261                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         2777                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         2777                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         2777                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2777                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    264178000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    264178000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    264178000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    264178000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000549                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000549                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000549                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000549                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 95130.716601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 95130.716601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 95130.716601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 95130.716601                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    845                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        38997                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           38997                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        11447                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         11447                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    905150000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    905150000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        50444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        50444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.226925                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.226925                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 79073.119595                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 79073.119595                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         9256                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         9256                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2191                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2191                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    208633000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    208633000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.043434                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.043434                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 95222.729347                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 95222.729347                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5010937                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5010937                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          591                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          591                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     57305000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     57305000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5011528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5011528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000118                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000118                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 96962.774958                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 96962.774958                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          586                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          586                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     55545000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     55545000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000117                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 94786.689420                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 94786.689420                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1432.200991                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5052711                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2777                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1819.485416                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1432.200991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.699317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.699317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1932                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          767                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          189                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          929                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.943359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10126721                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10126721                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1443617                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5127606                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    449237                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3258778                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4649                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1024619                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   523                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               29540349                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2448                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2079345                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       12321425                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2072198                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1027459                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8197921                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   10328                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1272                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2043946                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1905                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10283887                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.876847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.283145                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4935849     48.00%     48.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   384307      3.74%     51.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   513686      5.00%     56.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   502107      4.88%     61.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   504139      4.90%     66.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   504351      4.90%     71.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   502814      4.89%     76.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   381094      3.71%     80.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2055540     19.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10283887                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.200504                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.192208                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        2042186                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2042186                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2042186                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2042186                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1760                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1760                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1760                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1760                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    152608999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    152608999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    152608999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    152608999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2043946                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2043946                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2043946                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2043946                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000861                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000861                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000861                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000861                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 86709.658523                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 86709.658523                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 86709.658523                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 86709.658523                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          319                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      39.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 1                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          379                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           379                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          379                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          379                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1381                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1381                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1381                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1381                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    122481999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    122481999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    122481999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    122481999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000676                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000676                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000676                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000676                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 88690.803041                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 88690.803041                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 88690.803041                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 88690.803041                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1124                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2042186                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2042186                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1760                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1760                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    152608999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    152608999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2043946                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2043946                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000861                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000861                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 86709.658523                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 86709.658523                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          379                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          379                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1381                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1381                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    122481999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    122481999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 88690.803041                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 88690.803041                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.566941                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2043566                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1380                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1480.844928                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.566941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4089272                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4089272                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4649                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      66027                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     3649                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               29491701                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  292                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7060485                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5017105                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    19                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       766                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2561                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1810                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3387                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 5197                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 29425325                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                29423691                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  20962491                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  28815236                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.847005                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.727479                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     7002764                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   23068                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   89                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 190                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   5577                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    225                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7037417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.099512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.027862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7029374     99.89%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  341      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  389      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  239      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  241      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  269      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  393      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  444      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  917      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3698      0.05%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                435      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                369      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                179      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              429                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7037417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 7053518                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 5014762                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       412                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        95                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2044125                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       303                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4649                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2073994                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   96847                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1999                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3076100                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5030298                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               29521767                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1849                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  10385                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    419                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                4890605                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            42986971                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    99847299                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 35680778                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     13609                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              42563130                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   423832                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      43                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13038963                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         38200119                       # The number of ROB reads (Count)
system.cpu.rob.writes                        59009251                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12162584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   29296185                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    35                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 3571                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty            392                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1577                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 586                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                586                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            3572                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3884                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port         6399                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    10283                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        88320                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       202752                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    291072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 1                       # Total snoops (Count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                4158                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000722                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.026854                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      4155     99.93%     99.93% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         3      0.07%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  4158                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              6911000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4140000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             8332998                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            6127                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         1970                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               204                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               191                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  395                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              204                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              191                       # number of overall hits (Count)
system.l2cache.overallHits::total                 395                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1176                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            2586                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3762                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1176                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           2586                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3762                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    114038000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    251757000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     365795000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    114038000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    251757000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    365795000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1380                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          2777                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             4157                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1380                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         2777                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            4157                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.852174                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.931221                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.904980                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.852174                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.931221                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.904980                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 96971.088435                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 97353.828306                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 97234.183945                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 96971.088435                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 97353.828306                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 97234.183945                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrMisses::cpu.inst         1176                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         2586                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           3762                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1176                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         2586                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          3762                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     90538000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    200037000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    290575000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     90538000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    200037000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    290575000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.852174                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.931221                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.904980                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.852174                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.931221                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.904980                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 76988.095238                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 77353.828306                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 77239.500266                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 76988.095238                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 77353.828306                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 77239.500266                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu.data            34                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               34                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          552                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            552                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     53053000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     53053000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          586                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          586                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.941980                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.941980                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 96110.507246                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 96110.507246                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          552                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          552                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     42013000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     42013000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.941980                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.941980                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 76110.507246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 76110.507246                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          204                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          157                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          361                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1176                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2034                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3210                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    114038000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    198704000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    312742000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         2191                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         3571                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.852174                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.928343                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.898908                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 96971.088435                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 97691.248771                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 97427.414330                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1176                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2034                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3210                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     90538000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    158024000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    248562000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.852174                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.928343                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.898908                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 76988.095238                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77691.248771                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 77433.644860                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks          392                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total          392                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks          392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total          392                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2438.514700                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    6124                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  3761                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.628290                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   858.107317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1580.407383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.052375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.096460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.148835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         3761                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             118                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             788                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             406                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            2449                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.229553                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 52761                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                52761                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples      1175.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2586.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000671500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                10147                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3761                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3761                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.94                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3761                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2780                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      767                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      196                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   240704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               23290264.63764453                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    10334857000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2747901.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        75200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       165504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7276272.520402107388                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 16013992.117242425680                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1175                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2586                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     30248250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     67321250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25743.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26032.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        75200                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       165504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          240704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        75200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        75200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2586                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3761                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         7276273                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        16013992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           23290265                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      7276273                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        7276273                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        7276273                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       16013992                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          23290265                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3761                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           188                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          329                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 27050750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               18805000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            97569500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7192.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25942.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3141                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          616                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   388.883117                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   235.397182                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   361.536233                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          170     27.60%     27.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          144     23.38%     50.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           62     10.06%     61.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           47      7.63%     68.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           30      4.87%     73.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           22      3.57%     77.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           17      2.76%     79.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           18      2.92%     82.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          106     17.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          616                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 240704                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                23.290265                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2249100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1187835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        14329980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 815627280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    272872110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3738838560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4845104865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    468.807226                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   9717564250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    345020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    272377750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2177700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1149885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        12523560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 815627280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    292632870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3722197920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4846309215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    468.923758                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   9674240750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    345020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    315701250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3209                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                552                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               552                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3209                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         7522                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         7522                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7522                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       240704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       240704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   240704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3761                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3761    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3761                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10334962000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             3761000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           19907500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3761                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
