<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <title>Matt Hartnett — Résumé</title>
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <style>
    /* --- Page + print tuning --- */
    @page { size: letter; margin: 0.55in; }
    :root {
      --ink: #111;
      --muted: #444;
      --rule: #c9c9c9; /* light separators like the PDF */
      --accent: #0b57d0; /* link color on screen only */
    }
    html, body { padding: 0; margin: 0; }
    body {
      font-family: system-ui, -apple-system, Segoe UI, Roboto, Helvetica, Arial, "Noto Sans", sans-serif;
      color: var(--ink);
      font-size: 10pt;              /* compact body */
      line-height: 1.28;            /* tight but readable */
      -webkit-print-color-adjust: exact; print-color-adjust: exact;
    }

    /* --- Global spacing helpers --- */
    .container { max-width: 8.5in; margin: 0 auto; }
    .row { display: flex; gap: .5rem; flex-wrap: wrap; align-items: baseline; }
    .tight { margin: 0; }
    .mt-4 { margin-top: .4rem; }
    .mb-2 { margin-bottom: .2rem; }

    /* --- Header --- */
    header { display: grid; grid-template-columns: 1fr; row-gap: .2rem; }
    h1 { font-size: 20pt; letter-spacing: .2px; margin: 0 0 .1rem 0; }
    .contact { color: var(--muted); font-size: 9.2pt; }
    .contact a { color: var(--accent); text-decoration: none; }
    .contact a:hover { text-decoration: underline; }

    /* --- Section headings with thin rule (PDF-like) --- */
    h2 {
      font-size: 11pt;
      margin: .7rem 0 .2rem;
      font-weight: 700;
      letter-spacing: .3px;
      text-transform: uppercase;
      border-bottom: 1px solid var(--rule);
      padding-bottom: .12rem;
    }

    /* --- Two-col job rows --- */
    .two-col { display: grid; grid-template-columns: 1fr auto; column-gap: .6rem; }
    .role { font-weight: 700; }
    .where { color: var(--muted); }
    .when { color: var(--muted); white-space: nowrap; }

    /* --- Lists: compact bullets --- */
    ul { margin: .15rem 0 .35rem 1.05rem; }
    li { margin: 0 0 .15rem 0; }

    /* --- Job block spacing --- */
    .job { margin: 0 0 .35rem 0; }

    /* --- Projects layout: title + sub-bullets --- */
    .project { margin-bottom: .28rem; }
    .project-title { font-weight: 700; }
    .project ul { margin-top: .12rem; }

    /* --- Utilities for print: keep blocks together --- */
    .avoid-break { break-inside: avoid; page-break-inside: avoid; }

    /* --- Small labels --- */
    .muted { color: var(--muted); }

    @media print {
      a { color: inherit; text-decoration: none; }
      .contact a { text-decoration: none; }
    }
  </style>
</head>
<body>
  <div class="container">
    <header>
      <h1 class="tight">Matt Hartnett</h1>
      <div class="contact">
        <span><strong>Email:</strong> <a href="mailto:matthew.e.hartnett@gmail.com">matthew.e.hartnett@gmail.com</a></span>
        &nbsp;•&nbsp;
        <span><strong>GitHub:</strong> <a href="https://github.com/hartnettmatt">github.com/hartnettmatt</a></span>
        &nbsp;•&nbsp;
        <span><strong>LinkedIn:</strong> <a href="https://www.linkedin.com/in/hartnettmatt">linkedin.com/in/hartnettmatt</a></span>
      </div>
    </header>

    <!-- Skills -->
    <section class="avoid-break">
      <h2>Skills</h2>
      <ul class="tight">
        <li><strong>Digital Design:</strong> SystemVerilog RTL, Vivado, DSP, tcl, VHDL, Quartus, Libero</li>
        <li><strong>Digital Verification:</strong> SystemVerilog TB, Cocotb, Verilator, xsim, Modelsim</li>
        <li><strong>Circuit Design and Analysis:</strong> LTSpice, Advanced Design System, Soldering, Solidworks Electrical, DipTrace, Eagle</li>
        <li><strong>Software Development:</strong> Python, C++, Embedded C, Java</li>
        <li><strong>Linux Development:</strong> Ubuntu, Fedora, Buildroot, Yocto, PetaLinux</li>
        <li><strong>Embedded Programming:</strong> Embedded C, Codasip, Arduino, Raspberry Pi</li>
        <li><strong>Web Development:</strong> HTML, CSS, Javascript, PHP, SQL</li>
        <li><strong>Software Systems:</strong> Git, CI/CD, Matlab, Simulink Real-time, OpenCV, SVN</li>
        <li><strong>General:</strong> Debugging and problem solving for all architectures listed above</li>
        <li><strong>Project Management Tools:</strong> Agile PLM, Confluence, DOORS NG, OpenText MBPM</li>
      </ul>
    </section>

    <!-- Experience -->
    <section>
      <h2>Experience</h2>

      <div class="job avoid-break">
        <div class="two-col">
          <div>
            <div class="role">Embedded Systems Engineer • FIRST RF</div>
            <div class="where">Boulder</div>
          </div>
          <div class="when">10/2024–Present</div>
        </div>
        <ul>
          <li>Architected and implemented the full FPGA/HDL stack for a production radar system, owning design from module level RTL to system integration (SystemVerilog, Vivado).</li>
          <li>Delivered a new DSP pipeline that increased usable bandwidth 4×, improved SNR by ~20 dB, reduced logic utilization, and lowered end to end latency; modeled algorithms in Python/NumPy and verified with exhaustive testbenches.</li>
          <li>Engineered a cycle accurate, latency constrained data path to meet strict radar timeline requirements; performed both simulation based and on hardware validation in partnership with embedded/software teams.</li>
          <li>Modernized the internal HDL build system, enabling Verilator + cocotb flows; authored FIRST RF’s first cocotb testbenches and led full team adoption.</li>
        </ul>
      </div>

      <div class="job avoid-break">
        <div class="two-col">
          <div>
            <div class="role">Electrical Engineer II • Laboratory for Atmospheric and Space Physics</div>
            <div class="where">CU Boulder</div>
          </div>
          <div class="when">06/2022–10/2024</div>
        </div>
        <ul>
          <li>Designed high reliability test equipment for the <strong>Libera</strong> scientific mission.</li>
          <li>Built systems from the ground up, including hardware, firmware, and software.</li>
          <li>Operated with minimal oversight as the cognizant engineer for multiple projects.</li>
        </ul>
      </div>

      <div class="job avoid-break">
        <div class="two-col">
          <div>
            <div class="role">Electrical Engineering Intern • Laboratory for Atmospheric and Space Physics</div>
            <div class="where">CU Boulder</div>
          </div>
          <div class="when">01/2021–06/2022</div>
        </div>
        <ul>
          <li>Wrote low-level, hardware interface flight software for the <strong>SPRITE</strong> cubesat mission.</li>
          <li>Developed an FPGA solution to test the scientific instrument on the ground.</li>
          <li>Wrote an image compression algorithm that reduced the scientific data to 1/10th.</li>
        </ul>
      </div>

      <div class="job avoid-break">
        <div class="two-col">
          <div>
            <div class="role">Teaching Assistant • Circuits 1 for Engineers</div>
            <div class="where">CU Boulder</div>
          </div>
          <div class="when">08/2021–12/2021</div>
        </div>
        <ul>
          <li>Provided support to students in lab and in office hours.</li>
          <li>Graded lab reports and created answer keys.</li>
          <li>Developed midterm questions and helped course organization.</li>
        </ul>
      </div>

      <div class="job avoid-break">
        <div class="two-col">
          <div>
            <div class="role">IT Technician — Leeds School of Business</div>
            <div class="where">CU Boulder</div>
          </div>
          <div class="when">01/2020–01/2021</div>
        </div>
        <ul>
          <li>Installed and configured hardware and software for workstations and classrooms.</li>
          <li>Communicated technical information through emails and phone calls.</li>
        </ul>
      </div>

      <div class="job avoid-break">
        <div class="two-col">
          <div>
            <div class="role">Robotics Research Assistant • Advanced Robotics Perception Group</div>
            <div class="where">CU Boulder</div>
          </div>
          <div class="when">09/2019–05/2020</div>
        </div>
        <ul>
          <li>Worked with a large team building a complex navigation robot.</li>
          <li>Used OpenCV for object detection and identification, specifically heat signatures of human dummies, phones, and vents with &gt;80% accuracy.</li>
        </ul>
      </div>
    </section>

    <!-- Education -->
    <section class="avoid-break">
      <h2>Education</h2>
      <ul>
        <li><strong>MSEE, Embedded Systems Engineering (In Progress)</strong> — University of Colorado Boulder — <span class="muted">08/2023–Present • Boulder, Colorado</span></li>
        <li><strong>BS, Electrical and Computer Engineering</strong> — University of Colorado Boulder — <span class="muted">08/2019–05/2022 • Boulder, Colorado</span></li>
      </ul>
    </section>

    <!-- Projects -->
    <section>
      <h2>Projects</h2>

      <div class="project avoid-break">
        <div class="project-title">Skyler Phased Array RADAR</div>
        <ul>
          <li>Designed the end to end DSP chain and datapath (filtering, decimation/interpolation, mixing, 1 Gb/s Ethernet framing), then implemented cycle-accurate RTL with thorough TB coverage.</li>
          <li>Built a layered verification strategy (SystemVerilog TB + cocotb on Verilator) to catch interface, timing, and algorithmic defects early; mirrored tests on hardware for parity.</li>
          <li>Drove cross functional integration and bring up with embedded and application software, closing timing on high utilization designs while meeting radar timeline constraints.</li>
        </ul>
      </div>

      <div class="project avoid-break">
        <div class="project-title">Libera SSIM</div>
        <ul>
          <li>Led the design of an advanced, high reliability test fixture used to validate the performance of the Libera instrument.</li>
          <li>Created a test rack to simulate the JPSS-3 spacecraft with 100% of interfaces accurately recreated to maximize “test as you fly” ideology.</li>
          <li>Integrated a precisely synchronized FPGA with &lt;10 ns timing error.</li>
        </ul>
      </div>

      <div class="project avoid-break">
        <div class="project-title">Libera EL Lifetest</div>
        <ul>
          <li>Prepared and implemented the test bed for a 5-year pre‑flight motor verification test.</li>
          <li>Designed a custom PCB and multiple harnesses to integrate dozens of components into a cohesive system.</li>
        </ul>
      </div>

      <div class="project avoid-break">
        <div class="project-title">Senior Design Capstone (FRANKLIN)</div>
        <ul>
          <li>Team lead for a phase‑coherent remote sensing system.</li>
          <li>Developed FPGA‑based data collection and storage.</li>
        </ul>
      </div>

      <div class="project avoid-break">
        <div class="project-title">GSE Detector Readout</div>
        <ul>
          <li>Used an FPGA to read detector data at full speed and stream over 100 Mb/s Ethernet to a PC for live readout.</li>
          <li>Implemented a MicroBlaze processor on a Spartan‑7 FPGA to run the TCP stack in C.</li>
        </ul>
      </div>

      <div class="project avoid-break">
        <div class="project-title">3D Drone Mapping Simulation</div>
        <ul>
          <li>Autonomously mapped 3D environments in Webots.</li>
          <li>Planned exploration with a rapidly‑exploring random tree to target unmapped areas.</li>
        </ul>
      </div>

      <div class="project avoid-break">
        <div class="project-title">5‑Stage RISC‑V Processor</div>
        <ul>
          <li>Built a fully functional processor in Codasip using C++, then adapted to synthesizable RTL with I/O management and off‑chip RAM access.</li>
          <li>Achieved 100% verification coverage; designed with full ISA support and ECC memory.</li>
        </ul>
      </div>
    </section>

    <!-- References -->
    <section class="avoid-break">
      <h2>References</h2>
      <ul>
        <li><strong>Dominic Doty</strong> — Software Development Engineer, Amazon — <a href="mailto:doty.dominic@gmail.com">doty.dominic@gmail.com</a> — (303) 704‑8313</li>
        <li><strong>Jack Williams, PhD</strong> — Senior Electrical Engineer, Blue Canyon Technologies — (303) 735‑8727</li>
      </ul>
    </section>
  </div>
</body>
</html>
