{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1507610066535 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507610066538 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1507610068405 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1507610068468 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507610068489 ""}
{ "Info" "" "" "2017.10.09.22:35:16 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.10.09.22:35:16 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1507610116519 ""}
{ "Info" "" "" "2017.10.09.22:35:16 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.10.09.22:35:16 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1507610116549 ""}
{ "Info" "soc_system_generation.rpt" "" "2017.10.09.22:36:05 Info: Saving generation log to C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Saving generation log to C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1507610165505 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1507610165506 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: qsys-generate C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.10.09.22:36:05 Info: qsys-generate C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1507610165514 ""}
{ "Info" "soc_system.qsys" "" "2017.10.09.22:36:05 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1507610165616 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Reading input file" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Reading input file" 0 0 "Shell" 0 -1 1507610165781 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding ILC \[interrupt_latency_counter 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding ILC \[interrupt_latency_counter 16.1\]" 0 0 "Shell" 0 -1 1507610165785 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1507610165787 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding button_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding button_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610165788 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1507610165789 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1507610165793 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1507610165796 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610165799 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1507610165800 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610165801 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1507610165803 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610165805 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1507610165807 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1507610165810 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1507610165814 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610165827 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1507610165827 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1507610165830 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1507610165831 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding led_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding led_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610165832 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1507610165833 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.1\]" 0 0 "Shell" 0 -1 1507610165835 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1507610165845 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1507610165849 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1507610165850 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Building connections" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Building connections" 0 0 "Shell" 0 -1 1507610165851 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1507610165858 ""}
{ "Info" "" "" "2017.10.09.22:36:05 Info: Validating" {  } {  } 0 0 "2017.10.09.22:36:05 Info: Validating" 0 0 "Shell" 0 -1 1507610165861 ""}
{ "Info" "" "" "2017.10.09.22:36:20 Info: Done reading input file" {  } {  } 0 0 "2017.10.09.22:36:20 Info: Done reading input file" 0 0 "Shell" 0 -1 1507610180116 ""}
{ "Info" "" "" "2017.10.09.22:36:25 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.09.22:36:25 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507610185406 ""}
{ "Info" "" "" "2017.10.09.22:36:25 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.09.22:36:25 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507610185407 ""}
{ "Info" "" "" "2017.10.09.22:36:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.09.22:36:25 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507610185407 ""}
{ "Info" "" "" "2017.10.09.22:36:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.09.22:36:25 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507610185408 ""}
{ "Info" "" "" "2017.10.09.22:36:25 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.09.22:36:25 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1507610185414 ""}
{ "Info" "" "" "2017.10.09.22:36:25 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.10.09.22:36:25 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1507610185415 ""}
{ "Info" "" "" "2017.10.09.22:36:25 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.10.09.22:36:25 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1507610185416 ""}
{ "Info" "" "" "2017.10.09.22:36:29 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2017.10.09.22:36:29 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1507610189873 ""}
{ "Info" "" "" "2017.10.09.22:36:37 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2017.10.09.22:36:37 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1507610197095 ""}
{ "Info" "" "" "2017.10.09.22:36:43 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.10.09.22:36:43 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1507610203573 ""}
{ "Info" "" "" "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1507610205368 ""}
{ "Info" "" "" "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507610205370 ""}
{ "Info" "" "" "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507610205370 ""}
{ "Info" "" "" "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2017.10.09.22:36:45 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1507610205371 ""}
{ "Warning" "" "" "2017.10.09.22:36:46 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.09.22:36:46 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507610206147 ""}
{ "Warning" "" "" "2017.10.09.22:36:46 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.09.22:36:46 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507610206147 ""}
{ "Warning" "" "" "2017.10.09.22:36:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.09.22:36:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507610206154 ""}
{ "Warning" "" "" "2017.10.09.22:36:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.09.22:36:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507610206155 ""}
{ "Info" "" "" "2017.10.09.22:36:54 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2017.10.09.22:36:54 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1507610214611 ""}
{ "Info" "" "" "2017.10.09.22:36:54 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.09.22:36:54 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507610214670 ""}
{ "Info" "  ]" "" "2017.10.09.22:36:54 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0002_button_pio_gen" {  } {  } 0 0 "2017.10.09.22:36:54 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0002_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0002_button_pio_gen" 0 0 "Shell" 0 -1 1507610214670 ""}
{ "Info" "" "" "2017.10.09.22:36:56 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.09.22:36:56 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507610216394 ""}
{ "Info" "" "" "2017.10.09.22:36:56 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2017.10.09.22:36:56 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1507610216406 ""}
{ "Info" "" "" "2017.10.09.22:36:56 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.09.22:36:56 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507610216429 ""}
{ "Info" "  ]" "" "2017.10.09.22:36:56 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0003_dipsw_pio_gen" {  } {  } 0 0 "2017.10.09.22:36:56 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0003_dipsw_pio_gen" 0 0 "Shell" 0 -1 1507610216430 ""}
{ "Info" "" "" "2017.10.09.22:36:56 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.09.22:36:56 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507610216913 ""}
{ "Info" "" "" "2017.10.09.22:36:56 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2017.10.09.22:36:56 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1507610216920 ""}
{ "Info" "" "" "2017.10.09.22:36:57 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2017.10.09.22:36:57 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1507610217377 ""}
{ "Info" "" "" "2017.10.09.22:36:57 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.10.09.22:36:57 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1507610217516 ""}
{ "Info" "" "" "2017.10.09.22:36:58 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.09.22:36:58 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507610218845 ""}
{ "Info" "" "" "2017.10.09.22:36:59 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.09.22:36:59 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507610219766 ""}
{ "Info" "" "" "2017.10.09.22:37:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.10.09.22:37:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1507610221914 ""}
{ "Info" "" "" "2017.10.09.22:37:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.09.22:37:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507610221955 ""}
{ "Info" "  ]" "" "2017.10.09.22:37:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0004_jtag_uart_gen" {  } {  } 0 0 "2017.10.09.22:37:01 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0004_jtag_uart_gen" 0 0 "Shell" 0 -1 1507610221955 ""}
{ "Info" "" "" "2017.10.09.22:37:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.09.22:37:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507610222605 ""}
{ "Info" "" "" "2017.10.09.22:37:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.10.09.22:37:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1507610222611 ""}
{ "Info" "" "" "2017.10.09.22:37:02 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.09.22:37:02 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507610222643 ""}
{ "Info" "  ]" "" "2017.10.09.22:37:02 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0005_led_pio_gen" {  } {  } 0 0 "2017.10.09.22:37:02 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0005_led_pio_gen" 0 0 "Shell" 0 -1 1507610222643 ""}
{ "Info" "" "" "2017.10.09.22:37:03 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.09.22:37:03 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507610223105 ""}
{ "Info" "" "" "2017.10.09.22:37:03 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2017.10.09.22:37:03 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1507610223109 ""}
{ "Info" "" "" "2017.10.09.22:37:03 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2017.10.09.22:37:03 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1507610223127 ""}
{ "Info" "" "" "2017.10.09.22:37:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.10.09.22:37:03 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1507610223175 ""}
{ "Info" "" "" "2017.10.09.22:37:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610224078 ""}
{ "Info" "" "" "2017.10.09.22:37:04 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.10.09.22:37:04 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1507610224788 ""}
{ "Info" "" "" "2017.10.09.22:37:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:06 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610226676 ""}
{ "Info" "" "" "2017.10.09.22:37:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610227176 ""}
{ "Info" "" "" "2017.10.09.22:37:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610227511 ""}
{ "Info" "" "" "2017.10.09.22:37:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610227820 ""}
{ "Info" "" "" "2017.10.09.22:37:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610228285 ""}
{ "Info" "" "" "2017.10.09.22:37:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610228558 ""}
{ "Info" "" "" "2017.10.09.22:37:10 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.10.09.22:37:10 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1507610230672 ""}
{ "Info" "" "" "2017.10.09.22:37:11 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2017.10.09.22:37:11 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1507610231397 ""}
{ "Info" "" "" "2017.10.09.22:37:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:37:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610232236 ""}
{ "Info" "" "" "2017.10.09.22:37:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2017.10.09.22:37:12 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1507610232634 ""}
{ "Info" "" "" "2017.10.09.22:37:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.10.09.22:37:12 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1507610232673 ""}
{ "Info" "" "" "2017.10.09.22:37:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.10.09.22:37:12 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1507610232692 ""}
{ "Info" "" "" "2017.10.09.22:37:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2017.10.09.22:37:12 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1507610232707 ""}
{ "Info" "" "" "2017.10.09.22:37:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.10.09.22:37:12 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1507610232765 ""}
{ "Info" "" "" "2017.10.09.22:37:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.10.09.22:37:12 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1507610232949 ""}
{ "Info" "" "" "2017.10.09.22:37:13 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.10.09.22:37:13 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1507610233033 ""}
{ "Info" "" "" "2017.10.09.22:37:13 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.10.09.22:37:13 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1507610233067 ""}
{ "Info" "" "" "2017.10.09.22:37:13 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.10.09.22:37:13 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1507610233117 ""}
{ "Info" "" "" "2017.10.09.22:37:13 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.10.09.22:37:13 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1507610233144 ""}
{ "Info" "" "" "2017.10.09.22:37:13 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.10.09.22:37:13 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1507610233185 ""}
{ "Info" "" "" "2017.10.09.22:37:13 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.10.09.22:37:13 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1507610233238 ""}
{ "Info" "" "" "2017.10.09.22:37:13 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.10.09.22:37:13 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1507610233266 ""}
{ "Info" "" "" "2017.10.09.22:38:59 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.10.09.22:38:59 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1507610339130 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.09.22:38:59 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:38:59 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610339379 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.09.22:38:59 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:38:59 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610339387 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.10.09.22:38:59 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:38:59 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610339389 ""}
{ "Info" "" "" "2017.10.09.22:39:01 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.10.09.22:39:01 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1507610341824 ""}
{ "Info" "" "" "2017.10.09.22:39:01 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2017.10.09.22:39:01 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1507610341837 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341838 ""}
{ "Info" "" "" "2017.10.09.22:39:01 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2017.10.09.22:39:01 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1507610341861 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341878 ""}
{ "Info" "" "" "2017.10.09.22:39:01 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2017.10.09.22:39:01 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1507610341886 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341888 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341888 ""}
{ "Info" "" "" "2017.10.09.22:39:01 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:39:01 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610341929 ""}
{ "Info" "" "" "2017.10.09.22:39:01 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.09.22:39:01 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507610341976 ""}
{ "Info" "" "" "2017.10.09.22:39:01 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2017.10.09.22:39:01 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1507610341990 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341991 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341992 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341993 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341994 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341995 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341995 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341996 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341997 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341997 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:01 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610341998 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610342006 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610342075 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610342105 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507610342139 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610342274 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610342338 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507610342704 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1507610342733 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610342735 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1507610342737 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610342738 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610342768 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507610342825 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1507610342866 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610342912 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610342912 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610342925 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610342967 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:02 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610342980 ""}
{ "Info" "" "" "2017.10.09.22:39:02 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.09.22:39:02 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507610342995 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610343040 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343058 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1507610343079 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343104 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343105 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343105 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610343139 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507610343242 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610343261 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610343304 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343337 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507610343346 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610343409 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343440 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1507610343485 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343511 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343512 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610343561 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507610343637 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610343645 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610343703 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343722 ""}
{ "Info" "" "" "2017.10.09.22:39:03 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:39:03 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610343743 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:03 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610343769 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.09.22:39:04 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507610344091 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.10.09.22:39:04 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1507610344304 ""}
{ "Info" "verbosity_pkg.sv" "" "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610344305 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610344305 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610344306 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610344306 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610344307 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610344307 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1507610344308 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.09.22:39:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507610344372 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.09.22:39:04 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507610344400 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" {  } {  } 0 0 "2017.10.09.22:39:04 Info: soc_system: Done \"soc_system\" with 65 modules, 192 files" 0 0 "Shell" 0 -1 1507610344421 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.09.22:39:04 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1507610344541 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1507610344542 ""}
{ "Info" "" "" "2017.10.09.22:39:04 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.10.09.22:39:04 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1507610344542 ""}
{ "Info" " --use-relative-paths=true" "" "2017.10.09.22:39:04 Info: sim-script-gen --spd=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:04 Info: sim-script-gen --spd=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610344542 ""}
{ "Info" " --use-relative-paths=true" "" "2017.10.09.22:39:04 Info: Doing: ip-make-simscript --spd=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:04 Info: Doing: ip-make-simscript --spd=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610344560 ""}
{ "Info" " directory:" "" "2017.10.09.22:39:09 Info: Generating the following file(s) for MODELSIM simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Generating the following file(s) for MODELSIM simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610349106 ""}
{ "Info" "msim_setup.tcl" "" "2017.10.09.22:39:09 Info:     mentor" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     mentor" 0 0 "Shell" 0 -1 1507610349133 ""}
{ "Info" " directory:" "" "2017.10.09.22:39:09 Info: Generating the following file(s) for VCS simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Generating the following file(s) for VCS simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610349159 ""}
{ "Info" "vcs_setup.sh" "" "2017.10.09.22:39:09 Info:     synopsys/vcs" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1507610349175 ""}
{ "Info" " directory:" "" "2017.10.09.22:39:09 Info: Generating the following file(s) for VCSMX simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Generating the following file(s) for VCSMX simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610349201 ""}
{ "Info" "synopsys_sim.setup" "" "2017.10.09.22:39:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1507610349211 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.10.09.22:39:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1507610349223 ""}
{ "Info" " directory:" "" "2017.10.09.22:39:09 Info: Generating the following file(s) for NCSIM simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Generating the following file(s) for NCSIM simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610349285 ""}
{ "Info" "cds.lib" "" "2017.10.09.22:39:09 Info:     cadence" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     cadence" 0 0 "Shell" 0 -1 1507610349294 ""}
{ "Info" "hdl.var" "" "2017.10.09.22:39:09 Info:     cadence" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     cadence" 0 0 "Shell" 0 -1 1507610349677 ""}
{ "Info" "ncsim_setup.sh" "" "2017.10.09.22:39:09 Info:     cadence" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     cadence" 0 0 "Shell" 0 -1 1507610349686 ""}
{ "Info" " directory" "" "2017.10.09.22:39:09 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1507610349686 ""}
{ "Info" " directory:" "" "2017.10.09.22:39:09 Info: Generating the following file(s) for RIVIERA simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Generating the following file(s) for RIVIERA simulator in C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610349709 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.10.09.22:39:09 Info:     aldec" {  } {  } 0 0 "2017.10.09.22:39:09 Info:     aldec" 0 0 "Shell" 0 -1 1507610349732 ""}
{ "Info" "." "" "2017.10.09.22:39:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2017.10.09.22:39:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1507610349733 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.10.09.22:39:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1507610349733 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.10.09.22:39:09 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1507610349733 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1507610349733 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: qsys-generate C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.10.09.22:39:09 Info: qsys-generate C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1507610349734 ""}
{ "Info" "soc_system.qsys" "" "2017.10.09.22:39:09 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1507610349742 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Reading input file" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Reading input file" 0 0 "Shell" 0 -1 1507610349960 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding ILC \[interrupt_latency_counter 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding ILC \[interrupt_latency_counter 16.1\]" 0 0 "Shell" 0 -1 1507610349970 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1507610349970 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding button_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding button_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610349971 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1507610349971 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1507610349972 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1507610349972 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610349973 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1507610349973 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610349973 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1507610349973 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610349974 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1507610349974 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1507610349975 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1507610349980 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610349994 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1507610349994 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1507610349995 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1507610349995 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding led_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding led_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610349996 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1507610349996 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.1\]" 0 0 "Shell" 0 -1 1507610349997 ""}
{ "Info" "" "" "2017.10.09.22:39:09 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.10.09.22:39:09 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1507610349998 ""}
{ "Info" "" "" "2017.10.09.22:39:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1507610350000 ""}
{ "Info" "" "" "2017.10.09.22:39:10 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.10.09.22:39:10 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1507610350000 ""}
{ "Info" "" "" "2017.10.09.22:39:10 Info: Building connections" {  } {  } 0 0 "2017.10.09.22:39:10 Info: Building connections" 0 0 "Shell" 0 -1 1507610350001 ""}
{ "Info" "" "" "2017.10.09.22:39:10 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.09.22:39:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1507610350005 ""}
{ "Info" "" "" "2017.10.09.22:39:10 Info: Validating" {  } {  } 0 0 "2017.10.09.22:39:10 Info: Validating" 0 0 "Shell" 0 -1 1507610350006 ""}
{ "Info" "" "" "2017.10.09.22:39:24 Info: Done reading input file" {  } {  } 0 0 "2017.10.09.22:39:24 Info: Done reading input file" 0 0 "Shell" 0 -1 1507610364503 ""}
{ "Info" "" "" "2017.10.09.22:39:28 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.09.22:39:28 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507610368938 ""}
{ "Info" "" "" "2017.10.09.22:39:28 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.09.22:39:28 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507610368939 ""}
{ "Info" "" "" "2017.10.09.22:39:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.09.22:39:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507610368939 ""}
{ "Info" "" "" "2017.10.09.22:39:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.09.22:39:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507610368939 ""}
{ "Info" "" "" "2017.10.09.22:39:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.09.22:39:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1507610368942 ""}
{ "Info" "" "" "2017.10.09.22:39:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.10.09.22:39:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1507610368943 ""}
{ "Info" "" "" "2017.10.09.22:39:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.10.09.22:39:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1507610368943 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.09.22:39:29 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1507610369567 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1507610369567 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info:" {  } {  } 0 0 "2017.10.09.22:39:29 Info:" 0 0 "Shell" 0 -1 1507610369567 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1507610369568 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: qsys-generate C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2017.10.09.22:39:29 Info: qsys-generate C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\EELE475\\JG\\lab4\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1507610369568 ""}
{ "Info" "soc_system.qsys" "" "2017.10.09.22:39:29 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1507610369572 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Reading input file" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Reading input file" 0 0 "Shell" 0 -1 1507610369720 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding ILC \[interrupt_latency_counter 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding ILC \[interrupt_latency_counter 16.1\]" 0 0 "Shell" 0 -1 1507610369723 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module ILC" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1507610369723 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding button_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding button_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610369723 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module button_pio" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1507610369723 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1507610369724 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1507610369724 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding dipsw_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610369725 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1507610369726 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610369729 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1507610369729 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610369731 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1507610369732 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1507610369733 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1507610369738 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1507610369747 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1507610369747 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1507610369749 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1507610369750 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding led_pio \[altera_avalon_pio 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding led_pio \[altera_avalon_pio 16.1\]" 0 0 "Shell" 0 -1 1507610369750 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module led_pio" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1507610369750 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 16.1\]" 0 0 "Shell" 0 -1 1507610369751 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1507610369751 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1507610369752 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1507610369752 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Building connections" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Building connections" 0 0 "Shell" 0 -1 1507610369753 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Parameterizing connections" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1507610369755 ""}
{ "Info" "" "" "2017.10.09.22:39:29 Info: Validating" {  } {  } 0 0 "2017.10.09.22:39:29 Info: Validating" 0 0 "Shell" 0 -1 1507610369756 ""}
{ "Info" "" "" "2017.10.09.22:39:42 Info: Done reading input file" {  } {  } 0 0 "2017.10.09.22:39:42 Info: Done reading input file" 0 0 "Shell" 0 -1 1507610382578 ""}
{ "Info" "" "" "2017.10.09.22:39:46 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.09.22:39:46 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507610386668 ""}
{ "Info" "" "" "2017.10.09.22:39:46 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2017.10.09.22:39:46 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1507610386668 ""}
{ "Info" "" "" "2017.10.09.22:39:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.09.22:39:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507610386668 ""}
{ "Info" "" "" "2017.10.09.22:39:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.09.22:39:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507610386668 ""}
{ "Info" "" "" "2017.10.09.22:39:46 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.10.09.22:39:46 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1507610386671 ""}
{ "Info" "" "" "2017.10.09.22:39:46 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.10.09.22:39:46 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1507610386671 ""}
{ "Info" "" "" "2017.10.09.22:39:46 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.10.09.22:39:46 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1507610386671 ""}
{ "Info" "" "" "2017.10.09.22:39:52 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.10.09.22:39:52 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1507610392620 ""}
{ "Info" "" "" "2017.10.09.22:39:57 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2017.10.09.22:39:57 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1507610397291 ""}
{ "Info" "" "" "2017.10.09.22:40:00 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.10.09.22:40:00 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1507610400390 ""}
{ "Info" "" "" "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1507610401015 ""}
{ "Info" "" "" "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507610401015 ""}
{ "Info" "" "" "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1507610401015 ""}
{ "Info" "" "" "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2017.10.09.22:40:01 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1507610401016 ""}
{ "Warning" "" "" "2017.10.09.22:40:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.09.22:40:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507610401586 ""}
{ "Warning" "" "" "2017.10.09.22:40:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.10.09.22:40:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1507610401586 ""}
{ "Warning" "" "" "2017.10.09.22:40:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.09.22:40:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507610401588 ""}
{ "Warning" "" "" "2017.10.09.22:40:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2017.10.09.22:40:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1507610401588 ""}
{ "Info" "" "" "2017.10.09.22:40:08 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2017.10.09.22:40:08 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1507610408727 ""}
{ "Info" "" "" "2017.10.09.22:40:08 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.09.22:40:08 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507610408753 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.09.22:40:08 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0058_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0058_button_pio_gen/" {  } {  } 0 0 "2017.10.09.22:40:08 Info: button_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0058_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0058_button_pio_gen/" 0 0 "Shell" 0 -1 1507610408753 ""}
{ "Info" "" "" "2017.10.09.22:40:09 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2017.10.09.22:40:09 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1507610409973 ""}
{ "Info" "" "" "2017.10.09.22:40:09 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2017.10.09.22:40:09 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1507610409978 ""}
{ "Info" "" "" "2017.10.09.22:40:10 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.09.22:40:10 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507610410019 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.09.22:40:10 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0059_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0059_dipsw_pio_gen/" {  } {  } 0 0 "2017.10.09.22:40:10 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0059_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0059_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1507610410019 ""}
{ "Info" "" "" "2017.10.09.22:40:10 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2017.10.09.22:40:10 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1507610410436 ""}
{ "Info" "" "" "2017.10.09.22:40:10 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2017.10.09.22:40:10 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1507610410440 ""}
{ "Info" "" "" "2017.10.09.22:40:10 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2017.10.09.22:40:10 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1507610410858 ""}
{ "Info" "" "" "2017.10.09.22:40:10 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.10.09.22:40:10 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1507610410895 ""}
{ "Info" "" "" "2017.10.09.22:40:11 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2017.10.09.22:40:11 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1507610411940 ""}
{ "Info" "" "" "2017.10.09.22:40:12 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.10.09.22:40:12 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1507610412839 ""}
{ "Info" "" "" "2017.10.09.22:40:14 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.10.09.22:40:14 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1507610414364 ""}
{ "Info" "" "" "2017.10.09.22:40:14 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.09.22:40:14 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507610414449 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.09.22:40:14 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0060_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0060_jtag_uart_gen/" {  } {  } 0 0 "2017.10.09.22:40:14 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0060_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0060_jtag_uart_gen/" 0 0 "Shell" 0 -1 1507610414449 ""}
{ "Info" "" "" "2017.10.09.22:40:15 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.10.09.22:40:15 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1507610415082 ""}
{ "Info" "" "" "2017.10.09.22:40:15 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.10.09.22:40:15 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1507610415088 ""}
{ "Info" "" "" "2017.10.09.22:40:15 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.09.22:40:15 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507610415121 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2017.10.09.22:40:15 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0061_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0061_led_pio_gen/" {  } {  } 0 0 "2017.10.09.22:40:15 Info: led_pio:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0061_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/johnn/AppData/Local/Temp/alt7449_6928532287871785110.dir/0061_led_pio_gen/" 0 0 "Shell" 0 -1 1507610415121 ""}
{ "Info" "" "" "2017.10.09.22:40:15 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2017.10.09.22:40:15 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1507610415502 ""}
{ "Info" "" "" "2017.10.09.22:40:15 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2017.10.09.22:40:15 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1507610415507 ""}
{ "Info" "" "" "2017.10.09.22:40:15 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2017.10.09.22:40:15 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1507610415525 ""}
{ "Info" "" "" "2017.10.09.22:40:15 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.10.09.22:40:15 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1507610415542 ""}
{ "Info" "" "" "2017.10.09.22:40:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610416084 ""}
{ "Info" "" "" "2017.10.09.22:40:16 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.10.09.22:40:16 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1507610416524 ""}
{ "Info" "" "" "2017.10.09.22:40:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610418516 ""}
{ "Info" "" "" "2017.10.09.22:40:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610418782 ""}
{ "Info" "" "" "2017.10.09.22:40:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:19 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610419020 ""}
{ "Info" "" "" "2017.10.09.22:40:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610419228 ""}
{ "Info" "" "" "2017.10.09.22:40:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610419444 ""}
{ "Info" "" "" "2017.10.09.22:40:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610419661 ""}
{ "Info" "" "" "2017.10.09.22:40:21 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.10.09.22:40:21 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1507610421534 ""}
{ "Info" "" "" "2017.10.09.22:40:22 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2017.10.09.22:40:22 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1507610422180 ""}
{ "Info" "" "" "2017.10.09.22:40:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.10.09.22:40:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1507610422869 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1507610423328 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1507610423359 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1507610423399 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1507610423410 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1507610423471 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1507610423683 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1507610423766 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1507610423789 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1507610423824 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1507610423862 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1507610423900 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1507610423928 ""}
{ "Info" "" "" "2017.10.09.22:40:23 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.10.09.22:40:23 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1507610423934 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1507610424165 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1507610424567 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1507610424580 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1507610424648 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1507610424683 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610424756 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507610424780 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1507610424789 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.09.22:40:24 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:24 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610424901 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.10.09.22:40:24 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:24 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610424902 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.09.22:40:24 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:24 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610424902 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610424918 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610424950 ""}
{ "Info" "" "" "2017.10.09.22:40:24 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.09.22:40:24 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507610424991 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610425011 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425013 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507610425395 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1507610425420 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1507610425442 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610425520 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1507610425569 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1507610425615 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425665 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425666 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610425673 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610425717 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425734 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507610425769 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610425868 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425918 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1507610425925 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425956 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425956 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:25 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610425957 ""}
{ "Info" "" "" "2017.10.09.22:40:25 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:40:25 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610425988 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507610426027 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610426037 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610426066 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610426098 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1507610426110 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610426153 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610426177 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1507610426202 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610426229 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610426230 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1507610426253 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1507610426295 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1507610426301 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1507610426326 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610426343 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1507610426380 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.10.09.22:40:26 Info: Reusing file C:/EELE475/JG/lab4/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1507610426384 ""}
{ "Info" "" "" "2017.10.09.22:40:26 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.10.09.22:40:26 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1507610426712 ""}
{ "Info" "" "" "2017.10.09.22:41:18 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.10.09.22:41:18 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1507610478626 ""}
{ "Info" "" "" "2017.10.09.22:41:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.09.22:41:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507610478966 ""}
{ "Info" "" "" "2017.10.09.22:41:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.10.09.22:41:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1507610478987 ""}
{ "Info" "" "" "2017.10.09.22:41:18 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2017.10.09.22:41:18 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1507610478989 ""}
{ "Info" "" "" "2017.10.09.22:41:21 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.10.09.22:41:21 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1507610481166 ""}
{ "Info" "" "" "2017.10.09.22:41:21 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.10.09.22:41:21 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1507610481167 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507610481316 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1507610481332 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1507610501987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507610501987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 22:41:41 2017 " "Processing ended: Mon Oct 09 22:41:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507610501987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:49 " "Elapsed time: 00:07:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507610501987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:48 " "Total CPU time (on all processors): 00:10:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507610501987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1507610501987 ""}
