#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Nov  3 03:10:57 2023
# Process ID: 17068
# Current directory: C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2792 C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.xpr
# Log file: C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/vivado.log
# Journal file: C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1\vivado.jou
# Running On: DESKTOP-BS99URK, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 8, Host memory: 34235 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.395 ; gain = 323.750
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dout' on this module [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/round.sv:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\mixcolumns.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\subbytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\shiftrows.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\mixcolumns.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\subbytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\shiftrows.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\mixcolumns.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\subbytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\shiftrows.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\mixcolumns.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\subbytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\shiftrows.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'AEStb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'AEStb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj AEStb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESdecrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESdecrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESencrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESmain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESmain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/key_expand.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/mixcolumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/shiftrows.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/subbytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AEStb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEStb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AEStb.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'data' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/round.sv:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESdecrypt.sv:16]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESdecrypt.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expand
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.AESencrypt
Compiling module xil_defaultlib.AESdecrypt
Compiling module xil_defaultlib.AESmain
Compiling module xil_defaultlib.AEStb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEStb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEStb_behav -key {Behavioral:sim_1:Functional:AEStb} -tclbatch {AEStb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source AEStb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEStb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.777 ; gain = 33.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESencrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\mixcolumns.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\round.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\AESdecrypt.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\subbytes.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Alex\Desktop\Fall 2023 Class stuff\Cyber Security\project_1\project_1.srcs\sources_1\new\shiftrows.sv:]
