0.6
2019.1
Jun 29 2019
08:46:09
C:/hlocal/Practica6/MIPSMulticiclo_R3yModoDepuracion.sim/sim_1/impl/timing/xsim/TestBenchMIPSMulticiclo_time_impl.v,1575992699,verilog,,,,ALU;DCM_100MHz_10MHz;DCM_100MHz_10MHz_DCM_100MHz_10MHz_clk_wiz;MIPSMulticiclo;bancoDeRegistros;debouncer;displays;glbl;mem32x512;mem32x512_blk_mem_gen_generic_cstr;mem32x512_blk_mem_gen_prim_width;mem32x512_blk_mem_gen_prim_wrapper_init;mem32x512_blk_mem_gen_top;mem32x512_blk_mem_gen_v8_4_3;mem32x512_blk_mem_gen_v8_4_3_synth;memoria;registro;registro_0;registro_1;registro_2;registro_3;rutaDeDatos;unidadDeControl,,,../../../../../MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/ip/DCM_100MHz_10MHz,,,,,
C:/hlocal/Practica6/ficheros/TestBenchMIPSMulticiclo.vhd,1575991379,vhdl,,,,testbenchmipsmulticiclo,,,,,,,,
