__design_bin_path=D:/verilog-labs/16-carry-lookahead-adder/simulation/questa
opt_data_elab=D:/verilog-labs/16-carry-lookahead-adder/simulation/questa/rtl_work/@_opt
