{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695150863676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695150863681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 22:14:23 2023 " "Processing started: Tue Sep 19 22:14:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695150863681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150863681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150863681 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "12 " "User specified to use only one processors but 12 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1695150864066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_cntrl.sv 2 1 " "Found 2 design units, including 1 entities, in source file main_cntrl.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time_pkg (SystemVerilog) " "Found design unit 1: time_pkg (SystemVerilog)" {  } { { "time_pkg.sv" "" { Text "A:/intelFPGA/proj/sec/src/time_pkg.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872525 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_cntrl " "Found entity 1: main_cntrl" {  } { { "main_cntrl.sv" "" { Text "A:/intelFPGA/proj/sec/src/main_cntrl.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY0 key0 debouncing.sv(2) " "Verilog HDL Declaration information at debouncing.sv(2): object \"KEY0\" differs only in case from object \"key0\" in the same scope" {  } { { "debouncing.sv" "" { Text "A:/intelFPGA/proj/sec/src/debouncing.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695150872527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncing " "Found entity 1: debouncing" {  } { { "debouncing.sv" "" { Text "A:/intelFPGA/proj/sec/src/debouncing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "_1ms.sv(12) " "Verilog HDL information at _1ms.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "_1ms.sv" "" { Text "A:/intelFPGA/proj/sec/src/_1ms.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695150872528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1ms.sv 1 1 " "Found 1 design units, including 1 entities, in source file _1ms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _1ms " "Found entity 1: _1ms" {  } { { "_1ms.sv" "" { Text "A:/intelFPGA/proj/sec/src/_1ms.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transformer.sv 1 1 " "Found 1 design units, including 1 entities, in source file transformer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transformer " "Found entity 1: transformer" {  } { { "transformer.sv" "" { Text "A:/intelFPGA/proj/sec/src/transformer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file time_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ssms.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer_ssms.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_ssms " "Found entity 1: timer_ssms" {  } { { "timer_ssms.sv" "" { Text "A:/intelFPGA/proj/sec/src/timer_ssms.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_control " "Found entity 1: seg7_control" {  } { { "seg7_control.sv" "" { Text "A:/intelFPGA/proj/sec/src/seg7_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "A:/intelFPGA/proj/sec/src/main.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872541 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "timer/tb/tb.sv " "Can't analyze file -- file timer/tb/tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1695150872545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/proj/sec/tb/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/proj/sec/tb/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../tb/tb.sv" "" { Text "A:/intelFPGA/proj/sec/tb/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695150872548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED_RED tb.sv(14) " "Verilog HDL Implicit Net warning at tb.sv(14): created implicit net for \"LED_RED\"" {  } { { "../tb/tb.sv" "" { Text "A:/intelFPGA/proj/sec/tb/tb.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872549 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695150872610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncing debouncing:button " "Elaborating entity \"debouncing\" for hierarchy \"debouncing:button\"" {  } { { "main.sv" "button" { Text "A:/intelFPGA/proj/sec/src/main.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1ms _1ms:one_ms " "Elaborating entity \"_1ms\" for hierarchy \"_1ms:one_ms\"" {  } { { "main.sv" "one_ms" { Text "A:/intelFPGA/proj/sec/src/main.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 _1ms.sv(28) " "Verilog HDL assignment warning at _1ms.sv(28): truncated value with size 32 to match size of target (26)" {  } { { "_1ms.sv" "" { Text "A:/intelFPGA/proj/sec/src/_1ms.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872613 "|main|_1ms:one_ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_ssms timer_ssms:timer " "Elaborating entity \"timer_ssms\" for hierarchy \"timer_ssms:timer\"" {  } { { "main.sv" "timer" { Text "A:/intelFPGA/proj/sec/src/main.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformer transformer:megatron " "Elaborating entity \"transformer\" for hierarchy \"transformer:megatron\"" {  } { { "main.sv" "megatron" { Text "A:/intelFPGA/proj/sec/src/main.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_pkg.sv(36) " "Verilog HDL assignment warning at time_pkg.sv(36): truncated value with size 32 to match size of target (6)" {  } { { "time_pkg.sv" "" { Text "A:/intelFPGA/proj/sec/src/time_pkg.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872616 "|main|transformer:megatron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 transformer.sv(12) " "Verilog HDL assignment warning at transformer.sv(12): truncated value with size 6 to match size of target (4)" {  } { { "transformer.sv" "" { Text "A:/intelFPGA/proj/sec/src/transformer.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872616 "|main|transformer:megatron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 transformer.sv(13) " "Verilog HDL assignment warning at transformer.sv(13): truncated value with size 6 to match size of target (4)" {  } { { "transformer.sv" "" { Text "A:/intelFPGA/proj/sec/src/transformer.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872616 "|main|transformer:megatron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 transformer.sv(14) " "Verilog HDL assignment warning at transformer.sv(14): truncated value with size 6 to match size of target (4)" {  } { { "transformer.sv" "" { Text "A:/intelFPGA/proj/sec/src/transformer.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872616 "|main|transformer:megatron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 transformer.sv(15) " "Verilog HDL assignment warning at transformer.sv(15): truncated value with size 6 to match size of target (4)" {  } { { "transformer.sv" "" { Text "A:/intelFPGA/proj/sec/src/transformer.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872616 "|main|transformer:megatron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 transformer.sv(16) " "Verilog HDL assignment warning at transformer.sv(16): truncated value with size 6 to match size of target (4)" {  } { { "transformer.sv" "" { Text "A:/intelFPGA/proj/sec/src/transformer.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872616 "|main|transformer:megatron"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 transformer.sv(17) " "Verilog HDL assignment warning at transformer.sv(17): truncated value with size 6 to match size of target (4)" {  } { { "transformer.sv" "" { Text "A:/intelFPGA/proj/sec/src/transformer.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695150872617 "|main|transformer:megatron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_control seg7_control:seg7 " "Elaborating entity \"seg7_control\" for hierarchy \"seg7_control:seg7\"" {  } { { "main.sv" "seg7" { Text "A:/intelFPGA/proj/sec/src/main.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872618 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED\[9\] seg7_control.sv(14) " "Output port \"LED_RED\[9\]\" at seg7_control.sv(14) has no driver" {  } { { "seg7_control.sv" "" { Text "A:/intelFPGA/proj/sec/src/seg7_control.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695150872619 "|main|seg7_control:seg7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED\[5..0\] seg7_control.sv(14) " "Output port \"LED_RED\[5..0\]\" at seg7_control.sv(14) has no driver" {  } { { "seg7_control.sv" "" { Text "A:/intelFPGA/proj/sec/src/seg7_control.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695150872619 "|main|seg7_control:seg7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_cntrl main_cntrl:inter " "Elaborating entity \"main_cntrl\" for hierarchy \"main_cntrl:inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "best_int main_cntrl.sv(12) " "Verilog HDL or VHDL warning at main_cntrl.sv(12): object \"best_int\" assigned a value but never read" {  } { { "main_cntrl.sv" "" { Text "A:/intelFPGA/proj/sec/src/main_cntrl.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695150872634 "|main|main_cntrl:inter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "time_t_flat main_cntrl.sv(9) " "Output port \"time_t_flat\" at main_cntrl.sv(9) has no driver" {  } { { "main_cntrl.sv" "" { Text "A:/intelFPGA/proj/sec/src/main_cntrl.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695150872637 "|main|main_cntrl:inter"}
{ "Warning" "WSGN_EMPTY_SHELL" "main_cntrl " "Entity \"main_cntrl\" contains only dangling pins" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1695150872637 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[0\] inter " "Port \"t_interval.t\[0\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[10\] inter " "Port \"t_interval.t\[10\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[11\] inter " "Port \"t_interval.t\[11\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[12\] inter " "Port \"t_interval.t\[12\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[13\] inter " "Port \"t_interval.t\[13\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[14\] inter " "Port \"t_interval.t\[14\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[15\] inter " "Port \"t_interval.t\[15\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[16\] inter " "Port \"t_interval.t\[16\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[17\] inter " "Port \"t_interval.t\[17\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[18\] inter " "Port \"t_interval.t\[18\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[19\] inter " "Port \"t_interval.t\[19\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[1\] inter " "Port \"t_interval.t\[1\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[2\] inter " "Port \"t_interval.t\[2\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[3\] inter " "Port \"t_interval.t\[3\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[4\] inter " "Port \"t_interval.t\[4\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[5\] inter " "Port \"t_interval.t\[5\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872658 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[6\] inter " "Port \"t_interval.t\[6\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872659 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[7\] inter " "Port \"t_interval.t\[7\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872659 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[8\] inter " "Port \"t_interval.t\[8\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872659 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "t_interval.t\[9\] inter " "Port \"t_interval.t\[9\]\" does not exist in macrofunction \"inter\"" {  } { { "main.sv" "inter" { Text "A:/intelFPGA/proj/sec/src/main.sv" 37 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695150872659 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695150872665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/intelFPGA/proj/sec/src/output_files/top.map.smsg " "Generated suppressed messages file A:/intelFPGA/proj/sec/src/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872698 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695150872762 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 19 22:14:32 2023 " "Processing ended: Tue Sep 19 22:14:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695150872762 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695150872762 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695150872762 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695150872762 ""}
