{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 11:18:05 2006 " "Info: Processing started: Wed Sep 20 11:18:05 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\] register tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[4\] 123.08 MHz 8.125 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 123.08 MHz between source register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\]\" and destination register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[4\]\" (period= 8.125 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.876 ns + Longest register register " "Info: + Longest register to register delay is 7.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\] 1 REG LCFF_X9_Y10_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N3; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.541 ns) 2.182 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~73 2 COMB LCCOMB_X9_Y10_N6 1 " "Info: 2: + IC(1.641 ns) + CELL(0.541 ns) = 2.182 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~73'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.182 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.544 ns) 3.038 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~74 3 COMB LCCOMB_X9_Y10_N4 1 " "Info: 3: + IC(0.312 ns) + CELL(0.544 ns) = 3.038 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~74'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.856 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~74 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 3.653 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X9_Y10_N8 6 " "Info: 4: + IC(0.293 ns) + CELL(0.322 ns) = 3.653 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.615 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~74 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.177 ns) 5.373 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|valid_rdreq 5 COMB LCCOMB_X15_Y6_N30 26 " "Info: 5: + IC(1.543 ns) + CELL(0.177 ns) = 5.373 ns; Loc. = LCCOMB_X15_Y6_N30; Fanout = 26; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.720 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.758 ns) 7.876 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[4\] 6 REG LCFF_X24_Y7_N1 2 " "Info: 6: + IC(1.745 ns) + CELL(0.758 ns) = 7.876 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.503 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns ( 29.74 % ) " "Info: Total cell delay = 2.342 ns ( 29.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.534 ns ( 70.26 % ) " "Info: Total interconnect delay = 5.534 ns ( 70.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.876 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~74 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.876 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~74 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } { 0.000ns 1.641ns 0.312ns 0.293ns 1.543ns 1.745ns } { 0.000ns 0.541ns 0.544ns 0.322ns 0.177ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.547 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.602 ns) 2.547 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[4\] 3 REG LCFF_X24_Y7_N1 2 " "Info: 3: + IC(0.759 ns) + CELL(0.602 ns) = 2.547 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.361 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.10 % ) " "Info: Total cell delay = 1.658 ns ( 65.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.889 ns ( 34.90 % ) " "Info: Total interconnect delay = 0.889 ns ( 34.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.547 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.547 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } { 0.000ns 0.000ns 0.130ns 0.759ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.557 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.602 ns) 2.557 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\] 3 REG LCFF_X9_Y10_N3 1 " "Info: 3: + IC(0.769 ns) + CELL(0.602 ns) = 2.557 ns; Loc. = LCFF_X9_Y10_N3; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\|dffe12a\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.371 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.84 % ) " "Info: Total cell delay = 1.658 ns ( 64.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 35.16 % ) " "Info: Total interconnect delay = 0.899 ns ( 35.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.557 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } { 0.000ns 0.000ns 0.130ns 0.769ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.547 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.547 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } { 0.000ns 0.000ns 0.130ns 0.759ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.557 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } { 0.000ns 0.000ns 0.130ns 0.769ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 33 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.876 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~74 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.876 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~74 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } { 0.000ns 1.641ns 0.312ns 0.293ns 1.543ns 1.745ns } { 0.000ns 0.541ns 0.544ns 0.322ns 0.177ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.547 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.547 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4] } { 0.000ns 0.000ns 0.130ns 0.759ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.557 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] } { 0.000ns 0.000ns 0.130ns 0.769ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register HB:I_HB\|input_pipeline_phase0\[2\]\[4\] register HB:I_HB\|product_pipeline_phase0_4\[19\] 72.86 MHz 13.725 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 72.86 MHz between source register \"HB:I_HB\|input_pipeline_phase0\[2\]\[4\]\" and destination register \"HB:I_HB\|product_pipeline_phase0_4\[19\]\" (period= 13.725 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.236 ns + Longest register register " "Info: + Longest register to register delay is 13.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HB:I_HB\|input_pipeline_phase0\[2\]\[4\] 1 REG LCFF_X10_Y3_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y3_N13; Fanout = 10; REG Node = 'HB:I_HB\|input_pipeline_phase0\[2\]\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { HB:I_HB|input_pipeline_phase0[2][4] } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.495 ns) 2.160 ns HB:I_HB\|Add13~161 2 COMB LCCOMB_X10_Y3_N12 2 " "Info: 2: + IC(1.665 ns) + CELL(0.495 ns) = 2.160 ns; Loc. = LCCOMB_X10_Y3_N12; Fanout = 2; COMB Node = 'HB:I_HB\|Add13~161'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.160 ns" { HB:I_HB|input_pipeline_phase0[2][4] HB:I_HB|Add13~161 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.334 ns HB:I_HB\|Add13~163 3 COMB LCCOMB_X10_Y3_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 2.334 ns; Loc. = LCCOMB_X10_Y3_N14; Fanout = 2; COMB Node = 'HB:I_HB\|Add13~163'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { HB:I_HB|Add13~161 HB:I_HB|Add13~163 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.414 ns HB:I_HB\|Add13~165 4 COMB LCCOMB_X10_Y3_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.414 ns; Loc. = LCCOMB_X10_Y3_N16; Fanout = 2; COMB Node = 'HB:I_HB\|Add13~165'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { HB:I_HB|Add13~163 HB:I_HB|Add13~165 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.494 ns HB:I_HB\|Add13~167 5 COMB LCCOMB_X10_Y3_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.494 ns; Loc. = LCCOMB_X10_Y3_N18; Fanout = 2; COMB Node = 'HB:I_HB\|Add13~167'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { HB:I_HB|Add13~165 HB:I_HB|Add13~167 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.952 ns HB:I_HB\|Add13~168 6 COMB LCCOMB_X10_Y3_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.952 ns; Loc. = LCCOMB_X10_Y3_N20; Fanout = 2; COMB Node = 'HB:I_HB\|Add13~168'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { HB:I_HB|Add13~167 HB:I_HB|Add13~168 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.950 ns) + CELL(0.517 ns) 7.419 ns HB:I_HB\|Add14~310 7 COMB LCCOMB_X9_Y3_N20 2 " "Info: 7: + IC(3.950 ns) + CELL(0.517 ns) = 7.419 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 2; COMB Node = 'HB:I_HB\|Add14~310'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.467 ns" { HB:I_HB|Add13~168 HB:I_HB|Add14~310 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.877 ns HB:I_HB\|Add14~311 8 COMB LCCOMB_X9_Y3_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 7.877 ns; Loc. = LCCOMB_X9_Y3_N22; Fanout = 2; COMB Node = 'HB:I_HB\|Add14~311'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { HB:I_HB|Add14~310 HB:I_HB|Add14~311 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.495 ns) 9.185 ns HB:I_HB\|Add15~268 9 COMB LCCOMB_X8_Y3_N22 2 " "Info: 9: + IC(0.813 ns) + CELL(0.495 ns) = 9.185 ns; Loc. = LCCOMB_X8_Y3_N22; Fanout = 2; COMB Node = 'HB:I_HB\|Add15~268'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.308 ns" { HB:I_HB|Add14~311 HB:I_HB|Add15~268 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.643 ns HB:I_HB\|Add15~269 10 COMB LCCOMB_X8_Y3_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.643 ns; Loc. = LCCOMB_X8_Y3_N24; Fanout = 2; COMB Node = 'HB:I_HB\|Add15~269'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { HB:I_HB|Add15~268 HB:I_HB|Add15~269 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.517 ns) 11.030 ns HB:I_HB\|Add16~384 11 COMB LCCOMB_X8_Y1_N12 2 " "Info: 11: + IC(0.870 ns) + CELL(0.517 ns) = 11.030 ns; Loc. = LCCOMB_X8_Y1_N12; Fanout = 2; COMB Node = 'HB:I_HB\|Add16~384'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.387 ns" { HB:I_HB|Add15~269 HB:I_HB|Add16~384 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.488 ns HB:I_HB\|Add16~385 12 COMB LCCOMB_X8_Y1_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.488 ns; Loc. = LCCOMB_X8_Y1_N14; Fanout = 2; COMB Node = 'HB:I_HB\|Add16~385'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { HB:I_HB|Add16~384 HB:I_HB|Add16~385 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.620 ns) 12.602 ns HB:I_HB\|product_pipeline_phase0_4\[17\]~140 13 COMB LCCOMB_X9_Y1_N14 2 " "Info: 13: + IC(0.494 ns) + CELL(0.620 ns) = 12.602 ns; Loc. = LCCOMB_X9_Y1_N14; Fanout = 2; COMB Node = 'HB:I_HB\|product_pipeline_phase0_4\[17\]~140'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.114 ns" { HB:I_HB|Add16~385 HB:I_HB|product_pipeline_phase0_4[17]~140 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.682 ns HB:I_HB\|product_pipeline_phase0_4\[18\]~141 14 COMB LCCOMB_X9_Y1_N16 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 12.682 ns; Loc. = LCCOMB_X9_Y1_N16; Fanout = 1; COMB Node = 'HB:I_HB\|product_pipeline_phase0_4\[18\]~141'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { HB:I_HB|product_pipeline_phase0_4[17]~140 HB:I_HB|product_pipeline_phase0_4[18]~141 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.140 ns HB:I_HB\|product_pipeline_phase0_4\[19\]~121 15 COMB LCCOMB_X9_Y1_N18 1 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 13.140 ns; Loc. = LCCOMB_X9_Y1_N18; Fanout = 1; COMB Node = 'HB:I_HB\|product_pipeline_phase0_4\[19\]~121'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { HB:I_HB|product_pipeline_phase0_4[18]~141 HB:I_HB|product_pipeline_phase0_4[19]~121 } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.236 ns HB:I_HB\|product_pipeline_phase0_4\[19\] 16 REG LCFF_X9_Y1_N19 1 " "Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 13.236 ns; Loc. = LCFF_X9_Y1_N19; Fanout = 1; REG Node = 'HB:I_HB\|product_pipeline_phase0_4\[19\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { HB:I_HB|product_pipeline_phase0_4[19]~121 HB:I_HB|product_pipeline_phase0_4[19] } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.444 ns ( 41.13 % ) " "Info: Total cell delay = 5.444 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.792 ns ( 58.87 % ) " "Info: Total interconnect delay = 7.792 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.236 ns" { HB:I_HB|input_pipeline_phase0[2][4] HB:I_HB|Add13~161 HB:I_HB|Add13~163 HB:I_HB|Add13~165 HB:I_HB|Add13~167 HB:I_HB|Add13~168 HB:I_HB|Add14~310 HB:I_HB|Add14~311 HB:I_HB|Add15~268 HB:I_HB|Add15~269 HB:I_HB|Add16~384 HB:I_HB|Add16~385 HB:I_HB|product_pipeline_phase0_4[17]~140 HB:I_HB|product_pipeline_phase0_4[18]~141 HB:I_HB|product_pipeline_phase0_4[19]~121 HB:I_HB|product_pipeline_phase0_4[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.236 ns" { HB:I_HB|input_pipeline_phase0[2][4] HB:I_HB|Add13~161 HB:I_HB|Add13~163 HB:I_HB|Add13~165 HB:I_HB|Add13~167 HB:I_HB|Add13~168 HB:I_HB|Add14~310 HB:I_HB|Add14~311 HB:I_HB|Add15~268 HB:I_HB|Add15~269 HB:I_HB|Add16~384 HB:I_HB|Add16~385 HB:I_HB|product_pipeline_phase0_4[17]~140 HB:I_HB|product_pipeline_phase0_4[18]~141 HB:I_HB|product_pipeline_phase0_4[19]~121 HB:I_HB|product_pipeline_phase0_4[19] } { 0.000ns 1.665ns 0.000ns 0.000ns 0.000ns 0.000ns 3.950ns 0.000ns 0.813ns 0.000ns 0.870ns 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.620ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.250 ns - Smallest " "Info: - Smallest clock skew is -0.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 4.097 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 4.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 4100 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.561 ns) + CELL(0.602 ns) 4.097 ns HB:I_HB\|product_pipeline_phase0_4\[19\] 2 REG LCFF_X9_Y1_N19 1 " "Info: 2: + IC(2.561 ns) + CELL(0.602 ns) = 4.097 ns; Loc. = LCFF_X9_Y1_N19; Fanout = 1; REG Node = 'HB:I_HB\|product_pipeline_phase0_4\[19\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.163 ns" { ENC_CLK HB:I_HB|product_pipeline_phase0_4[19] } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 37.49 % ) " "Info: Total cell delay = 1.536 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.561 ns ( 62.51 % ) " "Info: Total interconnect delay = 2.561 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.097 ns" { ENC_CLK HB:I_HB|product_pipeline_phase0_4[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.097 ns" { ENC_CLK ENC_CLK~combout HB:I_HB|product_pipeline_phase0_4[19] } { 0.000ns 0.000ns 2.561ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 4.347 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 4.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 4100 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.811 ns) + CELL(0.602 ns) 4.347 ns HB:I_HB\|input_pipeline_phase0\[2\]\[4\] 2 REG LCFF_X10_Y3_N13 10 " "Info: 2: + IC(2.811 ns) + CELL(0.602 ns) = 4.347 ns; Loc. = LCFF_X10_Y3_N13; Fanout = 10; REG Node = 'HB:I_HB\|input_pipeline_phase0\[2\]\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.413 ns" { ENC_CLK HB:I_HB|input_pipeline_phase0[2][4] } "NODE_NAME" } } { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 35.33 % ) " "Info: Total cell delay = 1.536 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.811 ns ( 64.67 % ) " "Info: Total interconnect delay = 2.811 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.347 ns" { ENC_CLK HB:I_HB|input_pipeline_phase0[2][4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.347 ns" { ENC_CLK ENC_CLK~combout HB:I_HB|input_pipeline_phase0[2][4] } { 0.000ns 0.000ns 2.811ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.097 ns" { ENC_CLK HB:I_HB|product_pipeline_phase0_4[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.097 ns" { ENC_CLK ENC_CLK~combout HB:I_HB|product_pipeline_phase0_4[19] } { 0.000ns 0.000ns 2.561ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.347 ns" { ENC_CLK HB:I_HB|input_pipeline_phase0[2][4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.347 ns" { ENC_CLK ENC_CLK~combout HB:I_HB|input_pipeline_phase0[2][4] } { 0.000ns 0.000ns 2.811ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "HB.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/HB.v" 245 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.236 ns" { HB:I_HB|input_pipeline_phase0[2][4] HB:I_HB|Add13~161 HB:I_HB|Add13~163 HB:I_HB|Add13~165 HB:I_HB|Add13~167 HB:I_HB|Add13~168 HB:I_HB|Add14~310 HB:I_HB|Add14~311 HB:I_HB|Add15~268 HB:I_HB|Add15~269 HB:I_HB|Add16~384 HB:I_HB|Add16~385 HB:I_HB|product_pipeline_phase0_4[17]~140 HB:I_HB|product_pipeline_phase0_4[18]~141 HB:I_HB|product_pipeline_phase0_4[19]~121 HB:I_HB|product_pipeline_phase0_4[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "13.236 ns" { HB:I_HB|input_pipeline_phase0[2][4] HB:I_HB|Add13~161 HB:I_HB|Add13~163 HB:I_HB|Add13~165 HB:I_HB|Add13~167 HB:I_HB|Add13~168 HB:I_HB|Add14~310 HB:I_HB|Add14~311 HB:I_HB|Add15~268 HB:I_HB|Add15~269 HB:I_HB|Add16~384 HB:I_HB|Add16~385 HB:I_HB|product_pipeline_phase0_4[17]~140 HB:I_HB|product_pipeline_phase0_4[18]~141 HB:I_HB|product_pipeline_phase0_4[19]~121 HB:I_HB|product_pipeline_phase0_4[19] } { 0.000ns 1.665ns 0.000ns 0.000ns 0.000ns 0.000ns 3.950ns 0.000ns 0.813ns 0.000ns 0.870ns 0.000ns 0.494ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.495ns 0.458ns 0.517ns 0.458ns 0.620ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.097 ns" { ENC_CLK HB:I_HB|product_pipeline_phase0_4[19] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.097 ns" { ENC_CLK ENC_CLK~combout HB:I_HB|product_pipeline_phase0_4[19] } { 0.000ns 0.000ns 2.561ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.347 ns" { ENC_CLK HB:I_HB|input_pipeline_phase0[2][4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.347 ns" { ENC_CLK ENC_CLK~combout HB:I_HB|input_pipeline_phase0[2][4] } { 0.000ns 0.000ns 2.811ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register SPI_REGS:spi_regs\|CS_ph1 register RegisterX:optionreg\|OUT\[28\] 249.56 MHz 4.007 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 249.56 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:optionreg\|OUT\[28\]\" (period= 4.007 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.761 ns + Longest register register " "Info: + Longest register to register delay is 3.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X2_Y11_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N23; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.177 ns) 0.535 ns RegisterX:optionreg\|always0~57 2 COMB LCCOMB_X2_Y11_N0 2 " "Info: 2: + IC(0.358 ns) + CELL(0.177 ns) = 0.535 ns; Loc. = LCCOMB_X2_Y11_N0; Fanout = 2; COMB Node = 'RegisterX:optionreg\|always0~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.535 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.178 ns) 2.103 ns RegisterX:optionreg\|always0~58 3 COMB LCCOMB_X2_Y5_N8 32 " "Info: 3: + IC(1.390 ns) + CELL(0.178 ns) = 2.103 ns; Loc. = LCCOMB_X2_Y5_N8; Fanout = 32; COMB Node = 'RegisterX:optionreg\|always0~58'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.568 ns" { RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.758 ns) 3.761 ns RegisterX:optionreg\|OUT\[28\] 4 REG LCFF_X1_Y1_N31 1 " "Info: 4: + IC(0.900 ns) + CELL(0.758 ns) = 3.761 ns; Loc. = LCFF_X1_Y1_N31; Fanout = 1; REG Node = 'RegisterX:optionreg\|OUT\[28\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.658 ns" { RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[28] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.113 ns ( 29.59 % ) " "Info: Total cell delay = 1.113 ns ( 29.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.648 ns ( 70.41 % ) " "Info: Total interconnect delay = 2.648 ns ( 70.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.761 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[28] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.761 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[28] } { 0.000ns 0.358ns 1.390ns 0.900ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.567 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.602 ns) 2.567 ns RegisterX:optionreg\|OUT\[28\] 3 REG LCFF_X1_Y1_N31 1 " "Info: 3: + IC(0.767 ns) + CELL(0.602 ns) = 2.567 ns; Loc. = LCFF_X1_Y1_N31; Fanout = 1; REG Node = 'RegisterX:optionreg\|OUT\[28\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.369 ns" { FX2_CLK~clkctrl RegisterX:optionreg|OUT[28] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.98 % ) " "Info: Total cell delay = 1.668 ns ( 64.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 35.02 % ) " "Info: Total interconnect delay = 0.899 ns ( 35.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[28] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[28] } { 0.000ns 0.000ns 0.132ns 0.767ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.574 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.574 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X2_Y11_N23 2 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X2_Y11_N23; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.376 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.80 % ) " "Info: Total cell delay = 1.668 ns ( 64.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.20 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[28] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[28] } { 0.000ns 0.000ns 0.132ns 0.767ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.761 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[28] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.761 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[28] } { 0.000ns 0.358ns 1.390ns 0.900ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[28] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[28] } { 0.000ns 0.000ns 0.132ns 0.767ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[30\] register SPI_REGS:spi_regs\|sdata\[0\] 154.11 MHz 6.489 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 154.11 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[30\]\" and destination register \"SPI_REGS:spi_regs\|sdata\[0\]\" (period= 6.489 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.220 ns + Longest register register " "Info: + Longest register to register delay is 6.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[30\] 1 REG LCFF_X1_Y12_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[30] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.322 ns) 1.207 ns SPI_REGS:spi_regs\|Equal0~318 2 COMB LCCOMB_X2_Y12_N6 1 " "Info: 2: + IC(0.885 ns) + CELL(0.322 ns) = 1.207 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~318'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.207 ns" { SPI_REGS:spi_regs|BitCounter[30] SPI_REGS:spi_regs|Equal0~318 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.512 ns) 2.588 ns SPI_REGS:spi_regs\|Equal0~322 3 COMB LCCOMB_X1_Y11_N0 2 " "Info: 3: + IC(0.869 ns) + CELL(0.512 ns) = 2.588 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 2; COMB Node = 'SPI_REGS:spi_regs\|Equal0~322'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.381 ns" { SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~322 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 3.070 ns SPI_REGS:spi_regs\|Equal0~326 4 COMB LCCOMB_X1_Y11_N30 3 " "Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 3.070 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 3; COMB Node = 'SPI_REGS:spi_regs\|Equal0~326'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.482 ns" { SPI_REGS:spi_regs|Equal0~322 SPI_REGS:spi_regs|Equal0~326 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 3.550 ns SPI_REGS:spi_regs\|always2~0 5 COMB LCCOMB_X1_Y11_N18 34 " "Info: 5: + IC(0.302 ns) + CELL(0.178 ns) = 3.550 ns; Loc. = LCCOMB_X1_Y11_N18; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs\|always2~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.480 ns" { SPI_REGS:spi_regs|Equal0~326 SPI_REGS:spi_regs|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.177 ns) 4.562 ns SPI_REGS:spi_regs\|sdata\[17\]~9856 6 COMB LCCOMB_X2_Y11_N8 31 " "Info: 6: + IC(0.835 ns) + CELL(0.177 ns) = 4.562 ns; Loc. = LCCOMB_X2_Y11_N8; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs\|sdata\[17\]~9856'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.012 ns" { SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9856 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.580 ns) 6.220 ns SPI_REGS:spi_regs\|sdata\[0\] 7 REG LCFF_X3_Y11_N25 3 " "Info: 7: + IC(1.078 ns) + CELL(0.580 ns) = 6.220 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.658 ns" { SPI_REGS:spi_regs|sdata[17]~9856 SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 31.30 % ) " "Info: Total cell delay = 1.947 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.273 ns ( 68.70 % ) " "Info: Total interconnect delay = 4.273 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.220 ns" { SPI_REGS:spi_regs|BitCounter[30] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~322 SPI_REGS:spi_regs|Equal0~326 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9856 SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.220 ns" { SPI_REGS:spi_regs|BitCounter[30] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~322 SPI_REGS:spi_regs|Equal0~326 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9856 SPI_REGS:spi_regs|sdata[0] } { 0.000ns 0.885ns 0.869ns 0.304ns 0.302ns 0.835ns 1.078ns } { 0.000ns 0.322ns 0.512ns 0.178ns 0.178ns 0.177ns 0.580ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.030 ns - Smallest " "Info: - Smallest clock skew is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 2.616 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 2.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.602 ns) 2.616 ns SPI_REGS:spi_regs\|sdata\[0\] 2 REG LCFF_X3_Y11_N25 3 " "Info: 2: + IC(1.090 ns) + CELL(0.602 ns) = 2.616 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.692 ns" { SCK SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 58.33 % ) " "Info: Total cell delay = 1.526 ns ( 58.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 41.67 % ) " "Info: Total interconnect delay = 1.090 ns ( 41.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.616 ns" { SCK SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.616 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[0] } { 0.000ns 0.000ns 1.090ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 2.646 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.602 ns) 2.646 ns SPI_REGS:spi_regs\|BitCounter\[30\] 2 REG LCFF_X1_Y12_N29 3 " "Info: 2: + IC(1.120 ns) + CELL(0.602 ns) = 2.646 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.722 ns" { SCK SPI_REGS:spi_regs|BitCounter[30] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.67 % ) " "Info: Total cell delay = 1.526 ns ( 57.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.33 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.646 ns" { SCK SPI_REGS:spi_regs|BitCounter[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.646 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[30] } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.616 ns" { SCK SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.616 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[0] } { 0.000ns 0.000ns 1.090ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.646 ns" { SCK SPI_REGS:spi_regs|BitCounter[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.646 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[30] } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.220 ns" { SPI_REGS:spi_regs|BitCounter[30] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~322 SPI_REGS:spi_regs|Equal0~326 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9856 SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.220 ns" { SPI_REGS:spi_regs|BitCounter[30] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~322 SPI_REGS:spi_regs|Equal0~326 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[17]~9856 SPI_REGS:spi_regs|sdata[0] } { 0.000ns 0.885ns 0.869ns 0.304ns 0.302ns 0.835ns 1.078ns } { 0.000ns 0.322ns 0.512ns 0.178ns 0.178ns 0.177ns 0.580ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.616 ns" { SCK SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.616 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[0] } { 0.000ns 0.000ns 1.090ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.646 ns" { SCK SPI_REGS:spi_regs|BitCounter[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.646 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[30] } { 0.000ns 0.000ns 1.120ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FD\[1\]~reg0 FLAGB IFCLK 7.324 ns register " "Info: tsu for register \"FD\[1\]~reg0\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 7.324 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.902 ns + Longest pin register " "Info: + Longest pin to register delay is 9.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.380 ns) + CELL(0.512 ns) 7.795 ns FD\[13\]~590 2 COMB LCCOMB_X21_Y7_N26 2 " "Info: 2: + IC(6.380 ns) + CELL(0.512 ns) = 7.795 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 2; COMB Node = 'FD\[13\]~590'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.892 ns" { FLAGB FD[13]~590 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.177 ns) 8.269 ns FD\[13\]~591 3 COMB LCCOMB_X21_Y7_N30 16 " "Info: 3: + IC(0.297 ns) + CELL(0.177 ns) = 8.269 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 16; COMB Node = 'FD\[13\]~591'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.474 ns" { FD[13]~590 FD[13]~591 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.758 ns) 9.902 ns FD\[1\]~reg0 4 REG LCFF_X21_Y6_N11 1 " "Info: 4: + IC(0.875 ns) + CELL(0.758 ns) = 9.902 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 1; REG Node = 'FD\[1\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.633 ns" { FD[13]~591 FD[1]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 23.73 % ) " "Info: Total cell delay = 2.350 ns ( 23.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.552 ns ( 76.27 % ) " "Info: Total interconnect delay = 7.552 ns ( 76.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.902 ns" { FLAGB FD[13]~590 FD[13]~591 FD[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.902 ns" { FLAGB FLAGB~combout FD[13]~590 FD[13]~591 FD[1]~reg0 } { 0.000ns 0.000ns 6.380ns 0.297ns 0.875ns } { 0.000ns 0.903ns 0.512ns 0.177ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 353 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.540 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.602 ns) 2.540 ns FD\[1\]~reg0 3 REG LCFF_X21_Y6_N11 1 " "Info: 3: + IC(0.752 ns) + CELL(0.602 ns) = 2.540 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 1; REG Node = 'FD\[1\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.354 ns" { IFCLK~clkctrl FD[1]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.28 % ) " "Info: Total cell delay = 1.658 ns ( 65.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.882 ns ( 34.72 % ) " "Info: Total interconnect delay = 0.882 ns ( 34.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.540 ns" { IFCLK IFCLK~clkctrl FD[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.540 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[1]~reg0 } { 0.000ns 0.000ns 0.130ns 0.752ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.902 ns" { FLAGB FD[13]~590 FD[13]~591 FD[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.902 ns" { FLAGB FLAGB~combout FD[13]~590 FD[13]~591 FD[1]~reg0 } { 0.000ns 0.000ns 6.380ns 0.297ns 0.875ns } { 0.000ns 0.903ns 0.512ns 0.177ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.540 ns" { IFCLK IFCLK~clkctrl FD[1]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.540 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[1]~reg0 } { 0.000ns 0.000ns 0.130ns 0.752ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO2 tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[5\] 13.680 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO2\" through register \"tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[5\]\" is 13.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.896 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 4100 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.602 ns) 3.896 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[5\] 2 REG LCFF_X7_Y1_N17 7 " "Info: 2: + IC(2.360 ns) + CELL(0.602 ns) = 3.896 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.962 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 39.43 % ) " "Info: Total cell delay = 1.536 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.360 ns ( 60.57 % ) " "Info: Total interconnect delay = 2.360 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.896 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.896 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] } { 0.000ns 0.000ns 2.360ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.507 ns + Longest register pin " "Info: + Longest register to pin delay is 9.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[5\] 1 REG LCFF_X7_Y1_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.080 ns) + CELL(0.178 ns) 4.258 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~64 2 COMB LCCOMB_X8_Y6_N18 1 " "Info: 2: + IC(4.080 ns) + CELL(0.178 ns) = 4.258 ns; Loc. = LCCOMB_X8_Y6_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~64'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.258 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~64 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.491 ns) 5.044 ns tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0 3 COMB LCCOMB_X8_Y6_N30 2 " "Info: 3: + IC(0.295 ns) + CELL(0.491 ns) = 5.044 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.786 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(3.066 ns) 9.507 ns GPIO2 4 PIN PIN_68 0 " "Info: 4: + IC(1.397 ns) + CELL(3.066 ns) = 9.507 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.463 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.735 ns ( 39.29 % ) " "Info: Total cell delay = 3.735 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 60.71 % ) " "Info: Total interconnect delay = 5.772 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.507 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.507 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 4.080ns 0.295ns 1.397ns } { 0.000ns 0.178ns 0.491ns 3.066ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.896 ns" { ENC_CLK tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.896 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] } { 0.000ns 0.000ns 2.360ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.507 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.507 ns" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~64 tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO2 } { 0.000ns 4.080ns 0.295ns 1.397ns } { 0.000ns 0.178ns 0.491ns 3.066ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.112 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.173 ns) + CELL(3.036 ns) 10.112 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.173 ns) + CELL(3.036 ns) = 10.112 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.209 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 38.95 % ) " "Info: Total cell delay = 3.939 ns ( 38.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.173 ns ( 61.05 % ) " "Info: Total interconnect delay = 6.173 ns ( 61.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.112 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.112 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.173ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[0\] DA\[0\] ENC_CLK -2.876 ns register " "Info: th for register \"ADC\[0\]\" (data pin = \"DA\[0\]\", clock pin = \"ENC_CLK\") is -2.876 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.628 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 4100 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.602 ns) 3.628 ns ADC\[0\] 2 REG LCFF_X13_Y11_N23 2 " "Info: 2: + IC(2.092 ns) + CELL(0.602 ns) = 3.628 ns; Loc. = LCFF_X13_Y11_N23; Fanout = 2; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.694 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 42.34 % ) " "Info: Total cell delay = 1.536 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 57.66 % ) " "Info: Total interconnect delay = 2.092 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.628 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.628 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 2.092ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.790 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns DA\[0\] 1 PIN PIN_180 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.464 ns) + CELL(0.413 ns) 6.790 ns ADC\[0\] 2 REG LCFF_X13_Y11_N23 2 " "Info: 2: + IC(5.464 ns) + CELL(0.413 ns) = 6.790 ns; Loc. = LCFF_X13_Y11_N23; Fanout = 2; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.877 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 19.53 % ) " "Info: Total cell delay = 1.326 ns ( 19.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.464 ns ( 80.47 % ) " "Info: Total interconnect delay = 5.464 ns ( 80.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.790 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.790 ns" { DA[0] DA[0]~combout ADC[0] } { 0.000ns 0.000ns 5.464ns } { 0.000ns 0.913ns 0.413ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.628 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.628 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 2.092ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.790 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.790 ns" { DA[0] DA[0]~combout ADC[0] } { 0.000ns 0.000ns 5.464ns } { 0.000ns 0.913ns 0.413ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 11:18:10 2006 " "Info: Processing ended: Wed Sep 20 11:18:10 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
