<profile>
    <ReportVersion>
        <Version>2024.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versalhbm</ProductFamily>
        <Part>xcv80-lsva4737-2MHP-e-S</Part>
        <TopModelName>Infeasi_Res_S2</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>Infeasi_Res_S2.cpp:87</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1452</BRAM_18K>
            <DSP>648</DSP>
            <FF>176798</FF>
            <LUT>182579</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>7482</BRAM_18K>
            <DSP>10848</DSP>
            <FF>5148416</FF>
            <LUT>2574208</LUT>
            <URAM>1925</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>double</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Infeasi_Res_S2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Infeasi_Res_S2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Infeasi_Res_S2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWVALID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWREADY</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWADDR</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWLEN</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWSIZE</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWBURST</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWLOCK</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWCACHE</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWPROT</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWQOS</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWREGION</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_AWUSER</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_WVALID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_WREADY</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_WDATA</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_WSTRB</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_WLAST</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_WID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_WUSER</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARVALID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARREADY</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARADDR</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARLEN</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARSIZE</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARBURST</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARLOCK</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARCACHE</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARPROT</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARQOS</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARREGION</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_ARUSER</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_RVALID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_RREADY</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_RDATA</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_RLAST</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_RID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_RUSER</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_RRESP</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_BVALID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_BREADY</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_BRESP</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_BID</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem10_BUSER</name>
            <Object>gmem10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WSTRB</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WSTRB</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWADDR</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWLEN</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWSIZE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWBURST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWLOCK</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWCACHE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWPROT</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWQOS</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWREGION</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WDATA</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WSTRB</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WLAST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARADDR</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARLEN</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARSIZE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARBURST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARLOCK</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARCACHE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARPROT</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARQOS</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARREGION</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RDATA</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RLAST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RRESP</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BRESP</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWADDR</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWLEN</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWSIZE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWBURST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWLOCK</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWCACHE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWPROT</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWQOS</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWREGION</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WDATA</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WSTRB</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WLAST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARADDR</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARLEN</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARSIZE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARBURST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARLOCK</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARCACHE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARPROT</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARQOS</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARREGION</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RDATA</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RLAST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RRESP</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BRESP</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWVALID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWREADY</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWADDR</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWLEN</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWSIZE</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWBURST</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWLOCK</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWCACHE</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWPROT</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWQOS</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWREGION</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_AWUSER</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_WVALID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_WREADY</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_WDATA</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_WSTRB</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_WLAST</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_WID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_WUSER</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARVALID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARREADY</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARADDR</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARLEN</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARSIZE</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARBURST</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARLOCK</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARCACHE</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARPROT</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARQOS</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARREGION</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_ARUSER</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_RVALID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_RREADY</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_RDATA</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_RLAST</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_RID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_RUSER</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_RRESP</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_BVALID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_BREADY</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_BRESP</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_BID</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem8_BUSER</name>
            <Object>gmem8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWVALID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWREADY</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWADDR</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWLEN</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWSIZE</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWBURST</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWLOCK</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWCACHE</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWPROT</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWQOS</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWREGION</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_AWUSER</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_WVALID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_WREADY</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_WDATA</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_WSTRB</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_WLAST</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_WID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_WUSER</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARVALID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARREADY</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARADDR</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARLEN</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARSIZE</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARBURST</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARLOCK</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARCACHE</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARPROT</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARQOS</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARREGION</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_ARUSER</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_RVALID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_RREADY</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_RDATA</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_RLAST</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_RID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_RUSER</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_RRESP</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_BVALID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_BREADY</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_BRESP</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_BID</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem9_BUSER</name>
            <Object>gmem9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="8">
            <ModuleName>Infeasi_Res_S2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Block_entry_split_proc_U0</InstName>
                    <ModuleName>Block_entry_split_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>296</ID>
                </Instance>
                <Instance>
                    <InstName>Process_N_U0</InstName>
                    <ModuleName>Process_N</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>304</ID>
                    <BindInstances>add_ln24_fu_38_p2 sub_ln24_fu_51_p2 sub_ln24_1_fu_70_p2 select_ln24_fu_90_p3 add_ln25_fu_102_p2 sub_ln25_fu_115_p2 sub_ln25_1_fu_134_p2 select_ln25_fu_154_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Compute_Primal_Infeasibility_stage2_U0</InstName>
                    <ModuleName>Compute_Primal_Infeasibility_stage2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>310</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>272</ID>
                        </Instance>
                        <Instance>
                            <InstName>loadDDR_data_U0</InstName>
                            <ModuleName>loadDDR_data</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>282</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_loadDDR_data_Pipeline_loadDDR_data_fu_84</InstName>
                                    <ModuleName>loadDDR_data_Pipeline_loadDDR_data</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>icmp_ln58_fu_107_p2 add_ln58_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>loadDDR_data_15_U0</InstName>
                            <ModuleName>loadDDR_data_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>294</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_loadDDR_data_15_Pipeline_loadDDR_data_fu_84</InstName>
                                    <ModuleName>loadDDR_data_15_Pipeline_loadDDR_data</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>icmp_ln58_fu_107_p2 add_ln58_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>loadDDR_data_16_U0</InstName>
                            <ModuleName>loadDDR_data_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>306</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_loadDDR_data_16_Pipeline_loadDDR_data_fu_84</InstName>
                                    <ModuleName>loadDDR_data_16_Pipeline_loadDDR_data</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>icmp_ln58_fu_107_p2 add_ln58_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>loadDDR_data_17_U0</InstName>
                            <ModuleName>loadDDR_data_17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>318</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_loadDDR_data_17_Pipeline_loadDDR_data_fu_84</InstName>
                                    <ModuleName>loadDDR_data_17_Pipeline_loadDDR_data</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>icmp_ln58_fu_107_p2 add_ln58_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>scaleVector_12_U0</InstName>
                            <ModuleName>scaleVector_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>330</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_scaleVector_12_Pipeline_scale_vector_fu_60</InstName>
                                    <ModuleName>scaleVector_12_Pipeline_scale_vector</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U46 dmul_64ns_64ns_64_5_med_dsp_1_U47 dmul_64ns_64ns_64_5_med_dsp_1_U48 dmul_64ns_64ns_64_5_med_dsp_1_U49 dmul_64ns_64ns_64_5_med_dsp_1_U50 dmul_64ns_64ns_64_5_med_dsp_1_U51 dmul_64ns_64ns_64_5_med_dsp_1_U52 dmul_64ns_64ns_64_5_med_dsp_1_U53</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>scaleVector_13_U0</InstName>
                            <ModuleName>scaleVector_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>339</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_scaleVector_13_Pipeline_scale_vector_fu_48</InstName>
                                    <ModuleName>scaleVector_13_Pipeline_scale_vector</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>48</ID>
                                    <BindInstances>icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U64 dmul_64ns_64ns_64_5_med_dsp_1_U65 dmul_64ns_64ns_64_5_med_dsp_1_U66 dmul_64ns_64ns_64_5_med_dsp_1_U67 dmul_64ns_64ns_64_5_med_dsp_1_U68 dmul_64ns_64ns_64_5_med_dsp_1_U69 dmul_64ns_64ns_64_5_med_dsp_1_U70 dmul_64ns_64ns_64_5_med_dsp_1_U71</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>scaleVector_14_U0</InstName>
                            <ModuleName>scaleVector_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>347</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_scaleVector_14_Pipeline_scale_vector_fu_48</InstName>
                                    <ModuleName>scaleVector_14_Pipeline_scale_vector</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>48</ID>
                                    <BindInstances>icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U80 dmul_64ns_64ns_64_5_med_dsp_1_U81 dmul_64ns_64ns_64_5_med_dsp_1_U82 dmul_64ns_64ns_64_5_med_dsp_1_U83 dmul_64ns_64ns_64_5_med_dsp_1_U84 dmul_64ns_64ns_64_5_med_dsp_1_U85 dmul_64ns_64ns_64_5_med_dsp_1_U86 dmul_64ns_64ns_64_5_med_dsp_1_U87</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>scaleVector_U0</InstName>
                            <ModuleName>scaleVector</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>355</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_scaleVector_Pipeline_scale_vector_fu_60</InstName>
                                    <ModuleName>scaleVector_Pipeline_scale_vector</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U96 dmul_64ns_64ns_64_5_med_dsp_1_U97 dmul_64ns_64ns_64_5_med_dsp_1_U98 dmul_64ns_64ns_64_5_med_dsp_1_U99 dmul_64ns_64ns_64_5_med_dsp_1_U100 dmul_64ns_64ns_64_5_med_dsp_1_U101 dmul_64ns_64ns_64_5_med_dsp_1_U102 dmul_64ns_64ns_64_5_med_dsp_1_U103</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>consumer_U0</InstName>
                            <ModuleName>consumer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>364</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_consumer_Pipeline_VITIS_LOOP_15_1_fu_36</InstName>
                                    <ModuleName>consumer_Pipeline_VITIS_LOOP_15_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>icmp_ln15_fu_70_p2 add_ln15_fu_76_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>axpy_2fused_U0</InstName>
                            <ModuleName>axpy_2fused</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>370</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_axpy_2fused_Pipeline_axpy_2fused_fu_42</InstName>
                                    <ModuleName>axpy_2fused_Pipeline_axpy_2fused</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>42</ID>
                                    <BindInstances>icmp_ln302_fu_193_p2 add_ln302_fu_199_p2 dsub_64ns_64ns_64_7_no_dsp_1_U117 dadd_64ns_64ns_64_7_no_dsp_1_U125 dsub_64ns_64ns_64_7_no_dsp_1_U118 dadd_64ns_64ns_64_7_no_dsp_1_U126 dsub_64ns_64ns_64_7_no_dsp_1_U119 dadd_64ns_64ns_64_7_no_dsp_1_U127 dsub_64ns_64ns_64_7_no_dsp_1_U120 dadd_64ns_64ns_64_7_no_dsp_1_U128 dsub_64ns_64ns_64_7_no_dsp_1_U121 dadd_64ns_64ns_64_7_no_dsp_1_U129 dsub_64ns_64ns_64_7_no_dsp_1_U122 dadd_64ns_64ns_64_7_no_dsp_1_U130 dsub_64ns_64ns_64_7_no_dsp_1_U123 dadd_64ns_64ns_64_7_no_dsp_1_U131 dsub_64ns_64ns_64_7_no_dsp_1_U124 dadd_64ns_64ns_64_7_no_dsp_1_U132</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>scale_and_twoNorm_U0</InstName>
                            <ModuleName>scale_and_twoNorm</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>379</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_scale_and_twoNorm_Scaled_fu_58</InstName>
                                    <ModuleName>scale_and_twoNorm_Scaled</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>58</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>loadDDR_data_22_U0</InstName>
                                            <ModuleName>loadDDR_data_22</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>90</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_loadDDR_data_22_Pipeline_loadDDR_data_fu_84</InstName>
                                                    <ModuleName>loadDDR_data_22_Pipeline_loadDDR_data</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>84</ID>
                                                    <BindInstances>add_ln58_fu_103_p2 icmp_ln58_fu_113_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>edot_U0</InstName>
                                            <ModuleName>edot</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>102</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_edot_Pipeline_edot_fu_52</InstName>
                                                    <ModuleName>edot_Pipeline_edot</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>52</ID>
                                                    <BindInstances>add_ln273_fu_149_p2 icmp_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U155 dmul_64ns_64ns_64_5_med_dsp_1_U156 dmul_64ns_64ns_64_5_med_dsp_1_U157 dmul_64ns_64ns_64_5_med_dsp_1_U158 dmul_64ns_64ns_64_5_med_dsp_1_U159 dmul_64ns_64ns_64_5_med_dsp_1_U160 dmul_64ns_64ns_64_5_med_dsp_1_U161 dmul_64ns_64ns_64_5_med_dsp_1_U162</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>twoNorm_23_U0</InstName>
                                            <ModuleName>twoNorm_23</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>112</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_twoNorm_23_Pipeline_twoNorm_fu_55</InstName>
                                                    <ModuleName>twoNorm_23_Pipeline_twoNorm</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>55</ID>
                                                    <BindInstances>add_ln252_fu_145_p2 icmp_ln252_fu_155_p2 dmul_64ns_64ns_64_5_med_dsp_1_U175 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dmul_64ns_64ns_64_5_med_dsp_1_U175 dadd_64ns_64ns_64_7_no_dsp_1_U174 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dmul_64ns_64ns_64_5_med_dsp_1_U175 dadd_64ns_64ns_64_7_no_dsp_1_U174 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dmul_64ns_64ns_64_5_med_dsp_1_U175 dadd_64ns_64ns_64_7_no_dsp_1_U174 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dadd_64ns_64ns_64_7_no_dsp_1_U174</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>dsqrt_64ns_64ns_64_56_no_dsp_1_U180</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>colScale_fifo_U n_c1_U temp_U n_c_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_scale_and_twoNorm_noScaled_fu_72</InstName>
                                    <ModuleName>scale_and_twoNorm_noScaled</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>72</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>twoNorm_U0</InstName>
                                            <ModuleName>twoNorm</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>28</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_twoNorm_Pipeline_twoNorm_fu_45</InstName>
                                                    <ModuleName>twoNorm_Pipeline_twoNorm</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>45</ID>
                                                    <BindInstances>add_ln252_fu_145_p2 icmp_ln252_fu_155_p2 dmul_64ns_64ns_64_5_med_dsp_1_U198 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dmul_64ns_64ns_64_5_med_dsp_1_U198 dadd_64ns_64ns_64_7_no_dsp_1_U197 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dmul_64ns_64ns_64_5_med_dsp_1_U198 dadd_64ns_64ns_64_7_no_dsp_1_U197 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dmul_64ns_64ns_64_5_med_dsp_1_U198 dadd_64ns_64ns_64_7_no_dsp_1_U197 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dadd_64ns_64ns_64_7_no_dsp_1_U197</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>dsqrt_64ns_64ns_64_56_no_dsp_1_U203</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln353_fu_88_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inverse_dScale_c_U inverse_dScale_c5_U inverse_dScale_c6_U inverse_dScale_c7_U dualInfeasRay_fifo_i_U nRows_assign_c1_U dualInfeasLbRay_fifo_i_U nCols_assign_c4_U dualInfeasUbRay_fifo_i_U nCols_assign_c3_U dualInfeasConstr_fifo_i_U nCols_assign_c2_U dualInfeasRay_SVfifo_i_U nRows_assign_c_U dualInfeasLbRay_SVfifo_i_U dualInfeasUbRay_SVfifo_i_U dualInfeasConstr_SVfifo_i_U nCols_assign_c_U dualInfeasConstr_axpyfifo_i_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Compute_Dual_Infeasibility_stage2_U0</InstName>
                    <ModuleName>Compute_Dual_Infeasibility_stage2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>334</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc31_U0</InstName>
                            <ModuleName>entry_proc31</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>236</ID>
                        </Instance>
                        <Instance>
                            <InstName>loadDDR_data_18_U0</InstName>
                            <ModuleName>loadDDR_data_18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>244</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84</InstName>
                                    <ModuleName>loadDDR_data_18_Pipeline_loadDDR_data</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>icmp_ln58_fu_107_p2 add_ln58_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>loadDDR_data_19_U0</InstName>
                            <ModuleName>loadDDR_data_19</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_loadDDR_data_19_Pipeline_loadDDR_data_fu_84</InstName>
                                    <ModuleName>loadDDR_data_19_Pipeline_loadDDR_data</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>icmp_ln58_fu_107_p2 add_ln58_fu_113_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>scaleVector_2out_U0</InstName>
                            <ModuleName>scaleVector_2out</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>268</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_scaleVector_2out_Pipeline_scale_vector_fu_50</InstName>
                                    <ModuleName>scaleVector_2out_Pipeline_scale_vector</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>50</ID>
                                    <BindInstances>icmp_ln180_fu_166_p2 add_ln180_fu_172_p2 dmul_64ns_64ns_64_5_med_dsp_1_U277 dmul_64ns_64ns_64_5_med_dsp_1_U278 dmul_64ns_64ns_64_5_med_dsp_1_U279 dmul_64ns_64ns_64_5_med_dsp_1_U280 dmul_64ns_64ns_64_5_med_dsp_1_U281 dmul_64ns_64ns_64_5_med_dsp_1_U282 dmul_64ns_64ns_64_5_med_dsp_1_U283 dmul_64ns_64ns_64_5_med_dsp_1_U284</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>scaleVector_1_U0</InstName>
                            <ModuleName>scaleVector_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>277</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_scaleVector_1_Pipeline_scale_vector_fu_48</InstName>
                                    <ModuleName>scaleVector_1_Pipeline_scale_vector</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>48</ID>
                                    <BindInstances>icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U295 dmul_64ns_64ns_64_5_med_dsp_1_U296 dmul_64ns_64ns_64_5_med_dsp_1_U297 dmul_64ns_64ns_64_5_med_dsp_1_U298 dmul_64ns_64ns_64_5_med_dsp_1_U299 dmul_64ns_64ns_64_5_med_dsp_1_U300 dmul_64ns_64ns_64_5_med_dsp_1_U301 dmul_64ns_64ns_64_5_med_dsp_1_U302</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>Primal_Constr_U0</InstName>
                            <ModuleName>Primal_Constr</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>285</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>projNeg28_U0</InstName>
                                    <ModuleName>projNeg28</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>84</ID>
                                    <BindInstances>icmp_ln369_fu_239_p2 i_1_fu_245_p2 icmp_ln376_fu_339_p2 xor_ln376_fu_793_p2 icmp_ln377_fu_359_p2 icmp_ln377_1_fu_689_p2 or_ln377_fu_798_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U311 and_ln377_fu_802_p2 select_ln377_fu_807_p3 select_ln376_fu_814_p3 icmp_ln376_1_fu_373_p2 xor_ln376_1_fu_821_p2 icmp_ln377_2_fu_399_p2 icmp_ln377_3_fu_702_p2 or_ln377_1_fu_826_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U312 and_ln377_1_fu_830_p2 select_ln377_1_fu_835_p3 select_ln376_1_fu_842_p3 icmp_ln376_2_fu_413_p2 xor_ln376_2_fu_849_p2 icmp_ln377_4_fu_439_p2 icmp_ln377_5_fu_715_p2 or_ln377_2_fu_854_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U313 and_ln377_2_fu_858_p2 select_ln377_2_fu_863_p3 select_ln376_2_fu_870_p3 icmp_ln376_3_fu_453_p2 xor_ln376_3_fu_877_p2 icmp_ln377_6_fu_479_p2 icmp_ln377_7_fu_728_p2 or_ln377_3_fu_882_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U314 and_ln377_3_fu_886_p2 select_ln377_3_fu_891_p3 select_ln376_3_fu_898_p3 icmp_ln376_4_fu_493_p2 xor_ln376_4_fu_905_p2 icmp_ln377_8_fu_519_p2 icmp_ln377_9_fu_741_p2 or_ln377_4_fu_910_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U315 and_ln377_4_fu_914_p2 select_ln377_4_fu_919_p3 select_ln376_4_fu_926_p3 icmp_ln376_5_fu_533_p2 xor_ln376_5_fu_933_p2 icmp_ln377_10_fu_559_p2 icmp_ln377_11_fu_754_p2 or_ln377_5_fu_938_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U316 and_ln377_5_fu_942_p2 select_ln377_5_fu_947_p3 select_ln376_5_fu_954_p3 icmp_ln376_6_fu_573_p2 xor_ln376_6_fu_961_p2 icmp_ln377_12_fu_599_p2 icmp_ln377_13_fu_767_p2 or_ln377_6_fu_966_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U317 and_ln377_6_fu_970_p2 select_ln377_6_fu_975_p3 select_ln376_6_fu_982_p3 icmp_ln376_7_fu_613_p2 xor_ln376_7_fu_989_p2 icmp_ln377_14_fu_639_p2 icmp_ln377_15_fu_780_p2 or_ln377_7_fu_994_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U318 and_ln377_7_fu_998_p2 select_ln377_7_fu_1003_p3 select_ln376_7_fu_1010_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>scale_and_twoNormSquared29_U0</InstName>
                                    <ModuleName>scale_and_twoNormSquared29</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>95</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_scale_and_twoNormSquared_Scaled_fu_58</InstName>
                                            <ModuleName>scale_and_twoNormSquared_Scaled</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>58</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>loadDDR_data_24_U0</InstName>
                                                    <ModuleName>loadDDR_data_24</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>90</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_loadDDR_data_24_Pipeline_loadDDR_data_fu_84</InstName>
                                                            <ModuleName>loadDDR_data_24_Pipeline_loadDDR_data</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>84</ID>
                                                            <BindInstances>add_ln58_fu_103_p2 icmp_ln58_fu_113_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>icmp_ln58_fu_100_p2 empty_fu_110_p3</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>edot_11_U0</InstName>
                                                    <ModuleName>edot_11</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>102</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_edot_11_Pipeline_edot_fu_52</InstName>
                                                            <ModuleName>edot_11_Pipeline_edot</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>52</ID>
                                                            <BindInstances>add_ln273_fu_149_p2 icmp_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U333 dmul_64ns_64ns_64_5_med_dsp_1_U334 dmul_64ns_64ns_64_5_med_dsp_1_U335 dmul_64ns_64ns_64_5_med_dsp_1_U336 dmul_64ns_64ns_64_5_med_dsp_1_U337 dmul_64ns_64ns_64_5_med_dsp_1_U338 dmul_64ns_64ns_64_5_med_dsp_1_U339 dmul_64ns_64ns_64_5_med_dsp_1_U340</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                </Instance>
                                                <Instance>
                                                    <InstName>twoNormSquared_U0</InstName>
                                                    <ModuleName>twoNormSquared</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>112</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_twoNormSquared_Pipeline_accum_loop_fu_163</InstName>
                                                            <ModuleName>twoNormSquared_Pipeline_accum_loop</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>163</ID>
                                                            <BindInstances>add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U355 dmul_64ns_64ns_64_5_med_dsp_1_U356 dadd_64ns_64ns_64_7_no_dsp_1_U352 dmul_64ns_64ns_64_5_med_dsp_1_U357 dadd_64ns_64ns_64_7_no_dsp_1_U353 dmul_64ns_64ns_64_5_med_dsp_1_U358 dadd_64ns_64ns_64_7_no_dsp_1_U354</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>rowScale_fifo_U n_c1_U temp_U n_c_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_scale_and_twoNormSquared_noScaled_fu_72</InstName>
                                            <ModuleName>scale_and_twoNormSquared_noScaled</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>72</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>twoNormSquared_10_U0</InstName>
                                                    <ModuleName>twoNormSquared_10</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>28</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_twoNormSquared_10_Pipeline_accum_loop_fu_153</InstName>
                                                            <ModuleName>twoNormSquared_10_Pipeline_accum_loop</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>153</ID>
                                                            <BindInstances>add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U408 dmul_64ns_64ns_64_5_med_dsp_1_U409 dadd_64ns_64ns_64_7_no_dsp_1_U405 dmul_64ns_64ns_64_5_med_dsp_1_U410 dadd_64ns_64ns_64_7_no_dsp_1_U406 dmul_64ns_64ns_64_5_med_dsp_1_U411 dadd_64ns_64ns_64_7_no_dsp_1_U407</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln468_fu_88_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>primalInfeasBound_fifo_i_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>Primal_Bound_U0</InstName>
                            <ModuleName>Primal_Bound</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>300</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>projNeg_221_U0</InstName>
                                    <ModuleName>projNeg_221</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_projNeg_221_Pipeline_projNeg_fu_50</InstName>
                                            <ModuleName>projNeg_221_Pipeline_projNeg</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>50</ID>
                                            <BindInstances>icmp_ln369_fu_211_p2 add_ln369_fu_217_p2 icmp_ln377_fu_325_p2 icmp_ln377_16_fu_331_p2 or_ln377_fu_657_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U463 and_ln377_fu_661_p2 icmp_ln377_17_fu_357_p2 icmp_ln377_18_fu_363_p2 or_ln377_8_fu_666_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U464 and_ln377_8_fu_670_p2 icmp_ln377_19_fu_389_p2 icmp_ln377_20_fu_395_p2 or_ln377_9_fu_675_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U465 and_ln377_9_fu_679_p2 icmp_ln377_21_fu_421_p2 icmp_ln377_22_fu_427_p2 or_ln377_10_fu_684_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U466 and_ln377_10_fu_688_p2 icmp_ln377_23_fu_453_p2 icmp_ln377_24_fu_459_p2 or_ln377_11_fu_693_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U467 and_ln377_11_fu_697_p2 icmp_ln377_25_fu_485_p2 icmp_ln377_26_fu_491_p2 or_ln377_12_fu_702_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U468 and_ln377_12_fu_706_p2 icmp_ln377_27_fu_517_p2 icmp_ln377_28_fu_523_p2 or_ln377_13_fu_711_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U469 and_ln377_13_fu_715_p2 icmp_ln377_29_fu_549_p2 icmp_ln377_30_fu_555_p2 or_ln377_14_fu_720_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U470 and_ln377_14_fu_724_p2 select_ln380_fu_729_p3 select_ln380_1_fu_736_p3 select_ln380_2_fu_743_p3 select_ln380_3_fu_750_p3 select_ln380_4_fu_757_p3 select_ln380_5_fu_764_p3 select_ln380_6_fu_771_p3 select_ln380_7_fu_778_p3</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>projPos22_U0</InstName>
                                    <ModuleName>projPos22</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>168</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_projPos22_Pipeline_projPos_fu_50</InstName>
                                            <ModuleName>projPos22_Pipeline_projPos</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>50</ID>
                                            <BindInstances>icmp_ln393_fu_211_p2 add_ln393_fu_217_p2 icmp_ln401_fu_325_p2 icmp_ln401_1_fu_331_p2 or_ln401_fu_657_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U478 and_ln401_fu_661_p2 icmp_ln401_2_fu_357_p2 icmp_ln401_3_fu_363_p2 or_ln401_1_fu_666_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U479 and_ln401_1_fu_670_p2 icmp_ln401_4_fu_389_p2 icmp_ln401_5_fu_395_p2 or_ln401_2_fu_675_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U480 and_ln401_2_fu_679_p2 icmp_ln401_6_fu_421_p2 icmp_ln401_7_fu_427_p2 or_ln401_3_fu_684_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U481 and_ln401_3_fu_688_p2 icmp_ln401_8_fu_453_p2 icmp_ln401_9_fu_459_p2 or_ln401_4_fu_693_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U482 and_ln401_4_fu_697_p2 icmp_ln401_10_fu_485_p2 icmp_ln401_11_fu_491_p2 or_ln401_5_fu_702_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U483 and_ln401_5_fu_706_p2 icmp_ln401_12_fu_517_p2 icmp_ln401_13_fu_523_p2 or_ln401_6_fu_711_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U484 and_ln401_6_fu_715_p2 icmp_ln401_14_fu_549_p2 icmp_ln401_15_fu_555_p2 or_ln401_7_fu_720_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U485 and_ln401_7_fu_724_p2 select_ln404_fu_729_p3 select_ln404_1_fu_736_p3 select_ln404_2_fu_743_p3 select_ln404_3_fu_750_p3 select_ln404_4_fu_757_p3 select_ln404_5_fu_764_p3 select_ln404_6_fu_771_p3 select_ln404_7_fu_778_p3</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>loadDDR_data_2023_U0</InstName>
                                    <ModuleName>loadDDR_data_2023</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>178</ID>
                                    <BindInstances>icmp_ln58_fu_111_p2 empty_fu_121_p3 icmp_ln58_2_fu_155_p2 add_ln58_fu_161_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>loadDDR_data_2124_U0</InstName>
                                    <ModuleName>loadDDR_data_2124</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>189</ID>
                                    <BindInstances>icmp_ln58_fu_111_p2 empty_fu_121_p3 icmp_ln58_1_fu_155_p2 add_ln58_fu_161_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>edot_325_U0</InstName>
                                    <ModuleName>edot_325</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>200</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_edot_325_Pipeline_edot_fu_40</InstName>
                                            <ModuleName>edot_325_Pipeline_edot</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>40</ID>
                                            <BindInstances>icmp_ln273_fu_153_p2 add_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U501 dmul_64ns_64ns_64_5_med_dsp_1_U502 dmul_64ns_64ns_64_5_med_dsp_1_U503 dmul_64ns_64ns_64_5_med_dsp_1_U504 dmul_64ns_64ns_64_5_med_dsp_1_U505 dmul_64ns_64ns_64_5_med_dsp_1_U506 dmul_64ns_64ns_64_5_med_dsp_1_U507 dmul_64ns_64ns_64_5_med_dsp_1_U508</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>edot_426_U0</InstName>
                                    <ModuleName>edot_426</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>208</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_edot_426_Pipeline_edot_fu_40</InstName>
                                            <ModuleName>edot_426_Pipeline_edot</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>40</ID>
                                            <BindInstances>icmp_ln273_fu_153_p2 add_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U518 dmul_64ns_64ns_64_5_med_dsp_1_U519 dmul_64ns_64ns_64_5_med_dsp_1_U520 dmul_64ns_64ns_64_5_med_dsp_1_U521 dmul_64ns_64ns_64_5_med_dsp_1_U522 dmul_64ns_64ns_64_5_med_dsp_1_U523 dmul_64ns_64ns_64_5_med_dsp_1_U524 dmul_64ns_64ns_64_5_med_dsp_1_U525</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>scale_and_twoNormSquared_for_lub27_U0</InstName>
                                    <ModuleName>scale_and_twoNormSquared_for_lub27</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>216</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62</InstName>
                                            <ModuleName>scale_and_twoNormSquared_for_lub_Scaled</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>62</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>loadDDR_data_special_U0</InstName>
                                                    <ModuleName>loadDDR_data_special</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>122</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96</InstName>
                                                            <ModuleName>loadDDR_data_special_Pipeline_loadDDR_data</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>96</ID>
                                                            <BindInstances>add_ln73_fu_113_p2 icmp_ln73_fu_123_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>icmp_ln73_fu_118_p2 empty_fu_128_p3</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>ediv_7_U0</InstName>
                                                    <ModuleName>ediv_7</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>136</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_ediv_7_Pipeline_ediv_fu_52</InstName>
                                                            <ModuleName>ediv_7_Pipeline_ediv</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>52</ID>
                                                            <BindInstances>add_ln416_fu_149_p2 icmp_ln416_fu_159_p2 ddiv_64ns_64ns_64_58_no_dsp_1_U547 ddiv_64ns_64ns_64_58_no_dsp_1_U548 ddiv_64ns_64ns_64_58_no_dsp_1_U549 ddiv_64ns_64ns_64_58_no_dsp_1_U550 ddiv_64ns_64ns_64_58_no_dsp_1_U551 ddiv_64ns_64ns_64_58_no_dsp_1_U552 ddiv_64ns_64ns_64_58_no_dsp_1_U553 ddiv_64ns_64ns_64_58_no_dsp_1_U554</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                </Instance>
                                                <Instance>
                                                    <InstName>ediv_U0</InstName>
                                                    <ModuleName>ediv</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>146</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_ediv_Pipeline_ediv_fu_52</InstName>
                                                            <ModuleName>ediv_Pipeline_ediv</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>52</ID>
                                                            <BindInstances>add_ln416_fu_149_p2 icmp_ln416_fu_159_p2 ddiv_64ns_64ns_64_58_no_dsp_1_U566 ddiv_64ns_64ns_64_58_no_dsp_1_U567 ddiv_64ns_64ns_64_58_no_dsp_1_U568 ddiv_64ns_64ns_64_58_no_dsp_1_U569 ddiv_64ns_64ns_64_58_no_dsp_1_U570 ddiv_64ns_64ns_64_58_no_dsp_1_U571 ddiv_64ns_64ns_64_58_no_dsp_1_U572 ddiv_64ns_64ns_64_58_no_dsp_1_U573</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                </Instance>
                                                <Instance>
                                                    <InstName>twoNormSquared_8_U0</InstName>
                                                    <ModuleName>twoNormSquared_8</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>156</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_twoNormSquared_8_Pipeline_accum_loop_fu_163</InstName>
                                                            <ModuleName>twoNormSquared_8_Pipeline_accum_loop</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>163</ID>
                                                            <BindInstances>add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U588 dmul_64ns_64ns_64_5_med_dsp_1_U589 dadd_64ns_64ns_64_7_no_dsp_1_U585 dmul_64ns_64ns_64_5_med_dsp_1_U590 dadd_64ns_64ns_64_7_no_dsp_1_U586 dmul_64ns_64ns_64_5_med_dsp_1_U591 dadd_64ns_64ns_64_7_no_dsp_1_U587</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>twoNormSquared_9_U0</InstName>
                                                    <ModuleName>twoNormSquared_9</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>164</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_twoNormSquared_9_Pipeline_accum_loop_fu_163</InstName>
                                                            <ModuleName>twoNormSquared_9_Pipeline_accum_loop</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>163</ID>
                                                            <BindInstances>add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U630 dmul_64ns_64ns_64_5_med_dsp_1_U631 dadd_64ns_64ns_64_7_no_dsp_1_U627 dmul_64ns_64ns_64_5_med_dsp_1_U632 dadd_64ns_64ns_64_7_no_dsp_1_U628 dmul_64ns_64ns_64_5_med_dsp_1_U633 dadd_64ns_64ns_64_7_no_dsp_1_U629</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>colScale_fifo_lb_U colScale_fifo_ub_U nCols_c2_U nCols_c3_U temp_lb_U nCols_c1_U temp_ub_U nCols_c_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80</InstName>
                                            <ModuleName>scale_and_twoNormSquared_for_lub_noScaled</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>80</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>twoNormSquared_5_U0</InstName>
                                                    <ModuleName>twoNormSquared_5</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>34</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_twoNormSquared_5_Pipeline_accum_loop_fu_153</InstName>
                                                            <ModuleName>twoNormSquared_5_Pipeline_accum_loop</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>153</ID>
                                                            <BindInstances>add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U691 dmul_64ns_64ns_64_5_med_dsp_1_U692 dadd_64ns_64ns_64_7_no_dsp_1_U688 dmul_64ns_64ns_64_5_med_dsp_1_U693 dadd_64ns_64ns_64_7_no_dsp_1_U689 dmul_64ns_64ns_64_5_med_dsp_1_U694 dadd_64ns_64ns_64_7_no_dsp_1_U690</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>twoNormSquared_6_U0</InstName>
                                                    <ModuleName>twoNormSquared_6</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>44</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_twoNormSquared_6_Pipeline_accum_loop_fu_153</InstName>
                                                            <ModuleName>twoNormSquared_6_Pipeline_accum_loop</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>153</ID>
                                                            <BindInstances>add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U733 dmul_64ns_64ns_64_5_med_dsp_1_U734 dadd_64ns_64ns_64_7_no_dsp_1_U730 dmul_64ns_64ns_64_5_med_dsp_1_U735 dadd_64ns_64ns_64_7_no_dsp_1_U731 dmul_64ns_64ns_64_5_med_dsp_1_U736 dadd_64ns_64ns_64_7_no_dsp_1_U732</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln78_fu_100_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>primalInfeasBound_fifo_lb_i_U nCols_assign_c1_U primalInfeasBound_fifo_ub_i_U nCols_assign_c_U hasLower_fifo_i_U hasUpper_fifo_i_U primalInfeasBound_edotfifo_lb_i_U primalInfeasBound_edotfifo_ub_i_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>add3_Sqrt_U0</InstName>
                            <ModuleName>add3_Sqrt</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>323</ID>
                            <BindInstances>dadd_64ns_64ns_64_7_no_dsp_1_U806 dadd_64ns_64ns_64_7_no_dsp_1_U806 dsqrt_64ns_64ns_64_56_no_dsp_1_U807</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inverse_pScale_c_U inverse_pScale_c1_U primalInfeasRay_fifo_i_U nCols_assign_c_U primalINfeasConstr_fifo_i_U nRows_assign_c_U primalInfeasRay_SVfifo_lb_i_U primalInfeasRay_SVfifo_ub_i_U primalInfeasConstr_SVfifo_i_U pConstrResSq_U pBoundUbResSq_U pBoundLbResSq_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0</InstName>
                    <ModuleName>Block_entry_split_split_split_split_split_split_split_split_split_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>362</ID>
                </Instance>
            </InstancesList>
            <BindInstances>nRows_assign_out_tmp_channel_U nCols_assign_out_tmp_channel_U nCols_assign_c3_channel_U nRows_assign_c2_channel_U nRows_assign_c_channel_U nCols_assign_c_channel_U dPrimalInfeasRes_U dDualInfeasRes_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem10_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U gmem5_m_axi_U gmem6_m_axi_U gmem7_m_axi_U gmem8_m_axi_U gmem9_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Block_entry_split_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Infeasi_Res_S2.cpp:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Process_N</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.242</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.333 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.333 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Infeasi_Res_S2.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>131</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>390</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_38_p2" SOURCE="Infeasi_Res_S2.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_fu_51_p2" SOURCE="Infeasi_Res_S2.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln24_1_fu_70_p2" SOURCE="Infeasi_Res_S2.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln24_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_90_p3" SOURCE="Infeasi_Res_S2.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_102_p2" SOURCE="Infeasi_Res_S2.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_fu_115_p2" SOURCE="Infeasi_Res_S2.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln25_1_fu_134_p2" SOURCE="Infeasi_Res_S2.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln25_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_154_p3" SOURCE="Infeasi_Res_S2.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.762</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>loadDDR_data_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:61~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:61~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_107_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Primal_Infeasibility.hpp:61~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_15_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:62~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:62~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_107_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Primal_Infeasibility.hpp:62~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_16_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:63~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:63~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_107_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Primal_Infeasibility.hpp:63~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_17_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:64~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Primal_Infeasibility.hpp:64~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_107_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_17</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Primal_Infeasibility.hpp:64~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector_12_Pipeline_scale_vector</Name>
            <Loops>
                <scale_vector/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <scale_vector>
                        <Name>scale_vector</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </scale_vector>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:66~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <scale_vector>
                            <Name>scale_vector</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:160~./Compute_Primal_Infeasibility.hpp:66~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </scale_vector>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2980</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2379</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="scale_vector" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln160_fu_157_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="scale_vector" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_163_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U46" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U47" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U48" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U49" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U50" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U51" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U52" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U53" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector_12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:66~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3082</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2445</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scaleVector_13_Pipeline_scale_vector</Name>
            <Loops>
                <scale_vector/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <scale_vector>
                        <Name>scale_vector</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </scale_vector>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:67~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <scale_vector>
                            <Name>scale_vector</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:160~./Compute_Primal_Infeasibility.hpp:67~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </scale_vector>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2980</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2379</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="scale_vector" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln160_fu_157_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="scale_vector" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_163_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U64" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U65" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U66" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U67" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U68" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U69" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U70" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U71" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector_13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:67~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3082</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2437</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scaleVector_14_Pipeline_scale_vector</Name>
            <Loops>
                <scale_vector/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <scale_vector>
                        <Name>scale_vector</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </scale_vector>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:68~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <scale_vector>
                            <Name>scale_vector</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:160~./Compute_Primal_Infeasibility.hpp:68~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </scale_vector>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2980</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2379</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="scale_vector" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln160_fu_157_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="scale_vector" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_163_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U80" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U81" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U82" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U83" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U84" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U85" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U86" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U87" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector_14</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:68~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3081</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2429</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scaleVector_Pipeline_scale_vector</Name>
            <Loops>
                <scale_vector/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <scale_vector>
                        <Name>scale_vector</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </scale_vector>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:69~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <scale_vector>
                            <Name>scale_vector</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:160~./Compute_Primal_Infeasibility.hpp:69~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </scale_vector>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2980</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2379</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="scale_vector" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln160_fu_157_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="scale_vector" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_163_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U96" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U97" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U98" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U99" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U100" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U101" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U102" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U103" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Primal_Infeasibility.hpp:69~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3081</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2437</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>consumer_Pipeline_VITIS_LOOP_15_1</Name>
            <Loops>
                <VITIS_LOOP_15_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.665</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1>
                        <Name>VITIS_LOOP_15_1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:13~./Compute_Primal_Infeasibility.hpp:71~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_15_1>
                            <Name>VITIS_LOOP_15_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:15~./Compute_Primal_Infeasibility.hpp:71~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </VITIS_LOOP_15_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln15_fu_70_p2" SOURCE="./basic_helper.hpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_76_p2" SOURCE="./basic_helper.hpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>consumer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.665</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:13~./Compute_Primal_Infeasibility.hpp:71~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>173</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>axpy_2fused_Pipeline_axpy_2fused</Name>
            <Loops>
                <axpy_2fused/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <axpy_2fused>
                        <Name>axpy_2fused</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </axpy_2fused>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:302~./Compute_Primal_Infeasibility.hpp:76~Infeasi_Res_S2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <axpy_2fused>
                            <Name>axpy_2fused</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:302~./Compute_Primal_Infeasibility.hpp:76~Infeasi_Res_S2.cpp:95</SourceLocation>
                        </axpy_2fused>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>12800</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14586</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="axpy_2fused" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln302_fu_193_p2" SOURCE="./basic_helper.hpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="axpy_2fused" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_199_p2" SOURCE="./basic_helper.hpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U117" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U125" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U118" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U126" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U119" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U127" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U120" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U128" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U121" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U129" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U122" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U130" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U123" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U131" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_7_no_dsp_1_U124" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_7_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="axpy_2fused" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U132" SOURCE="./basic_helper.hpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>axpy_2fused</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Primal_Infeasibility.hpp:76~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>12837</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14644</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>loadDDR_data_22_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_103_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_22</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>140</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>460</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edot_Pipeline_edot</Name>
            <Loops>
                <edot/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <edot>
                        <Name>edot</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </edot>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:269</SourceLocation>
                    <SummaryOfLoopViolations>
                        <edot>
                            <Name>edot</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:273</SourceLocation>
                        </edot>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3018</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2395</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="edot" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_149_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="edot" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln273_fu_159_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U155" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U156" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U157" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U158" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U159" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U160" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U161" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U162" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edot</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:285</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3056</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2461</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>twoNorm_23_Pipeline_twoNorm</Name>
            <Loops>
                <twoNorm/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <twoNorm>
                        <Name>twoNorm</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </twoNorm>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:249</SourceLocation>
                    <SummaryOfLoopViolations>
                        <twoNorm>
                            <Name>twoNorm</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>./basic_helper.hpp:252</SourceLocation>
                        </twoNorm>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3724</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3395</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twoNorm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_145_p2" SOURCE="./basic_helper.hpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="twoNorm" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln252_fu_155_p2" SOURCE="./basic_helper.hpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U175" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U176" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U173" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U175" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U174" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U176" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U173" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U175" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U174" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U176" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U173" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U175" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U174" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U176" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U173" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="partial_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U174" SOURCE="./basic_helper.hpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="nrm_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNorm_23</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:260</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3817</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3597</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="55" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_56_no_dsp_1_U180" SOURCE="./basic_helper.hpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scale_and_twoNorm_Scaled</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:333</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>60</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8182</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7097</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="colScale_fifo_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="colScale_fifo" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="n_c1_U" SOURCE="./basic_helper.hpp:333" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="n_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="temp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="n_c_U" SOURCE="./basic_helper.hpp:333" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="n_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNorm_Pipeline_twoNorm</Name>
            <Loops>
                <twoNorm/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <twoNorm>
                        <Name>twoNorm</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </twoNorm>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:249</SourceLocation>
                    <SummaryOfLoopViolations>
                        <twoNorm>
                            <Name>twoNorm</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>./basic_helper.hpp:252</SourceLocation>
                        </twoNorm>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3724</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3395</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twoNorm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_145_p2" SOURCE="./basic_helper.hpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="twoNorm" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln252_fu_155_p2" SOURCE="./basic_helper.hpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U198" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U199" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U196" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U198" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U197" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U199" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U196" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U198" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U197" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U199" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U196" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U198" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U197" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="twoNorm" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U199" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U196" SOURCE="./basic_helper.hpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="partial_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="twoNorm" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U197" SOURCE="./basic_helper.hpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="nrm_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNorm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:260</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3785</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3589</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="55" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_56_no_dsp_1_U203" SOURCE="./basic_helper.hpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scale_and_twoNorm_noScaled</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:323</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3785</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3589</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scale_and_twoNorm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:348~./Compute_Primal_Infeasibility.hpp:88~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>72</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>11977</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10819</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln353_fu_88_p2" SOURCE="./basic_helper.hpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln353" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_Primal_Infeasibility_stage2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Primal_Infeasibility.hpp:54~Infeasi_Res_S2.cpp:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>264</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>43365</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>40027</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inverse_dScale_c_U" SOURCE=":0" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inverse_dScale_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inverse_dScale_c5_U" SOURCE=":0" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inverse_dScale_c5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inverse_dScale_c6_U" SOURCE=":0" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inverse_dScale_c6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inverse_dScale_c7_U" SOURCE=":0" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inverse_dScale_c7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasRay_fifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasRay_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nRows_assign_c1_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nRows_assign_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasLbRay_fifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasLbRay_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c4_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasUbRay_fifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasUbRay_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c3_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasConstr_fifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasConstr_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c2_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasRay_SVfifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasRay_SVfifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nRows_assign_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nRows_assign_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasLbRay_SVfifo_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasLbRay_SVfifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasUbRay_SVfifo_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasUbRay_SVfifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasConstr_SVfifo_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasConstr_SVfifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dualInfeasConstr_axpyfifo_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dualInfeasConstr_axpyfifo_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc31</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.762</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>loadDDR_data_18_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58~./Compute_Dual_Infeasibility.hpp:166~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Dual_Infeasibility.hpp:166~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_107_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_18</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Dual_Infeasibility.hpp:166~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_19_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58~./Compute_Dual_Infeasibility.hpp:167~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Dual_Infeasibility.hpp:167~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_107_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_19</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Dual_Infeasibility.hpp:167~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>452</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector_2out_Pipeline_scale_vector</Name>
            <Loops>
                <scale_vector/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <scale_vector>
                        <Name>scale_vector</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </scale_vector>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:173~./Compute_Dual_Infeasibility.hpp:169~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <scale_vector>
                            <Name>scale_vector</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:180~./Compute_Dual_Infeasibility.hpp:169~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </scale_vector>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2980</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2389</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="scale_vector" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln180_fu_166_p2" SOURCE="./basic_helper.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="scale_vector" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_172_p2" SOURCE="./basic_helper.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U277" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U278" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U279" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U280" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U281" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U282" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U283" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U284" SOURCE="./basic_helper.hpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector_2out</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:173~./Compute_Dual_Infeasibility.hpp:169~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3081</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2447</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scaleVector_1_Pipeline_scale_vector</Name>
            <Loops>
                <scale_vector/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <scale_vector>
                        <Name>scale_vector</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </scale_vector>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Dual_Infeasibility.hpp:170~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <scale_vector>
                            <Name>scale_vector</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:160~./Compute_Dual_Infeasibility.hpp:170~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </scale_vector>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2980</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2379</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="scale_vector" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln160_fu_157_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="scale_vector" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_163_p2" SOURCE="./basic_helper.hpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U295" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U296" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U297" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U298" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U299" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U300" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U301" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="scale_vector" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U302" SOURCE="./basic_helper.hpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scaleVector_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:154~./Compute_Dual_Infeasibility.hpp:170~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3081</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2429</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>projNeg28</Name>
            <Loops>
                <projNeg/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.427</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <projNeg>
                        <Name>projNeg</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </projNeg>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:369~./Compute_Dual_Infeasibility.hpp:19~./Compute_Dual_Infeasibility.hpp:174~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <projNeg>
                            <Name>projNeg</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:369~./Compute_Dual_Infeasibility.hpp:19~./Compute_Dual_Infeasibility.hpp:174~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </projNeg>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1524</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1497</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln369_fu_239_p2" SOURCE="./basic_helper.hpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln369" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="projNeg" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_245_p2" SOURCE="./basic_helper.hpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_fu_339_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_fu_793_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_fu_359_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_1_fu_689_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_fu_798_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U311" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_fu_802_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_fu_807_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_fu_814_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_1_fu_373_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_1_fu_821_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_2_fu_399_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_3_fu_702_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_1_fu_826_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U312" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_1_fu_830_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_1_fu_835_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_1_fu_842_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_2_fu_413_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_2_fu_849_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_4_fu_439_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_5_fu_715_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_2_fu_854_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U313" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_2_fu_858_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_2_fu_863_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_2_fu_870_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_3_fu_453_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_3_fu_877_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_6_fu_479_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_7_fu_728_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_3_fu_882_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U314" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_3_fu_886_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_3_fu_891_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_3_fu_898_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_4_fu_493_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_4_fu_905_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_8_fu_519_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_9_fu_741_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_4_fu_910_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U315" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_4_fu_914_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_4_fu_919_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_4_fu_926_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_5_fu_533_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_5_fu_933_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_10_fu_559_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_11_fu_754_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_5_fu_938_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U316" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_5_fu_942_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_5_fu_947_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_5_fu_954_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_6_fu_573_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_6_fu_961_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_12_fu_599_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_13_fu_767_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_6_fu_966_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U317" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_6_fu_970_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_6_fu_975_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_6_fu_982_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln376_7_fu_613_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln376_7_fu_989_p2" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln376_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_14_fu_639_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_15_fu_780_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_7_fu_994_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U318" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_7_fu_998_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln377_7_fu_1003_p3" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln377_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln376_7_fu_1010_p3" SOURCE="./basic_helper.hpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln376_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_24_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_103_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_fu_113_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_24</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>140</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>460</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_100_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_110_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edot_11_Pipeline_edot</Name>
            <Loops>
                <edot/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <edot>
                        <Name>edot</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </edot>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:269</SourceLocation>
                    <SummaryOfLoopViolations>
                        <edot>
                            <Name>edot</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:273</SourceLocation>
                        </edot>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3018</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2395</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="edot" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_149_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="edot" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln273_fu_159_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U333" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U334" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U335" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U336" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U337" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U338" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U339" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U340" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edot_11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:285</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3056</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2461</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>twoNormSquared_Pipeline_accum_loop</Name>
            <Loops>
                <accum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum_loop>
                        <Name>accum_loop</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:120</SourceLocation>
                    <SummaryOfLoopViolations>
                        <accum_loop>
                            <Name>accum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:120</SourceLocation>
                        </accum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7819</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7720</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_828_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="accum_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_838_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U355" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U356" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U352" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U357" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U353" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U358" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U354" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:145</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8846</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10150</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U389" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_162" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scale_and_twoNormSquared_Scaled</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:445</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>72</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12188</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13653</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rowScale_fifo_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rowScale_fifo" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="n_c1_U" SOURCE="./basic_helper.hpp:445" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="n_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="temp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="n_c_U" SOURCE="./basic_helper.hpp:445" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="n_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_10_Pipeline_accum_loop</Name>
            <Loops>
                <accum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum_loop>
                        <Name>accum_loop</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <accum_loop>
                            <Name>accum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:120</SourceLocation>
                        </accum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7819</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7720</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_828_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="accum_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_838_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U408" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U409" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U405" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U410" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U406" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U411" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U407" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_10</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:145</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8814</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10142</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U442" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_135" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scale_and_twoNormSquared_noScaled</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:435</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8814</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10142</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scale_and_twoNormSquared29</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:460~./Compute_Dual_Infeasibility.hpp:21~./Compute_Dual_Infeasibility.hpp:174~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>21012</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>23920</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln468_fu_88_p2" SOURCE="./basic_helper.hpp:468" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln468" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Primal_Constr</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Dual_Infeasibility.hpp:14~./Compute_Dual_Infeasibility.hpp:174~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>22543</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25711</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasBound_fifo_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasBound_fifo_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>projNeg_221_Pipeline_projNeg</Name>
            <Loops>
                <projNeg/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.235</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <projNeg>
                        <Name>projNeg</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </projNeg>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:365~./Compute_Dual_Infeasibility.hpp:109~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <projNeg>
                            <Name>projNeg</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:369~./Compute_Dual_Infeasibility.hpp:109~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </projNeg>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1102</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>883</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln369_fu_211_p2" SOURCE="./basic_helper.hpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln369" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="projNeg" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_217_p2" SOURCE="./basic_helper.hpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln369" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_fu_325_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_16_fu_331_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_fu_657_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U463" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_fu_661_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_17_fu_357_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_18_fu_363_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_8_fu_666_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U464" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_8_fu_670_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_19_fu_389_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_20_fu_395_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_9_fu_675_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U465" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_9_fu_679_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_21_fu_421_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_22_fu_427_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_10_fu_684_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U466" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_10_fu_688_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_23_fu_453_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_24_fu_459_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_11_fu_693_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U467" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_11_fu_697_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_25_fu_485_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_26_fu_491_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_12_fu_702_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U468" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_12_fu_706_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_27_fu_517_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_28_fu_523_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_13_fu_711_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U469" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_13_fu_715_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln377_29_fu_549_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln377_30_fu_555_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln377_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="or" PRAGMA="" RTLNAME="or_ln377_14_fu_720_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln377_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U470" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projNeg" OPTYPE="and" PRAGMA="" RTLNAME="and_ln377_14_fu_724_p2" SOURCE="./basic_helper.hpp:377" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln377_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_fu_729_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_1_fu_736_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_2_fu_743_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_3_fu_750_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_4_fu_757_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_5_fu_764_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_6_fu_771_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projNeg" OPTYPE="select" PRAGMA="" RTLNAME="select_ln380_7_fu_778_p3" SOURCE="./basic_helper.hpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln380_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>projNeg_221</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.235</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:365~./Compute_Dual_Infeasibility.hpp:109~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1108</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>933</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>projPos22_Pipeline_projPos</Name>
            <Loops>
                <projPos/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.235</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <projPos>
                        <Name>projPos</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </projPos>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:393~./Compute_Dual_Infeasibility.hpp:110~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <projPos>
                            <Name>projPos</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:393~./Compute_Dual_Infeasibility.hpp:110~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </projPos>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1102</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>883</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln393_fu_211_p2" SOURCE="./basic_helper.hpp:393" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln393" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="projPos" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_217_p2" SOURCE="./basic_helper.hpp:393" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln393" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_fu_325_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_1_fu_331_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_fu_657_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U478" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_fu_661_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_2_fu_357_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_3_fu_363_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_1_fu_666_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U479" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_1_fu_670_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_4_fu_389_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_5_fu_395_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_2_fu_675_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U480" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_2_fu_679_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_6_fu_421_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_7_fu_427_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_3_fu_684_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U481" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_3_fu_688_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_8_fu_453_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_9_fu_459_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_4_fu_693_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U482" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_4_fu_697_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_10_fu_485_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_11_fu_491_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_5_fu_702_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U483" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_5_fu_706_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_12_fu_517_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_13_fu_523_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_6_fu_711_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U484" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_6_fu_715_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln401_14_fu_549_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln401_15_fu_555_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln401_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="or" PRAGMA="" RTLNAME="or_ln401_7_fu_720_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln401_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_1_no_dsp_1_U485" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="projPos" OPTYPE="and" PRAGMA="" RTLNAME="and_ln401_7_fu_724_p2" SOURCE="./basic_helper.hpp:401" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln401_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_fu_729_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_1_fu_736_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_2_fu_743_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_3_fu_750_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_4_fu_757_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_5_fu_764_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_6_fu_771_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="projPos" OPTYPE="select" PRAGMA="" RTLNAME="select_ln404_7_fu_778_p3" SOURCE="./basic_helper.hpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln404_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>projPos22</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.235</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Dual_Infeasibility.hpp:110~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1108</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>933</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>loadDDR_data_2023</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Dual_Infeasibility.hpp:112~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Dual_Infeasibility.hpp:112~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>155</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>212</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_111_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_121_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_2_fu_155_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_161_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_2124</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:54~./Compute_Dual_Infeasibility.hpp:113~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:58~./Compute_Dual_Infeasibility.hpp:113~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>155</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>212</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln58_fu_111_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_121_p3" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln58_1_fu_155_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_161_p2" SOURCE="./basic_helper.hpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edot_325_Pipeline_edot</Name>
            <Loops>
                <edot/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <edot>
                        <Name>edot</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </edot>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:269~./Compute_Dual_Infeasibility.hpp:115~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <edot>
                            <Name>edot</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:273~./Compute_Dual_Infeasibility.hpp:115~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </edot>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3018</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2395</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="edot" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln273_fu_153_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="edot" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_159_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U501" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U502" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U503" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U504" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U505" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U506" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U507" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U508" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edot_325</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:269~./Compute_Dual_Infeasibility.hpp:115~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3055</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2445</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>edot_426_Pipeline_edot</Name>
            <Loops>
                <edot/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <edot>
                        <Name>edot</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </edot>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:269~./Compute_Dual_Infeasibility.hpp:116~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <edot>
                            <Name>edot</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:273~./Compute_Dual_Infeasibility.hpp:116~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                        </edot>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3018</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2395</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="edot" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln273_fu_153_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="edot" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_159_p2" SOURCE="./basic_helper.hpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U518" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U519" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U520" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U521" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U522" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U523" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U524" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="edot" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U525" SOURCE="./basic_helper.hpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>edot_426</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.154</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:269~./Compute_Dual_Infeasibility.hpp:116~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3055</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2445</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>loadDDR_data_special_Pipeline_loadDDR_data</Name>
            <Loops>
                <loadDDR_data/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.765</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadDDR_data>
                        <Name>loadDDR_data</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadDDR_data>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:73</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loadDDR_data>
                            <Name>loadDDR_data</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:73</SourceLocation>
                        </loadDDR_data>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadDDR_data" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_113_p2" SOURCE="./basic_helper.hpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loadDDR_data" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln73_fu_123_p2" SOURCE="./basic_helper.hpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>loadDDR_data_special</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:73</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>140</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>484</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln73_fu_118_p2" SOURCE="./basic_helper.hpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_128_p3" SOURCE="./basic_helper.hpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ediv_7_Pipeline_ediv</Name>
            <Loops>
                <ediv/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ediv>
                        <Name>ediv</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ediv>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:413</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ediv>
                            <Name>ediv</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:416</SourceLocation>
                        </ediv>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1173</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ediv" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_fu_149_p2" SOURCE="./basic_helper.hpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln416" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ediv" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln416_fu_159_p2" SOURCE="./basic_helper.hpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U547" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U548" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U549" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U550" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U551" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U552" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U553" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U554" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ediv_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:428</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1211</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>229</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ediv_Pipeline_ediv</Name>
            <Loops>
                <ediv/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ediv>
                        <Name>ediv</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ediv>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:413</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ediv>
                            <Name>ediv</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:416</SourceLocation>
                        </ediv>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1173</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ediv" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_fu_149_p2" SOURCE="./basic_helper.hpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln416" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ediv" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln416_fu_159_p2" SOURCE="./basic_helper.hpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U566" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U567" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U568" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U569" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U570" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U571" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U572" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="57" LOOP="ediv" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_58_no_dsp_1_U573" SOURCE="./basic_helper.hpp:424" STORAGESUBTYPE="" URAM="0" VARIABLE="div_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ediv</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:428</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1211</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>229</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>twoNormSquared_8_Pipeline_accum_loop</Name>
            <Loops>
                <accum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum_loop>
                        <Name>accum_loop</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <accum_loop>
                            <Name>accum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:120</SourceLocation>
                        </accum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7819</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7720</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_828_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="accum_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_838_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U588" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U589" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U585" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U590" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U586" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U591" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U587" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:145</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8846</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10150</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U622" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_54" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_9_Pipeline_accum_loop</Name>
            <Loops>
                <accum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum_loop>
                        <Name>accum_loop</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <accum_loop>
                            <Name>accum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:120</SourceLocation>
                        </accum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7819</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7720</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_828_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="accum_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_838_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U630" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U631" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U627" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U632" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U628" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U633" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U629" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:145</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8846</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10150</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U664" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scale_and_twoNormSquared_for_lub_Scaled</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Dual_Infeasibility.hpp:34</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>20546</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22410</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="colScale_fifo_lb_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="colScale_fifo_lb" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="colScale_fifo_ub_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="colScale_fifo_ub" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_c2_U" SOURCE="./Compute_Dual_Infeasibility.hpp:34" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_c2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_c3_U" SOURCE="./Compute_Dual_Infeasibility.hpp:34" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_c3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_lb_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="temp_lb" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_c1_U" SOURCE="./Compute_Dual_Infeasibility.hpp:34" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="temp_ub_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="temp_ub" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_c_U" SOURCE="./Compute_Dual_Infeasibility.hpp:34" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_5_Pipeline_accum_loop</Name>
            <Loops>
                <accum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum_loop>
                        <Name>accum_loop</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <accum_loop>
                            <Name>accum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:120</SourceLocation>
                        </accum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7819</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7720</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_828_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="accum_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_838_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U691" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U692" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U688" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U693" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U689" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U694" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U690" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_12" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:145</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8814</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10142</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U725" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_108" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_6_Pipeline_accum_loop</Name>
            <Loops>
                <accum_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <accum_loop>
                        <Name>accum_loop</Name>
                        <Slack>2.43</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </accum_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <accum_loop>
                            <Name>accum_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>./basic_helper.hpp:120</SourceLocation>
                        </accum_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7819</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7720</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="accum_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_828_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="accum_loop" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_838_p2" SOURCE="./basic_helper.hpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U733" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U734" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U730" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U735" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U731" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="4" LOOP="accum_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_med_dsp_1_U736" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="accum_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U732" SOURCE="./basic_helper.hpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="new_val_9" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>twoNormSquared_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:145</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8814</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10142</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U767" SOURCE="./basic_helper.hpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="dres_81" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scale_and_twoNormSquared_for_lub_noScaled</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Dual_Infeasibility.hpp:58</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>17630</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20316</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scale_and_twoNormSquared_for_lub27</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Dual_Infeasibility.hpp:70~./Compute_Dual_Infeasibility.hpp:118~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>38186</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42923</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_100_p2" SOURCE="./Compute_Dual_Infeasibility.hpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln78" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Primal_Bound</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Dual_Infeasibility.hpp:97~./Compute_Dual_Infeasibility.hpp:178~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>46993</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51811</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasBound_fifo_lb_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasBound_fifo_lb_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c1_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasBound_fifo_ub_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasBound_fifo_ub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hasLower_fifo_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hasLower_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="hasUpper_fifo_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="hasUpper_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasBound_edotfifo_lb_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasBound_edotfifo_lb_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasBound_edotfifo_ub_i_U" SOURCE=":0" STORAGESIZE="512 3 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasBound_edotfifo_ub_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>add3_Sqrt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>69</Best-caseLatency>
                    <Average-caseLatency>69</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>69</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./basic_helper.hpp:29</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>800</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1374</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U806" SOURCE="./basic_helper.hpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_no_dsp_1_U806" SOURCE="./basic_helper.hpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="55" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_56_no_dsp_1_U807" SOURCE="./basic_helper.hpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="dataout" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Compute_Dual_Infeasibility_stage2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>./Compute_Dual_Infeasibility.hpp:161~Infeasi_Res_S2.cpp:111</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>82468</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>86376</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inverse_pScale_c_U" SOURCE=":0" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inverse_pScale_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inverse_pScale_c1_U" SOURCE=":0" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inverse_pScale_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasRay_fifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasRay_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalINfeasConstr_fifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalINfeasConstr_fifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nRows_assign_c_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nRows_assign_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasRay_SVfifo_lb_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasRay_SVfifo_lb_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasRay_SVfifo_ub_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasRay_SVfifo_ub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="primalInfeasConstr_SVfifo_i_U" SOURCE=":0" STORAGESIZE="512 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="primalInfeasConstr_SVfifo_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pConstrResSq_U" SOURCE="./Compute_Dual_Infeasibility.hpp:159" STORAGESIZE="64 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pConstrResSq" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pBoundUbResSq_U" SOURCE="./Compute_Dual_Infeasibility.hpp:160" STORAGESIZE="64 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pBoundUbResSq" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pBoundLbResSq_U" SOURCE="./Compute_Dual_Infeasibility.hpp:161" STORAGESIZE="64 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pBoundLbResSq" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_split_split_split_split_split_split_split_split_split_proc1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.626</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Infeasi_Res_S2.cpp:127</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Infeasi_Res_S2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.509</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Infeasi_Res_S2.cpp:87</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1452</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>19</UTIL_BRAM>
                    <DSP>648</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>176798</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>182579</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nRows_assign_out_tmp_channel_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nRows_assign_out_tmp_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_out_tmp_channel_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_out_tmp_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c3_channel_U" SOURCE="Infeasi_Res_S2.cpp:92" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c3_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nRows_assign_c2_channel_U" SOURCE="Infeasi_Res_S2.cpp:92" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nRows_assign_c2_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nRows_assign_c_channel_U" SOURCE="Infeasi_Res_S2.cpp:92" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nRows_assign_c_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nCols_assign_c_channel_U" SOURCE="Infeasi_Res_S2.cpp:92" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="nCols_assign_c_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dPrimalInfeasRes_U" SOURCE="Infeasi_Res_S2.cpp:89" STORAGESIZE="64 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dPrimalInfeasRes" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dDualInfeasRes_U" SOURCE="Infeasi_Res_S2.cpp:90" STORAGESIZE="64 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="dDualInfeasRes" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem10" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem10_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem4" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem4_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem5" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem5_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem6" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem6_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem7" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem7_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem8" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem8_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="132" BUNDLEDNAME="gmem9" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem9_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>colScale_fifo_U</Name>
            <ParentInst>grp_scale_and_twoNorm_Scaled_fu_58</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>temp_U</Name>
            <ParentInst>grp_scale_and_twoNorm_Scaled_fu_58</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasRay_fifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasLbRay_fifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasUbRay_fifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasConstr_fifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasRay_SVfifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasLbRay_SVfifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasUbRay_SVfifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasConstr_SVfifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dualInfeasConstr_axpyfifo_i_U</Name>
            <ParentInst>Compute_Primal_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rowScale_fifo_U</Name>
            <ParentInst>grp_scale_and_twoNormSquared_Scaled_fu_58</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>temp_U</Name>
            <ParentInst>grp_scale_and_twoNormSquared_Scaled_fu_58</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasBound_fifo_i_U</Name>
            <ParentInst>Primal_Constr_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>colScale_fifo_lb_U</Name>
            <ParentInst>grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>colScale_fifo_ub_U</Name>
            <ParentInst>grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>temp_lb_U</Name>
            <ParentInst>grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>temp_ub_U</Name>
            <ParentInst>grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasBound_fifo_lb_i_U</Name>
            <ParentInst>Primal_Bound_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasBound_fifo_ub_i_U</Name>
            <ParentInst>Primal_Bound_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>hasLower_fifo_i_U</Name>
            <ParentInst>Primal_Bound_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>hasUpper_fifo_i_U</Name>
            <ParentInst>Primal_Bound_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasBound_edotfifo_lb_i_U</Name>
            <ParentInst>Primal_Bound_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasBound_edotfifo_ub_i_U</Name>
            <ParentInst>Primal_Bound_U0</ParentInst>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasRay_fifo_i_U</Name>
            <ParentInst>Compute_Dual_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalINfeasConstr_fifo_i_U</Name>
            <ParentInst>Compute_Dual_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasRay_SVfifo_lb_i_U</Name>
            <ParentInst>Compute_Dual_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasRay_SVfifo_ub_i_U</Name>
            <ParentInst>Compute_Dual_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>primalInfeasConstr_SVfifo_i_U</Name>
            <ParentInst>Compute_Dual_Infeasibility_stage2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dPrimalInfeasRes_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dDualInfeasRes_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="y" index="0" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dSlackPos" index="1" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dSlackPos_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dSlackPos_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dSlackNeg" index="2" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dSlackNeg_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dSlackNeg_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="aty" index="3" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="aty_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="aty_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="colScale0" index="4" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem4" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="colScale0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="colScale0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="5" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem5" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ax" index="6" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem6" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ax_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ax_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="colScale1" index="7" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem7" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="colScale1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="colScale1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rowScale" index="8" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem8" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="rowScale_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="rowScale_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hasLower" index="9" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem9" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="hasLower_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="hasLower_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hasUpper" index="10" direction="in" srcType="vector&lt;double, 8&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem10" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="hasUpper_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="hasUpper_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dPrimalInfeasRes_val" index="11" direction="out" srcType="double&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="dPrimalInfeasRes_val_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dPrimalInfeasRes_val_2" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dPrimalInfeasRes_val_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dDualInfeasRes_val" index="12" direction="out" srcType="double&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="dDualInfeasRes_val_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dDualInfeasRes_val_2" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dDualInfeasRes_val_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nRows" index="13" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nRows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nCols" index="14" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nCols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="problem_nEqs" index="15" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="problem_nEqs" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ifScaled" index="16" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ifScaled" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inverse_dScale" index="17" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="inverse_dScale_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inverse_dScale_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inverse_pScale" index="18" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="inverse_pScale_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inverse_pScale_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="y_1" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x14" name="y_2" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 63 to 32 of y"/>
                    </fields>
                </register>
                <register offset="0x1c" name="dSlackPos_1" access="W" description="Data signal of dSlackPos" range="32">
                    <fields>
                        <field offset="0" width="32" name="dSlackPos" access="W" description="Bit 31 to 0 of dSlackPos"/>
                    </fields>
                </register>
                <register offset="0x20" name="dSlackPos_2" access="W" description="Data signal of dSlackPos" range="32">
                    <fields>
                        <field offset="0" width="32" name="dSlackPos" access="W" description="Bit 63 to 32 of dSlackPos"/>
                    </fields>
                </register>
                <register offset="0x28" name="dSlackNeg_1" access="W" description="Data signal of dSlackNeg" range="32">
                    <fields>
                        <field offset="0" width="32" name="dSlackNeg" access="W" description="Bit 31 to 0 of dSlackNeg"/>
                    </fields>
                </register>
                <register offset="0x2c" name="dSlackNeg_2" access="W" description="Data signal of dSlackNeg" range="32">
                    <fields>
                        <field offset="0" width="32" name="dSlackNeg" access="W" description="Bit 63 to 32 of dSlackNeg"/>
                    </fields>
                </register>
                <register offset="0x34" name="aty_1" access="W" description="Data signal of aty" range="32">
                    <fields>
                        <field offset="0" width="32" name="aty" access="W" description="Bit 31 to 0 of aty"/>
                    </fields>
                </register>
                <register offset="0x38" name="aty_2" access="W" description="Data signal of aty" range="32">
                    <fields>
                        <field offset="0" width="32" name="aty" access="W" description="Bit 63 to 32 of aty"/>
                    </fields>
                </register>
                <register offset="0x40" name="colScale0_1" access="W" description="Data signal of colScale0" range="32">
                    <fields>
                        <field offset="0" width="32" name="colScale0" access="W" description="Bit 31 to 0 of colScale0"/>
                    </fields>
                </register>
                <register offset="0x44" name="colScale0_2" access="W" description="Data signal of colScale0" range="32">
                    <fields>
                        <field offset="0" width="32" name="colScale0" access="W" description="Bit 63 to 32 of colScale0"/>
                    </fields>
                </register>
                <register offset="0x4c" name="x_1" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x50" name="x_2" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 63 to 32 of x"/>
                    </fields>
                </register>
                <register offset="0x58" name="ax_1" access="W" description="Data signal of ax" range="32">
                    <fields>
                        <field offset="0" width="32" name="ax" access="W" description="Bit 31 to 0 of ax"/>
                    </fields>
                </register>
                <register offset="0x5c" name="ax_2" access="W" description="Data signal of ax" range="32">
                    <fields>
                        <field offset="0" width="32" name="ax" access="W" description="Bit 63 to 32 of ax"/>
                    </fields>
                </register>
                <register offset="0x64" name="colScale1_1" access="W" description="Data signal of colScale1" range="32">
                    <fields>
                        <field offset="0" width="32" name="colScale1" access="W" description="Bit 31 to 0 of colScale1"/>
                    </fields>
                </register>
                <register offset="0x68" name="colScale1_2" access="W" description="Data signal of colScale1" range="32">
                    <fields>
                        <field offset="0" width="32" name="colScale1" access="W" description="Bit 63 to 32 of colScale1"/>
                    </fields>
                </register>
                <register offset="0x70" name="rowScale_1" access="W" description="Data signal of rowScale" range="32">
                    <fields>
                        <field offset="0" width="32" name="rowScale" access="W" description="Bit 31 to 0 of rowScale"/>
                    </fields>
                </register>
                <register offset="0x74" name="rowScale_2" access="W" description="Data signal of rowScale" range="32">
                    <fields>
                        <field offset="0" width="32" name="rowScale" access="W" description="Bit 63 to 32 of rowScale"/>
                    </fields>
                </register>
                <register offset="0x7c" name="hasLower_1" access="W" description="Data signal of hasLower" range="32">
                    <fields>
                        <field offset="0" width="32" name="hasLower" access="W" description="Bit 31 to 0 of hasLower"/>
                    </fields>
                </register>
                <register offset="0x80" name="hasLower_2" access="W" description="Data signal of hasLower" range="32">
                    <fields>
                        <field offset="0" width="32" name="hasLower" access="W" description="Bit 63 to 32 of hasLower"/>
                    </fields>
                </register>
                <register offset="0x88" name="hasUpper_1" access="W" description="Data signal of hasUpper" range="32">
                    <fields>
                        <field offset="0" width="32" name="hasUpper" access="W" description="Bit 31 to 0 of hasUpper"/>
                    </fields>
                </register>
                <register offset="0x8c" name="hasUpper_2" access="W" description="Data signal of hasUpper" range="32">
                    <fields>
                        <field offset="0" width="32" name="hasUpper" access="W" description="Bit 63 to 32 of hasUpper"/>
                    </fields>
                </register>
                <register offset="0x94" name="dPrimalInfeasRes_val_1" access="R" description="Data signal of dPrimalInfeasRes_val" range="32">
                    <fields>
                        <field offset="0" width="32" name="dPrimalInfeasRes_val" access="R" description="Bit 31 to 0 of dPrimalInfeasRes_val"/>
                    </fields>
                </register>
                <register offset="0x98" name="dPrimalInfeasRes_val_2" access="R" description="Data signal of dPrimalInfeasRes_val" range="32">
                    <fields>
                        <field offset="0" width="32" name="dPrimalInfeasRes_val" access="R" description="Bit 63 to 32 of dPrimalInfeasRes_val"/>
                    </fields>
                </register>
                <register offset="0x9c" name="dPrimalInfeasRes_val_ctrl" access="R" description="Control signal of dPrimalInfeasRes_val" range="32">
                    <fields>
                        <field offset="0" width="1" name="dPrimalInfeasRes_val_ap_vld" access="R" description="Control signal dPrimalInfeasRes_val_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xac" name="dDualInfeasRes_val_1" access="R" description="Data signal of dDualInfeasRes_val" range="32">
                    <fields>
                        <field offset="0" width="32" name="dDualInfeasRes_val" access="R" description="Bit 31 to 0 of dDualInfeasRes_val"/>
                    </fields>
                </register>
                <register offset="0xb0" name="dDualInfeasRes_val_2" access="R" description="Data signal of dDualInfeasRes_val" range="32">
                    <fields>
                        <field offset="0" width="32" name="dDualInfeasRes_val" access="R" description="Bit 63 to 32 of dDualInfeasRes_val"/>
                    </fields>
                </register>
                <register offset="0xb4" name="dDualInfeasRes_val_ctrl" access="R" description="Control signal of dDualInfeasRes_val" range="32">
                    <fields>
                        <field offset="0" width="1" name="dDualInfeasRes_val_ap_vld" access="R" description="Control signal dDualInfeasRes_val_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc4" name="nRows" access="W" description="Data signal of nRows" range="32">
                    <fields>
                        <field offset="0" width="32" name="nRows" access="W" description="Bit 31 to 0 of nRows"/>
                    </fields>
                </register>
                <register offset="0xcc" name="nCols" access="W" description="Data signal of nCols" range="32">
                    <fields>
                        <field offset="0" width="32" name="nCols" access="W" description="Bit 31 to 0 of nCols"/>
                    </fields>
                </register>
                <register offset="0xd4" name="problem_nEqs" access="W" description="Data signal of problem_nEqs" range="32">
                    <fields>
                        <field offset="0" width="32" name="problem_nEqs" access="W" description="Bit 31 to 0 of problem_nEqs"/>
                    </fields>
                </register>
                <register offset="0xdc" name="ifScaled" access="W" description="Data signal of ifScaled" range="32">
                    <fields>
                        <field offset="0" width="32" name="ifScaled" access="W" description="Bit 31 to 0 of ifScaled"/>
                    </fields>
                </register>
                <register offset="0xe4" name="inverse_dScale_1" access="W" description="Data signal of inverse_dScale" range="32">
                    <fields>
                        <field offset="0" width="32" name="inverse_dScale" access="W" description="Bit 31 to 0 of inverse_dScale"/>
                    </fields>
                </register>
                <register offset="0xe8" name="inverse_dScale_2" access="W" description="Data signal of inverse_dScale" range="32">
                    <fields>
                        <field offset="0" width="32" name="inverse_dScale" access="W" description="Bit 63 to 32 of inverse_dScale"/>
                    </fields>
                </register>
                <register offset="0xf0" name="inverse_pScale_1" access="W" description="Data signal of inverse_pScale" range="32">
                    <fields>
                        <field offset="0" width="32" name="inverse_pScale" access="W" description="Bit 31 to 0 of inverse_pScale"/>
                    </fields>
                </register>
                <register offset="0xf4" name="inverse_pScale_2" access="W" description="Data signal of inverse_pScale" range="32">
                    <fields>
                        <field offset="0" width="32" name="inverse_pScale" access="W" description="Bit 63 to 32 of inverse_pScale"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="dSlackPos"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="dSlackNeg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="aty"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="colScale0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="ax"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="colScale1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="rowScale"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="hasLower"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="hasUpper"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="dPrimalInfeasRes_val"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="dDualInfeasRes_val"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="nRows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="204" argName="nCols"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="212" argName="problem_nEqs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="ifScaled"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="228" argName="inverse_dScale"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240" argName="inverse_pScale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem10:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4:m_axi_gmem5:m_axi_gmem6:m_axi_gmem7:m_axi_gmem8:m_axi_gmem9</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="dSlackPos"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="dSlackPos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem10" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem10_" paramPrefix="C_M_AXI_GMEM10_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem10_ARADDR</port>
                <port>m_axi_gmem10_ARBURST</port>
                <port>m_axi_gmem10_ARCACHE</port>
                <port>m_axi_gmem10_ARID</port>
                <port>m_axi_gmem10_ARLEN</port>
                <port>m_axi_gmem10_ARLOCK</port>
                <port>m_axi_gmem10_ARPROT</port>
                <port>m_axi_gmem10_ARQOS</port>
                <port>m_axi_gmem10_ARREADY</port>
                <port>m_axi_gmem10_ARREGION</port>
                <port>m_axi_gmem10_ARSIZE</port>
                <port>m_axi_gmem10_ARUSER</port>
                <port>m_axi_gmem10_ARVALID</port>
                <port>m_axi_gmem10_AWADDR</port>
                <port>m_axi_gmem10_AWBURST</port>
                <port>m_axi_gmem10_AWCACHE</port>
                <port>m_axi_gmem10_AWID</port>
                <port>m_axi_gmem10_AWLEN</port>
                <port>m_axi_gmem10_AWLOCK</port>
                <port>m_axi_gmem10_AWPROT</port>
                <port>m_axi_gmem10_AWQOS</port>
                <port>m_axi_gmem10_AWREADY</port>
                <port>m_axi_gmem10_AWREGION</port>
                <port>m_axi_gmem10_AWSIZE</port>
                <port>m_axi_gmem10_AWUSER</port>
                <port>m_axi_gmem10_AWVALID</port>
                <port>m_axi_gmem10_BID</port>
                <port>m_axi_gmem10_BREADY</port>
                <port>m_axi_gmem10_BRESP</port>
                <port>m_axi_gmem10_BUSER</port>
                <port>m_axi_gmem10_BVALID</port>
                <port>m_axi_gmem10_RDATA</port>
                <port>m_axi_gmem10_RID</port>
                <port>m_axi_gmem10_RLAST</port>
                <port>m_axi_gmem10_RREADY</port>
                <port>m_axi_gmem10_RRESP</port>
                <port>m_axi_gmem10_RUSER</port>
                <port>m_axi_gmem10_RVALID</port>
                <port>m_axi_gmem10_WDATA</port>
                <port>m_axi_gmem10_WID</port>
                <port>m_axi_gmem10_WLAST</port>
                <port>m_axi_gmem10_WREADY</port>
                <port>m_axi_gmem10_WSTRB</port>
                <port>m_axi_gmem10_WUSER</port>
                <port>m_axi_gmem10_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="hasUpper"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="hasUpper"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="dSlackNeg"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="dSlackNeg"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="aty"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="aty"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem4_" paramPrefix="C_M_AXI_GMEM4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem4_ARADDR</port>
                <port>m_axi_gmem4_ARBURST</port>
                <port>m_axi_gmem4_ARCACHE</port>
                <port>m_axi_gmem4_ARID</port>
                <port>m_axi_gmem4_ARLEN</port>
                <port>m_axi_gmem4_ARLOCK</port>
                <port>m_axi_gmem4_ARPROT</port>
                <port>m_axi_gmem4_ARQOS</port>
                <port>m_axi_gmem4_ARREADY</port>
                <port>m_axi_gmem4_ARREGION</port>
                <port>m_axi_gmem4_ARSIZE</port>
                <port>m_axi_gmem4_ARUSER</port>
                <port>m_axi_gmem4_ARVALID</port>
                <port>m_axi_gmem4_AWADDR</port>
                <port>m_axi_gmem4_AWBURST</port>
                <port>m_axi_gmem4_AWCACHE</port>
                <port>m_axi_gmem4_AWID</port>
                <port>m_axi_gmem4_AWLEN</port>
                <port>m_axi_gmem4_AWLOCK</port>
                <port>m_axi_gmem4_AWPROT</port>
                <port>m_axi_gmem4_AWQOS</port>
                <port>m_axi_gmem4_AWREADY</port>
                <port>m_axi_gmem4_AWREGION</port>
                <port>m_axi_gmem4_AWSIZE</port>
                <port>m_axi_gmem4_AWUSER</port>
                <port>m_axi_gmem4_AWVALID</port>
                <port>m_axi_gmem4_BID</port>
                <port>m_axi_gmem4_BREADY</port>
                <port>m_axi_gmem4_BRESP</port>
                <port>m_axi_gmem4_BUSER</port>
                <port>m_axi_gmem4_BVALID</port>
                <port>m_axi_gmem4_RDATA</port>
                <port>m_axi_gmem4_RID</port>
                <port>m_axi_gmem4_RLAST</port>
                <port>m_axi_gmem4_RREADY</port>
                <port>m_axi_gmem4_RRESP</port>
                <port>m_axi_gmem4_RUSER</port>
                <port>m_axi_gmem4_RVALID</port>
                <port>m_axi_gmem4_WDATA</port>
                <port>m_axi_gmem4_WID</port>
                <port>m_axi_gmem4_WLAST</port>
                <port>m_axi_gmem4_WREADY</port>
                <port>m_axi_gmem4_WSTRB</port>
                <port>m_axi_gmem4_WUSER</port>
                <port>m_axi_gmem4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="colScale0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="colScale0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem5_" paramPrefix="C_M_AXI_GMEM5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem5_ARADDR</port>
                <port>m_axi_gmem5_ARBURST</port>
                <port>m_axi_gmem5_ARCACHE</port>
                <port>m_axi_gmem5_ARID</port>
                <port>m_axi_gmem5_ARLEN</port>
                <port>m_axi_gmem5_ARLOCK</port>
                <port>m_axi_gmem5_ARPROT</port>
                <port>m_axi_gmem5_ARQOS</port>
                <port>m_axi_gmem5_ARREADY</port>
                <port>m_axi_gmem5_ARREGION</port>
                <port>m_axi_gmem5_ARSIZE</port>
                <port>m_axi_gmem5_ARUSER</port>
                <port>m_axi_gmem5_ARVALID</port>
                <port>m_axi_gmem5_AWADDR</port>
                <port>m_axi_gmem5_AWBURST</port>
                <port>m_axi_gmem5_AWCACHE</port>
                <port>m_axi_gmem5_AWID</port>
                <port>m_axi_gmem5_AWLEN</port>
                <port>m_axi_gmem5_AWLOCK</port>
                <port>m_axi_gmem5_AWPROT</port>
                <port>m_axi_gmem5_AWQOS</port>
                <port>m_axi_gmem5_AWREADY</port>
                <port>m_axi_gmem5_AWREGION</port>
                <port>m_axi_gmem5_AWSIZE</port>
                <port>m_axi_gmem5_AWUSER</port>
                <port>m_axi_gmem5_AWVALID</port>
                <port>m_axi_gmem5_BID</port>
                <port>m_axi_gmem5_BREADY</port>
                <port>m_axi_gmem5_BRESP</port>
                <port>m_axi_gmem5_BUSER</port>
                <port>m_axi_gmem5_BVALID</port>
                <port>m_axi_gmem5_RDATA</port>
                <port>m_axi_gmem5_RID</port>
                <port>m_axi_gmem5_RLAST</port>
                <port>m_axi_gmem5_RREADY</port>
                <port>m_axi_gmem5_RRESP</port>
                <port>m_axi_gmem5_RUSER</port>
                <port>m_axi_gmem5_RVALID</port>
                <port>m_axi_gmem5_WDATA</port>
                <port>m_axi_gmem5_WID</port>
                <port>m_axi_gmem5_WLAST</port>
                <port>m_axi_gmem5_WREADY</port>
                <port>m_axi_gmem5_WSTRB</port>
                <port>m_axi_gmem5_WUSER</port>
                <port>m_axi_gmem5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem6" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem6_" paramPrefix="C_M_AXI_GMEM6_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem6_ARADDR</port>
                <port>m_axi_gmem6_ARBURST</port>
                <port>m_axi_gmem6_ARCACHE</port>
                <port>m_axi_gmem6_ARID</port>
                <port>m_axi_gmem6_ARLEN</port>
                <port>m_axi_gmem6_ARLOCK</port>
                <port>m_axi_gmem6_ARPROT</port>
                <port>m_axi_gmem6_ARQOS</port>
                <port>m_axi_gmem6_ARREADY</port>
                <port>m_axi_gmem6_ARREGION</port>
                <port>m_axi_gmem6_ARSIZE</port>
                <port>m_axi_gmem6_ARUSER</port>
                <port>m_axi_gmem6_ARVALID</port>
                <port>m_axi_gmem6_AWADDR</port>
                <port>m_axi_gmem6_AWBURST</port>
                <port>m_axi_gmem6_AWCACHE</port>
                <port>m_axi_gmem6_AWID</port>
                <port>m_axi_gmem6_AWLEN</port>
                <port>m_axi_gmem6_AWLOCK</port>
                <port>m_axi_gmem6_AWPROT</port>
                <port>m_axi_gmem6_AWQOS</port>
                <port>m_axi_gmem6_AWREADY</port>
                <port>m_axi_gmem6_AWREGION</port>
                <port>m_axi_gmem6_AWSIZE</port>
                <port>m_axi_gmem6_AWUSER</port>
                <port>m_axi_gmem6_AWVALID</port>
                <port>m_axi_gmem6_BID</port>
                <port>m_axi_gmem6_BREADY</port>
                <port>m_axi_gmem6_BRESP</port>
                <port>m_axi_gmem6_BUSER</port>
                <port>m_axi_gmem6_BVALID</port>
                <port>m_axi_gmem6_RDATA</port>
                <port>m_axi_gmem6_RID</port>
                <port>m_axi_gmem6_RLAST</port>
                <port>m_axi_gmem6_RREADY</port>
                <port>m_axi_gmem6_RRESP</port>
                <port>m_axi_gmem6_RUSER</port>
                <port>m_axi_gmem6_RVALID</port>
                <port>m_axi_gmem6_WDATA</port>
                <port>m_axi_gmem6_WID</port>
                <port>m_axi_gmem6_WLAST</port>
                <port>m_axi_gmem6_WREADY</port>
                <port>m_axi_gmem6_WSTRB</port>
                <port>m_axi_gmem6_WUSER</port>
                <port>m_axi_gmem6_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="ax"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="ax"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem7" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem7_" paramPrefix="C_M_AXI_GMEM7_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem7_ARADDR</port>
                <port>m_axi_gmem7_ARBURST</port>
                <port>m_axi_gmem7_ARCACHE</port>
                <port>m_axi_gmem7_ARID</port>
                <port>m_axi_gmem7_ARLEN</port>
                <port>m_axi_gmem7_ARLOCK</port>
                <port>m_axi_gmem7_ARPROT</port>
                <port>m_axi_gmem7_ARQOS</port>
                <port>m_axi_gmem7_ARREADY</port>
                <port>m_axi_gmem7_ARREGION</port>
                <port>m_axi_gmem7_ARSIZE</port>
                <port>m_axi_gmem7_ARUSER</port>
                <port>m_axi_gmem7_ARVALID</port>
                <port>m_axi_gmem7_AWADDR</port>
                <port>m_axi_gmem7_AWBURST</port>
                <port>m_axi_gmem7_AWCACHE</port>
                <port>m_axi_gmem7_AWID</port>
                <port>m_axi_gmem7_AWLEN</port>
                <port>m_axi_gmem7_AWLOCK</port>
                <port>m_axi_gmem7_AWPROT</port>
                <port>m_axi_gmem7_AWQOS</port>
                <port>m_axi_gmem7_AWREADY</port>
                <port>m_axi_gmem7_AWREGION</port>
                <port>m_axi_gmem7_AWSIZE</port>
                <port>m_axi_gmem7_AWUSER</port>
                <port>m_axi_gmem7_AWVALID</port>
                <port>m_axi_gmem7_BID</port>
                <port>m_axi_gmem7_BREADY</port>
                <port>m_axi_gmem7_BRESP</port>
                <port>m_axi_gmem7_BUSER</port>
                <port>m_axi_gmem7_BVALID</port>
                <port>m_axi_gmem7_RDATA</port>
                <port>m_axi_gmem7_RID</port>
                <port>m_axi_gmem7_RLAST</port>
                <port>m_axi_gmem7_RREADY</port>
                <port>m_axi_gmem7_RRESP</port>
                <port>m_axi_gmem7_RUSER</port>
                <port>m_axi_gmem7_RVALID</port>
                <port>m_axi_gmem7_WDATA</port>
                <port>m_axi_gmem7_WID</port>
                <port>m_axi_gmem7_WLAST</port>
                <port>m_axi_gmem7_WREADY</port>
                <port>m_axi_gmem7_WSTRB</port>
                <port>m_axi_gmem7_WUSER</port>
                <port>m_axi_gmem7_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="colScale1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="colScale1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem8" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem8_" paramPrefix="C_M_AXI_GMEM8_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem8_ARADDR</port>
                <port>m_axi_gmem8_ARBURST</port>
                <port>m_axi_gmem8_ARCACHE</port>
                <port>m_axi_gmem8_ARID</port>
                <port>m_axi_gmem8_ARLEN</port>
                <port>m_axi_gmem8_ARLOCK</port>
                <port>m_axi_gmem8_ARPROT</port>
                <port>m_axi_gmem8_ARQOS</port>
                <port>m_axi_gmem8_ARREADY</port>
                <port>m_axi_gmem8_ARREGION</port>
                <port>m_axi_gmem8_ARSIZE</port>
                <port>m_axi_gmem8_ARUSER</port>
                <port>m_axi_gmem8_ARVALID</port>
                <port>m_axi_gmem8_AWADDR</port>
                <port>m_axi_gmem8_AWBURST</port>
                <port>m_axi_gmem8_AWCACHE</port>
                <port>m_axi_gmem8_AWID</port>
                <port>m_axi_gmem8_AWLEN</port>
                <port>m_axi_gmem8_AWLOCK</port>
                <port>m_axi_gmem8_AWPROT</port>
                <port>m_axi_gmem8_AWQOS</port>
                <port>m_axi_gmem8_AWREADY</port>
                <port>m_axi_gmem8_AWREGION</port>
                <port>m_axi_gmem8_AWSIZE</port>
                <port>m_axi_gmem8_AWUSER</port>
                <port>m_axi_gmem8_AWVALID</port>
                <port>m_axi_gmem8_BID</port>
                <port>m_axi_gmem8_BREADY</port>
                <port>m_axi_gmem8_BRESP</port>
                <port>m_axi_gmem8_BUSER</port>
                <port>m_axi_gmem8_BVALID</port>
                <port>m_axi_gmem8_RDATA</port>
                <port>m_axi_gmem8_RID</port>
                <port>m_axi_gmem8_RLAST</port>
                <port>m_axi_gmem8_RREADY</port>
                <port>m_axi_gmem8_RRESP</port>
                <port>m_axi_gmem8_RUSER</port>
                <port>m_axi_gmem8_RVALID</port>
                <port>m_axi_gmem8_WDATA</port>
                <port>m_axi_gmem8_WID</port>
                <port>m_axi_gmem8_WLAST</port>
                <port>m_axi_gmem8_WREADY</port>
                <port>m_axi_gmem8_WSTRB</port>
                <port>m_axi_gmem8_WUSER</port>
                <port>m_axi_gmem8_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="rowScale"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="rowScale"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem9" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem9_" paramPrefix="C_M_AXI_GMEM9_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem9_ARADDR</port>
                <port>m_axi_gmem9_ARBURST</port>
                <port>m_axi_gmem9_ARCACHE</port>
                <port>m_axi_gmem9_ARID</port>
                <port>m_axi_gmem9_ARLEN</port>
                <port>m_axi_gmem9_ARLOCK</port>
                <port>m_axi_gmem9_ARPROT</port>
                <port>m_axi_gmem9_ARQOS</port>
                <port>m_axi_gmem9_ARREADY</port>
                <port>m_axi_gmem9_ARREGION</port>
                <port>m_axi_gmem9_ARSIZE</port>
                <port>m_axi_gmem9_ARUSER</port>
                <port>m_axi_gmem9_ARVALID</port>
                <port>m_axi_gmem9_AWADDR</port>
                <port>m_axi_gmem9_AWBURST</port>
                <port>m_axi_gmem9_AWCACHE</port>
                <port>m_axi_gmem9_AWID</port>
                <port>m_axi_gmem9_AWLEN</port>
                <port>m_axi_gmem9_AWLOCK</port>
                <port>m_axi_gmem9_AWPROT</port>
                <port>m_axi_gmem9_AWQOS</port>
                <port>m_axi_gmem9_AWREADY</port>
                <port>m_axi_gmem9_AWREGION</port>
                <port>m_axi_gmem9_AWSIZE</port>
                <port>m_axi_gmem9_AWUSER</port>
                <port>m_axi_gmem9_AWVALID</port>
                <port>m_axi_gmem9_BID</port>
                <port>m_axi_gmem9_BREADY</port>
                <port>m_axi_gmem9_BRESP</port>
                <port>m_axi_gmem9_BUSER</port>
                <port>m_axi_gmem9_BVALID</port>
                <port>m_axi_gmem9_RDATA</port>
                <port>m_axi_gmem9_RID</port>
                <port>m_axi_gmem9_RLAST</port>
                <port>m_axi_gmem9_RREADY</port>
                <port>m_axi_gmem9_RRESP</port>
                <port>m_axi_gmem9_RUSER</port>
                <port>m_axi_gmem9_RVALID</port>
                <port>m_axi_gmem9_WDATA</port>
                <port>m_axi_gmem9_WID</port>
                <port>m_axi_gmem9_WLAST</port>
                <port>m_axi_gmem9_WREADY</port>
                <port>m_axi_gmem9_WSTRB</port>
                <port>m_axi_gmem9_WUSER</port>
                <port>m_axi_gmem9_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="64" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="hasLower"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="hasLower"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem1">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem10">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem2">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem3">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem4">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem5">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem6">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem7">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem8">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                    <column name="m_axi_gmem9">READ_ONLY, 512 -&gt; 512, 64, 0, slave, 0, 0, 64, 16, 64, 16, BRAM=132</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">y_1, 0x10, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">y_2, 0x14, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">dSlackPos_1, 0x1c, 32, W, Data signal of dSlackPos, </column>
                    <column name="s_axi_control">dSlackPos_2, 0x20, 32, W, Data signal of dSlackPos, </column>
                    <column name="s_axi_control">dSlackNeg_1, 0x28, 32, W, Data signal of dSlackNeg, </column>
                    <column name="s_axi_control">dSlackNeg_2, 0x2c, 32, W, Data signal of dSlackNeg, </column>
                    <column name="s_axi_control">aty_1, 0x34, 32, W, Data signal of aty, </column>
                    <column name="s_axi_control">aty_2, 0x38, 32, W, Data signal of aty, </column>
                    <column name="s_axi_control">colScale0_1, 0x40, 32, W, Data signal of colScale0, </column>
                    <column name="s_axi_control">colScale0_2, 0x44, 32, W, Data signal of colScale0, </column>
                    <column name="s_axi_control">x_1, 0x4c, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">x_2, 0x50, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">ax_1, 0x58, 32, W, Data signal of ax, </column>
                    <column name="s_axi_control">ax_2, 0x5c, 32, W, Data signal of ax, </column>
                    <column name="s_axi_control">colScale1_1, 0x64, 32, W, Data signal of colScale1, </column>
                    <column name="s_axi_control">colScale1_2, 0x68, 32, W, Data signal of colScale1, </column>
                    <column name="s_axi_control">rowScale_1, 0x70, 32, W, Data signal of rowScale, </column>
                    <column name="s_axi_control">rowScale_2, 0x74, 32, W, Data signal of rowScale, </column>
                    <column name="s_axi_control">hasLower_1, 0x7c, 32, W, Data signal of hasLower, </column>
                    <column name="s_axi_control">hasLower_2, 0x80, 32, W, Data signal of hasLower, </column>
                    <column name="s_axi_control">hasUpper_1, 0x88, 32, W, Data signal of hasUpper, </column>
                    <column name="s_axi_control">hasUpper_2, 0x8c, 32, W, Data signal of hasUpper, </column>
                    <column name="s_axi_control">dPrimalInfeasRes_val_1, 0x94, 32, R, Data signal of dPrimalInfeasRes_val, </column>
                    <column name="s_axi_control">dPrimalInfeasRes_val_2, 0x98, 32, R, Data signal of dPrimalInfeasRes_val, </column>
                    <column name="s_axi_control">dPrimalInfeasRes_val_ctrl, 0x9c, 32, R, Control signal of dPrimalInfeasRes_val, 0=dPrimalInfeasRes_val_ap_vld</column>
                    <column name="s_axi_control">dDualInfeasRes_val_1, 0xac, 32, R, Data signal of dDualInfeasRes_val, </column>
                    <column name="s_axi_control">dDualInfeasRes_val_2, 0xb0, 32, R, Data signal of dDualInfeasRes_val, </column>
                    <column name="s_axi_control">dDualInfeasRes_val_ctrl, 0xb4, 32, R, Control signal of dDualInfeasRes_val, 0=dDualInfeasRes_val_ap_vld</column>
                    <column name="s_axi_control">nRows, 0xc4, 32, W, Data signal of nRows, </column>
                    <column name="s_axi_control">nCols, 0xcc, 32, W, Data signal of nCols, </column>
                    <column name="s_axi_control">problem_nEqs, 0xd4, 32, W, Data signal of problem_nEqs, </column>
                    <column name="s_axi_control">ifScaled, 0xdc, 32, W, Data signal of ifScaled, </column>
                    <column name="s_axi_control">inverse_dScale_1, 0xe4, 32, W, Data signal of inverse_dScale, </column>
                    <column name="s_axi_control">inverse_dScale_2, 0xe8, 32, W, Data signal of inverse_dScale, </column>
                    <column name="s_axi_control">inverse_pScale_1, 0xf0, 32, W, Data signal of inverse_pScale, </column>
                    <column name="s_axi_control">inverse_pScale_2, 0xf4, 32, W, Data signal of inverse_pScale, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">in, vector&lt;double 8&gt;*</column>
                    <column name="dSlackPos">in, vector&lt;double 8&gt;*</column>
                    <column name="dSlackNeg">in, vector&lt;double 8&gt;*</column>
                    <column name="aty">in, vector&lt;double 8&gt;*</column>
                    <column name="colScale0">in, vector&lt;double 8&gt;*</column>
                    <column name="x">in, vector&lt;double 8&gt;*</column>
                    <column name="ax">in, vector&lt;double 8&gt;*</column>
                    <column name="colScale1">in, vector&lt;double 8&gt;*</column>
                    <column name="rowScale">in, vector&lt;double 8&gt;*</column>
                    <column name="hasLower">in, vector&lt;double 8&gt;*</column>
                    <column name="hasUpper">in, vector&lt;double 8&gt;*</column>
                    <column name="dPrimalInfeasRes_val">out, double&amp;</column>
                    <column name="dDualInfeasRes_val">out, double&amp;</column>
                    <column name="nRows">in, int</column>
                    <column name="nCols">in, int</column>
                    <column name="problem_nEqs">in, int</column>
                    <column name="ifScaled">in, int</column>
                    <column name="inverse_dScale">in, double</column>
                    <column name="inverse_pScale">in, double</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="y">m_axi_gmem0, interface, , channel=0</column>
                    <column name="y">s_axi_control, register, offset, name=y_1 offset=0x10 range=32</column>
                    <column name="y">s_axi_control, register, offset, name=y_2 offset=0x14 range=32</column>
                    <column name="dSlackPos">m_axi_gmem1, interface, , channel=0</column>
                    <column name="dSlackPos">s_axi_control, register, offset, name=dSlackPos_1 offset=0x1c range=32</column>
                    <column name="dSlackPos">s_axi_control, register, offset, name=dSlackPos_2 offset=0x20 range=32</column>
                    <column name="dSlackNeg">m_axi_gmem2, interface, , channel=0</column>
                    <column name="dSlackNeg">s_axi_control, register, offset, name=dSlackNeg_1 offset=0x28 range=32</column>
                    <column name="dSlackNeg">s_axi_control, register, offset, name=dSlackNeg_2 offset=0x2c range=32</column>
                    <column name="aty">m_axi_gmem3, interface, , channel=0</column>
                    <column name="aty">s_axi_control, register, offset, name=aty_1 offset=0x34 range=32</column>
                    <column name="aty">s_axi_control, register, offset, name=aty_2 offset=0x38 range=32</column>
                    <column name="colScale0">m_axi_gmem4, interface, , channel=0</column>
                    <column name="colScale0">s_axi_control, register, offset, name=colScale0_1 offset=0x40 range=32</column>
                    <column name="colScale0">s_axi_control, register, offset, name=colScale0_2 offset=0x44 range=32</column>
                    <column name="x">m_axi_gmem5, interface, , channel=0</column>
                    <column name="x">s_axi_control, register, offset, name=x_1 offset=0x4c range=32</column>
                    <column name="x">s_axi_control, register, offset, name=x_2 offset=0x50 range=32</column>
                    <column name="ax">m_axi_gmem6, interface, , channel=0</column>
                    <column name="ax">s_axi_control, register, offset, name=ax_1 offset=0x58 range=32</column>
                    <column name="ax">s_axi_control, register, offset, name=ax_2 offset=0x5c range=32</column>
                    <column name="colScale1">m_axi_gmem7, interface, , channel=0</column>
                    <column name="colScale1">s_axi_control, register, offset, name=colScale1_1 offset=0x64 range=32</column>
                    <column name="colScale1">s_axi_control, register, offset, name=colScale1_2 offset=0x68 range=32</column>
                    <column name="rowScale">m_axi_gmem8, interface, , channel=0</column>
                    <column name="rowScale">s_axi_control, register, offset, name=rowScale_1 offset=0x70 range=32</column>
                    <column name="rowScale">s_axi_control, register, offset, name=rowScale_2 offset=0x74 range=32</column>
                    <column name="hasLower">m_axi_gmem9, interface, , channel=0</column>
                    <column name="hasLower">s_axi_control, register, offset, name=hasLower_1 offset=0x7c range=32</column>
                    <column name="hasLower">s_axi_control, register, offset, name=hasLower_2 offset=0x80 range=32</column>
                    <column name="hasUpper">m_axi_gmem10, interface, , channel=0</column>
                    <column name="hasUpper">s_axi_control, register, offset, name=hasUpper_1 offset=0x88 range=32</column>
                    <column name="hasUpper">s_axi_control, register, offset, name=hasUpper_2 offset=0x8c range=32</column>
                    <column name="dPrimalInfeasRes_val">s_axi_control, register, , name=dPrimalInfeasRes_val_1 offset=0x94 range=32</column>
                    <column name="dPrimalInfeasRes_val">s_axi_control, register, , name=dPrimalInfeasRes_val_2 offset=0x98 range=32</column>
                    <column name="dPrimalInfeasRes_val">s_axi_control, register, , name=dPrimalInfeasRes_val_ctrl offset=0x9c range=32</column>
                    <column name="dDualInfeasRes_val">s_axi_control, register, , name=dDualInfeasRes_val_1 offset=0xac range=32</column>
                    <column name="dDualInfeasRes_val">s_axi_control, register, , name=dDualInfeasRes_val_2 offset=0xb0 range=32</column>
                    <column name="dDualInfeasRes_val">s_axi_control, register, , name=dDualInfeasRes_val_ctrl offset=0xb4 range=32</column>
                    <column name="nRows">s_axi_control, register, , name=nRows offset=0xc4 range=32</column>
                    <column name="nCols">s_axi_control, register, , name=nCols offset=0xcc range=32</column>
                    <column name="problem_nEqs">s_axi_control, register, , name=problem_nEqs offset=0xd4 range=32</column>
                    <column name="ifScaled">s_axi_control, register, , name=ifScaled offset=0xdc range=32</column>
                    <column name="inverse_dScale">s_axi_control, register, , name=inverse_dScale_1 offset=0xe4 range=32</column>
                    <column name="inverse_dScale">s_axi_control, register, , name=inverse_dScale_2 offset=0xe8 range=32</column>
                    <column name="inverse_pScale">s_axi_control, register, , name=inverse_pScale_1 offset=0xf0 range=32</column>
                    <column name="inverse_pScale">s_axi_control, register, , name=inverse_pScale_2 offset=0xf4 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem1">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem10">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem2">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem3">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem4">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem5">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem6">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem7">read, variable, 512, loadDDR_data, basic_helper.hpp:73:5</column>
                    <column name="m_axi_gmem8">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                    <column name="m_axi_gmem9">read, variable, 512, loadDDR_data, basic_helper.hpp:58:5</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem5gmem6gmem9gmem10gmem8gmem0gmem1gmem2gmem3gmem4">mem, basic_helper.hpp:60:7, read, Widen Fail, , loadDDR_data, basic_helper.hpp:58:5, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem5gmem6gmem9gmem10gmem8gmem0gmem1gmem2gmem3gmem4">mem, basic_helper.hpp:60:7, read, Inferred, variable, loadDDR_data, basic_helper.hpp:58:5, , </column>
                    <column name="m_axi_gmem7">mem, basic_helper.hpp:60:7, read, Widen Fail, , loadDDR_data, basic_helper.hpp:73:5, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem7">mem, basic_helper.hpp:60:7, read, Inferred, variable, loadDDR_data, basic_helper.hpp:73:5, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="./basic_helper.hpp:16" status="valid" parentFunction="consumer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./basic_helper.hpp:59" status="valid" parentFunction="loadddr_data" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./basic_helper.hpp:74" status="valid" parentFunction="loadddr_data_special" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./basic_helper.hpp:88" status="valid" parentFunction="storeddr_data" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="./basic_helper.hpp:100" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="./basic_helper.hpp:107" status="valid" parentFunction="twonormsquared" variable="shift_reg" isDirective="0" options="variable=shift_reg complete dim=0"/>
        <Pragma type="unroll" location="./basic_helper.hpp:112" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./basic_helper.hpp:114" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:121" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:126" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./basic_helper.hpp:131" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./basic_helper.hpp:142" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./basic_helper.hpp:144" status="valid" parentFunction="twonormsquared" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:161" status="valid" parentFunction="scalevector" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:165" status="valid" parentFunction="scalevector" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:181" status="valid" parentFunction="scalevector_2out" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:185" status="valid" parentFunction="scalevector_2out" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:203" status="valid" parentFunction="axpy" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:209" status="valid" parentFunction="axpy" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:225" status="valid" parentFunction="twonorm_and_inverse" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./basic_helper.hpp:253" status="valid" parentFunction="twonorm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="./basic_helper.hpp:274" status="valid" parentFunction="edot" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:279" status="valid" parentFunction="edot" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:303" status="valid" parentFunction="axpy_2fused" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:310" status="valid" parentFunction="axpy_2fused" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./basic_helper.hpp:323" status="valid" parentFunction="scale_and_twonorm_noscaled" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./basic_helper.hpp:333" status="valid" parentFunction="scale_and_twonorm_scaled" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:370" status="valid" parentFunction="projneg" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:374" status="valid" parentFunction="projneg" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:394" status="valid" parentFunction="projpos" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:398" status="valid" parentFunction="projpos" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./basic_helper.hpp:417" status="valid" parentFunction="ediv" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./basic_helper.hpp:423" status="valid" parentFunction="ediv" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./basic_helper.hpp:435" status="valid" parentFunction="scale_and_twonormsquared_noscaled" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./basic_helper.hpp:445" status="valid" parentFunction="scale_and_twonormsquared_scaled" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Dual_Infeasibility.hpp:14" status="valid" parentFunction="primal_constr" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Dual_Infeasibility.hpp:34" status="valid" parentFunction="scale_and_twonormsquared_for_lub_scaled" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Dual_Infeasibility.hpp:58" status="valid" parentFunction="scale_and_twonormsquared_for_lub_noscaled" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Dual_Infeasibility.hpp:97" status="valid" parentFunction="primal_bound" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Dual_Infeasibility.hpp:131" status="valid" parentFunction="compute_dual_infeasibility_stage1" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Dual_Infeasibility.hpp:157" status="valid" parentFunction="compute_dual_infeasibility_stage2" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Primal_Infeasibility.hpp:15" status="valid" parentFunction="compute_primal_infeasibility_stage1" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./Compute_Primal_Infeasibility.hpp:54" status="valid" parentFunction="compute_primal_infeasibility_stage2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="Infeasi_Res_S2.cpp:11" status="valid" parentFunction="storeparam" variable="param" isDirective="0" options="variable=param complete"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:52" status="valid" parentFunction="infeasi_res_s2" variable="y" isDirective="0" options="m_axi offset=slave bundle=gmem0 port=y max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:53" status="valid" parentFunction="infeasi_res_s2" variable="dSlackPos" isDirective="0" options="m_axi offset=slave bundle=gmem1 port=dSlackPos max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:54" status="valid" parentFunction="infeasi_res_s2" variable="dSlackNeg" isDirective="0" options="m_axi offset=slave bundle=gmem2 port=dSlackNeg max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:55" status="valid" parentFunction="infeasi_res_s2" variable="aty" isDirective="0" options="m_axi offset=slave bundle=gmem3 port=aty max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:56" status="valid" parentFunction="infeasi_res_s2" variable="colScale0" isDirective="0" options="m_axi offset=slave bundle=gmem4 port=colScale0 max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:57" status="valid" parentFunction="infeasi_res_s2" variable="x" isDirective="0" options="m_axi offset=slave bundle=gmem5 port=x max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:58" status="valid" parentFunction="infeasi_res_s2" variable="ax" isDirective="0" options="m_axi offset=slave bundle=gmem6 port=ax max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:59" status="valid" parentFunction="infeasi_res_s2" variable="colScale1" isDirective="0" options="m_axi offset=slave bundle=gmem7 port=colScale1 max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:60" status="valid" parentFunction="infeasi_res_s2" variable="rowScale" isDirective="0" options="m_axi offset=slave bundle=gmem8 port=rowScale max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:61" status="valid" parentFunction="infeasi_res_s2" variable="hasLower" isDirective="0" options="m_axi offset=slave bundle=gmem9 port=hasLower max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:62" status="valid" parentFunction="infeasi_res_s2" variable="hasUpper" isDirective="0" options="m_axi offset=slave bundle=gmem10 port=hasUpper max_read_burst_length=64 num_read_outstanding=64"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:64" status="valid" parentFunction="infeasi_res_s2" variable="y" isDirective="0" options="s_axilite bundle=control port=y"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:65" status="valid" parentFunction="infeasi_res_s2" variable="dSlackPos" isDirective="0" options="s_axilite bundle=control port=dSlackPos"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:66" status="valid" parentFunction="infeasi_res_s2" variable="dSlackNeg" isDirective="0" options="s_axilite bundle=control port=dSlackNeg"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:67" status="valid" parentFunction="infeasi_res_s2" variable="aty" isDirective="0" options="s_axilite bundle=control port=aty"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:68" status="valid" parentFunction="infeasi_res_s2" variable="colScale0" isDirective="0" options="s_axilite bundle=control port=colScale0"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:69" status="valid" parentFunction="infeasi_res_s2" variable="x" isDirective="0" options="s_axilite bundle=control port=x"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:70" status="valid" parentFunction="infeasi_res_s2" variable="ax" isDirective="0" options="s_axilite bundle=control port=ax"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:71" status="valid" parentFunction="infeasi_res_s2" variable="colScale1" isDirective="0" options="s_axilite bundle=control port=colScale1"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:72" status="valid" parentFunction="infeasi_res_s2" variable="rowScale" isDirective="0" options="s_axilite bundle=control port=rowScale"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:73" status="valid" parentFunction="infeasi_res_s2" variable="hasLower" isDirective="0" options="s_axilite bundle=control port=hasLower"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:74" status="valid" parentFunction="infeasi_res_s2" variable="hasUpper" isDirective="0" options="s_axilite bundle=control port=hasUpper"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:76" status="valid" parentFunction="infeasi_res_s2" variable="nRows" isDirective="0" options="s_axilite bundle=control port=nRows"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:77" status="valid" parentFunction="infeasi_res_s2" variable="nCols" isDirective="0" options="s_axilite bundle=control port=nCols"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:78" status="valid" parentFunction="infeasi_res_s2" variable="problem_nEqs" isDirective="0" options="s_axilite bundle=control port=problem_nEqs"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:79" status="valid" parentFunction="infeasi_res_s2" variable="ifScaled" isDirective="0" options="s_axilite bundle=control port=ifScaled"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:80" status="valid" parentFunction="infeasi_res_s2" variable="inverse_dScale" isDirective="0" options="s_axilite bundle=control port=inverse_dScale"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:81" status="valid" parentFunction="infeasi_res_s2" variable="inverse_pScale" isDirective="0" options="s_axilite bundle=control port=inverse_pScale"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:83" status="valid" parentFunction="infeasi_res_s2" variable="dPrimalInfeasRes_val" isDirective="0" options="s_axilite bundle=control port=dPrimalInfeasRes_val"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:84" status="valid" parentFunction="infeasi_res_s2" variable="dDualInfeasRes_val" isDirective="0" options="s_axilite bundle=control port=dDualInfeasRes_val"/>
        <Pragma type="interface" location="Infeasi_Res_S2.cpp:86" status="valid" parentFunction="infeasi_res_s2" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=control"/>
        <Pragma type="dataflow" location="Infeasi_Res_S2.cpp:87" status="valid" parentFunction="infeasi_res_s2" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

