#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 31 14:07:28 2025
# Process ID: 23348
# Current directory: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/GateKeeper.runs/GateKeeper_BD_control_parametros_0_1_synth_1
# Command line: vivado.exe -log GateKeeper_BD_control_parametros_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GateKeeper_BD_control_parametros_0_1.tcl
# Log file: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/GateKeeper.runs/GateKeeper_BD_control_parametros_0_1_synth_1/GateKeeper_BD_control_parametros_0_1.vds
# Journal file: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/GateKeeper.runs/GateKeeper_BD_control_parametros_0_1_synth_1\vivado.jou
# Running On: donaufeld, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 34016 MB
#-----------------------------------------------------------
source GateKeeper_BD_control_parametros_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 555.715 ; gain = 181.828
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: GateKeeper_BD_control_parametros_0_1
Command: synth_design -top GateKeeper_BD_control_parametros_0_1 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1434.070 ; gain = 439.137
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'os_readyRx', assumed default net type 'wire' [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:41]
INFO: [Synth 8-6157] synthesizing module 'GateKeeper_BD_control_parametros_0_1' [c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_control_parametros_0_1/synth/GateKeeper_BD_control_parametros_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'control_parametros' [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:21]
INFO: [Synth 8-6157] synthesizing module 'OneShot' [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/OneShot.v:21]
INFO: [Synth 8-6155] done synthesizing module 'OneShot' (0#1) [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/OneShot.v:21]
INFO: [Synth 8-6155] done synthesizing module 'control_parametros' (0#1) [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:21]
INFO: [Synth 8-6155] done synthesizing module 'GateKeeper_BD_control_parametros_0_1' (0#1) [c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_control_parametros_0_1/synth/GateKeeper_BD_control_parametros_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element d8_reg was removed.  [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:74]
WARNING: [Synth 8-6014] Unused sequential element d7_reg was removed.  [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:81]
WARNING: [Synth 8-6014] Unused sequential element d6_reg was removed.  [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:88]
WARNING: [Synth 8-6014] Unused sequential element d5_reg was removed.  [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:95]
WARNING: [Synth 8-6014] Unused sequential element d4_reg was removed.  [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:102]
WARNING: [Synth 8-6014] Unused sequential element d3_reg was removed.  [C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/control_parametros.v:109]
WARNING: [Synth 8-7129] Port SW[7] in module control_parametros is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module control_parametros is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module control_parametros is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module control_parametros is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module control_parametros is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module control_parametros is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module control_parametros is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1546.676 ; gain = 551.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1546.676 ; gain = 551.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1546.676 ; gain = 551.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1546.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1609.078 ; gain = 0.008
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	  22 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	  22 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design GateKeeper_BD_control_parametros_0_1 has port LED[1] driven by constant 0
WARNING: [Synth 8-7129] Port SW[7] in module GateKeeper_BD_control_parametros_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module GateKeeper_BD_control_parametros_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module GateKeeper_BD_control_parametros_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module GateKeeper_BD_control_parametros_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module GateKeeper_BD_control_parametros_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module GateKeeper_BD_control_parametros_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module GateKeeper_BD_control_parametros_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    12|
|2     |LUT3 |     3|
|3     |LUT4 |     2|
|4     |LUT5 |    16|
|5     |LUT6 |    15|
|6     |FDRE |   126|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1609.078 ; gain = 614.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1609.078 ; gain = 551.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1609.078 ; gain = 614.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1609.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a919618
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1609.078 ; gain = 1032.699
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1609.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/GateKeeper.runs/GateKeeper_BD_control_parametros_0_1_synth_1/GateKeeper_BD_control_parametros_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP GateKeeper_BD_control_parametros_0_1, cache-ID = 8b1009887b1cd07d
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1609.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/GateKeeper.runs/GateKeeper_BD_control_parametros_0_1_synth_1/GateKeeper_BD_control_parametros_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file GateKeeper_BD_control_parametros_0_1_utilization_synth.rpt -pb GateKeeper_BD_control_parametros_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 14:09:13 2025...
