

================================================================
== Vivado HLS Report for 'aes_ha'
================================================================
* Date:           Tue Jul  4 18:06:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |             |  Latency  |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |- Loop 1     |   32|   32|            2|          -|          -|    16|    no    |
        |- Loop 2     |    ?|    ?| 144 ~ 22544 |          -|          -|     ?|    no    |
        | + Loop 2.1  |   32|   32|            2|          -|          -|    16|    no    |
        | + Loop 2.2  |   48|   48|            3|          -|          -|    16|    no    |
        |- Loop 3     |   32|   32|            2|          -|          -|    16|    no    |
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 23 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 16 
16 --> 17 19 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 5 
23 --> 24 25 
24 --> 23 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length_r)"   --->   Operation 26 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 27 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 28 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ctx_RoundKey = alloca [176 x i8], align 1" [hls/dma/aes_ha.c:15]   --->   Operation 29 'alloca' 'ctx_RoundKey' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ctx_Iv = alloca [16 x i8], align 1" [hls/dma/aes_ha.c:15]   --->   Operation 30 'alloca' 'ctx_Iv' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%text = alloca [16 x i8], align 16" [hls/dma/aes_ha.c:17]   --->   Operation 31 'alloca' 'text' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %key) nounwind" [c_src/aes.c:259->hls/dma/aes_ha.c:19]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 33 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length_r)"   --->   Operation 33 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast9 = sext i32 %out_read to i33"   --->   Operation 34 'sext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast7 = sext i32 %in_read to i33"   --->   Operation 35 'sext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mst), !map !63"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %key) nounwind, !map !70"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %iv) nounwind, !map !76"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r) nounwind, !map !80"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @aes_ha_str) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 8832, [1 x i8]* @bundle4, [6 x i8]* @p_str39, [1 x i8]* @p_str17, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:8]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mst, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 8832, [4 x i8]* @p_str28, [6 x i8]* @p_str39, [1 x i8]* @p_str17, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:9]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 8832, [1 x i8]* @bundle, [6 x i8]* @p_str39, [1 x i8]* @p_str17, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:9]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %length_r, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:10]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %iv, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [hls/dma/aes_ha.c:11]   --->   Operation 45 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %iv, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:11]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %key, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [hls/dma/aes_ha.c:12]   --->   Operation 47 'specmemcore' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %key, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:12]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:13]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %key) nounwind" [c_src/aes.c:259->hls/dma/aes_ha.c:19]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.39>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 52 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.20ns)   --->   "%icmp_ln54_3 = icmp eq i5 %i_0_i_i, -16" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 53 'icmp' 'icmp_ln54_3' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 54 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%i_1 = add i5 %i_0_i_i, 1" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 55 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_3, label %AES_init_ctx_iv.exit.preheader, label %2" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i5 %i_0_i_i to i64" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 57 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%iv_addr_1 = getelementptr [16 x i8]* %iv, i64 0, i64 %zext_ln55_3" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 58 'getelementptr' 'iv_addr_1' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.76ns)   --->   "%iv_load = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 59 'load' 'iv_load' <Predicate = (!icmp_ln54_3)> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %length_read, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.14ns)   --->   "%add_ln21 = add i32 %length_read, 15" [hls/dma/aes_ha.c:21]   --->   Operation 61 'add' 'add_ln21' <Predicate = (icmp_ln54_3)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln21, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 62 'bitselect' 'tmp_1' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.14ns)   --->   "%sub_ln21 = sub i32 -15, %length_read" [hls/dma/aes_ha.c:21]   --->   Operation 63 'sub' 'sub_ln21' <Predicate = (icmp_ln54_3)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_lshr = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln21, i32 4, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 64 'partselect' 'p_lshr' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.04ns)   --->   "%sub_ln21_1 = sub i28 0, %p_lshr" [hls/dma/aes_ha.c:21]   --->   Operation 65 'sub' 'sub_ln21_1' <Predicate = (icmp_ln54_3)> <Delay = 2.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln21, i32 4, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%select_ln21 = select i1 %tmp_1, i28 %sub_ln21_1, i28 %tmp_2" [hls/dma/aes_ha.c:21]   --->   Operation 67 'select' 'select_ln21' <Predicate = (icmp_ln54_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.64ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %tmp, i28 0, i28 %select_ln21" [hls/dma/aes_ha.c:21]   --->   Operation 68 'select' 'select_ln21_1' <Predicate = (icmp_ln54_3)> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %select_ln21_1, i4 0)" [hls/dma/aes_ha.c:21]   --->   Operation 69 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.39ns)   --->   "br label %AES_init_ctx_iv.exit" [hls/dma/aes_ha.c:21]   --->   Operation 70 'br' <Predicate = (icmp_ln54_3)> <Delay = 1.39>

State 4 <SV = 3> <Delay = 3.53>
ST_4 : Operation 71 [1/2] (1.76ns)   --->   "%iv_load = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 71 'load' 'iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_3" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 72 'getelementptr' 'ctx_Iv_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "store i8 %iv_load, i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 73 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.14>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_3, %_memcpy.exit3 ], [ 0, %AES_init_ctx_iv.exit.preheader ]"   --->   Operation 75 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.10ns)   --->   "%icmp_ln21 = icmp eq i32 %i_0, %tmp_3" [hls/dma/aes_ha.c:21]   --->   Operation 76 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader.preheader, label %3" [hls/dma/aes_ha.c:21]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %i_0 to i33" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 78 'sext' 'sext_ln55' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.14ns)   --->   "%add_ln55 = add i33 %sext_ln55, %p_cast7" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 79 'add' 'add_ln55' <Predicate = (!icmp_ln21)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i33 %add_ln55 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 80 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%mst_addr = getelementptr inbounds i8* %mst, i64 %sext_ln55_1" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 81 'getelementptr' 'mst_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.39ns)   --->   "br label %.preheader" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 82 'br' <Predicate = (icmp_ln21)> <Delay = 1.39>

State 6 <SV = 4> <Delay = 8.75>
ST_6 : Operation 83 [7/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 83 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 8.75>
ST_7 : Operation 84 [6/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 84 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 8.75>
ST_8 : Operation 85 [5/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 85 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 8.75>
ST_9 : Operation 86 [4/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 86 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 87 [3/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 87 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 88 [2/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 88 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 89 [1/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 89 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 90 [1/1] (1.39ns)   --->   "br label %4" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.39>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 91 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (1.20ns)   --->   "%icmp_ln54 = icmp eq i5 %i_0_i, -16" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 92 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (1.58ns)   --->   "%i_2 = add i5 %i_0_i, 1" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 94 'add' 'i_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %_memcpy.exit, label %5" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (8.75ns)   --->   "%mst_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mst_addr)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 96 'read' 'mst_addr_read' <Predicate = (!icmp_ln54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 97 [2/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %text) nounwind" [hls/dma/aes_ha.c:25]   --->   Operation 97 'call' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 98 [1/1] (2.14ns)   --->   "%add_ln55_1 = add i33 %p_cast9, %sext_ln55" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 98 'add' 'add_ln55_1' <Predicate = (icmp_ln54)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i33 %add_ln55_1 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 99 'sext' 'sext_ln55_2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%mst_addr_1 = getelementptr inbounds i8* %mst, i64 %sext_ln55_2" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 100 'getelementptr' 'mst_addr_1' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 1.76>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i5 %i_0_i to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 101 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%text_addr = getelementptr inbounds [16 x i8]* %text, i64 0, i64 %zext_ln55_1" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 102 'getelementptr' 'text_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (1.76ns)   --->   "store i8 %mst_addr_read, i8* %text_addr, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "br label %4" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %text) nounwind" [hls/dma/aes_ha.c:25]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 106 [1/1] (8.75ns)   --->   "%mst_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %mst_addr_1, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 106 'writereq' 'mst_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 107 [1/1] (1.39ns)   --->   "br label %6" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.39>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i5 [ 0, %_memcpy.exit ], [ %i_4, %7 ]"   --->   Operation 108 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (1.20ns)   --->   "%icmp_ln54_2 = icmp eq i5 %i_0_i1, -16" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 109 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 110 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (1.58ns)   --->   "%i_4 = add i5 %i_0_i1, 1" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 111 'add' 'i_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_2, label %_memcpy.exit3, label %7" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i5 %i_0_i1 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 113 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln54_2)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%text_addr_1 = getelementptr inbounds [16 x i8]* %text, i64 0, i64 %zext_ln55_2" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 114 'getelementptr' 'text_addr_1' <Predicate = (!icmp_ln54_2)> <Delay = 0.00>
ST_16 : Operation 115 [2/2] (1.76ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 115 'load' 'text_load' <Predicate = (!icmp_ln54_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 116 [5/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 116 'writeresp' 'mst_addr_1_wr_resp' <Predicate = (icmp_ln54_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 117 [1/1] (2.14ns)   --->   "%i_3 = add nsw i32 %i_0, 16" [hls/dma/aes_ha.c:21]   --->   Operation 117 'add' 'i_3' <Predicate = (icmp_ln54_2)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 1.76>
ST_17 : Operation 118 [1/2] (1.76ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 118 'load' 'text_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 119 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %mst_addr_1, i8 %text_load, i1 true)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 119 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "br label %6" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 8.75>
ST_19 : Operation 121 [4/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 121 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 8.75>
ST_20 : Operation 122 [3/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 122 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 123 [2/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 123 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 124 [1/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 124 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "br label %AES_init_ctx_iv.exit" [hls/dma/aes_ha.c:21]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 4> <Delay = 1.76>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%i_0_i4 = phi i5 [ %i, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'i_0_i4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (1.20ns)   --->   "%icmp_ln54_1 = icmp eq i5 %i_0_i4, -16" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 127 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (1.58ns)   --->   "%i = add i5 %i_0_i4, 1" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %_memcpy.exit6, label %8" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %i_0_i4 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 131 'zext' 'zext_ln55' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 132 'getelementptr' 'ctx_Iv_addr_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_23 : Operation 133 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 133 'load' 'ctx_Iv_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 134 [2/2] (0.00ns)   --->   "ret void" [hls/dma/aes_ha.c:31]   --->   Operation 134 'ret' <Predicate = (icmp_ln54_1)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 3.53>
ST_24 : Operation 135 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 135 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%iv_addr = getelementptr [16 x i8]* %iv, i64 0, i64 %zext_ln55" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 136 'getelementptr' 'iv_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load, i8* %iv_addr, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 5> <Delay = 0.00>
ST_25 : Operation 139 [1/2] (0.00ns)   --->   "ret void" [hls/dma/aes_ha.c:31]   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'length_r' [9]  (1 ns)

 <State 2>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19) [34]  (1.39 ns)

 <State 3>: 4.84ns
The critical path consists of the following:
	'sub' operation ('sub_ln21', hls/dma/aes_ha.c:21) [50]  (2.15 ns)
	'sub' operation ('sub_ln21_1', hls/dma/aes_ha.c:21) [52]  (2.05 ns)
	'select' operation ('select_ln21', hls/dma/aes_ha.c:21) [54]  (0 ns)
	'select' operation ('select_ln21_1', hls/dma/aes_ha.c:21) [55]  (0.648 ns)

 <State 4>: 3.54ns
The critical path consists of the following:
	'load' operation ('iv_load', c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19) on array 'iv' [42]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19) of variable 'iv_load', c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19 on array 'ctx.Iv', hls/dma/aes_ha.c:15 [44]  (1.77 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hls/dma/aes_ha.c:21) [59]  (0 ns)
	'add' operation ('add_ln55', c_src/aes.c:55->hls/dma/aes_ha.c:23) [64]  (2.15 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [67]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [67]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [67]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [67]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [67]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [67]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [67]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:23) [77]  (8.75 ns)

 <State 14>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('text_addr', c_src/aes.c:55->hls/dma/aes_ha.c:23) [78]  (0 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/dma/aes_ha.c:23) of variable 'mst_addr_read', c_src/aes.c:55->hls/dma/aes_ha.c:23 on array 'text', hls/dma/aes_ha.c:17 [79]  (1.77 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:27) [86]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus access on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:27) [101]  (8.75 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	'load' operation ('text_load', c_src/aes.c:55->hls/dma/aes_ha.c:27) on array 'text', hls/dma/aes_ha.c:17 [97]  (1.77 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:27) [98]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:27) [101]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:27) [101]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:27) [101]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'mst' (c_src/aes.c:55->hls/dma/aes_ha.c:27) [101]  (8.75 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', c_src/aes.c:54->hls/dma/aes_ha.c:30) [107]  (0 ns)
	'getelementptr' operation ('ctx_Iv_addr_1', c_src/aes.c:55->hls/dma/aes_ha.c:30) [114]  (0 ns)
	'load' operation ('ctx_Iv_load', c_src/aes.c:55->hls/dma/aes_ha.c:30) on array 'ctx.Iv', hls/dma/aes_ha.c:15 [115]  (1.77 ns)

 <State 24>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load', c_src/aes.c:55->hls/dma/aes_ha.c:30) on array 'ctx.Iv', hls/dma/aes_ha.c:15 [115]  (1.77 ns)
	'store' operation ('store_ln55', c_src/aes.c:55->hls/dma/aes_ha.c:30) of variable 'ctx_Iv_load', c_src/aes.c:55->hls/dma/aes_ha.c:30 on array 'iv' [117]  (1.77 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
