// Seed: 1735834040
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  tri0 id_3;
  wire id_4 = id_2;
  wire id_5, id_6;
  assign id_4 = id_1;
  wire id_7;
  localparam id_8 = id_3;
  wire id_9;
endmodule
macromodule module_1;
  bit id_1, id_2, id_3;
  wire id_4;
  always id_3 <= -1;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_24(
      .id_0((id_1)),
      .id_1(id_14),
      .id_2(id_8),
      .id_3(id_3),
      .id_4(id_23),
      .id_5(1'b0),
      .id_6(id_20),
      .id_7(1),
      .id_8(id_11[1]),
      .id_9(1'b0)
  );
  module_0 modCall_1 (id_7);
  generate
    wire id_25;
  endgenerate
endmodule
