{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 13:56:46 2023 " "Info: Processing started: Thu Nov 09 13:56:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cu -c cu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cu -c cu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-behavioral " "Info: Found design unit 1: cu-behavioral" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Info: Found entity 1: cu" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cu " "Info: Elaborating entity \"cu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sig_RegDest cu.vhd(36) " "Warning (10631): VHDL Process Statement warning at cu.vhd(36): inferring latch(es) for signal or variable \"Sig_RegDest\", which holds its previous value in one or more paths through the process" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sig_RegDest\[0\] cu.vhd(36) " "Info (10041): Inferred latch for \"Sig_RegDest\[0\]\" at cu.vhd(36)" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sig_RegDest\[1\] cu.vhd(36) " "Info (10041): Inferred latch for \"Sig_RegDest\[1\]\" at cu.vhd(36)" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Sig_Jmp\[1\] GND " "Warning (13410): Pin \"Sig_Jmp\[1\]\" is stuck at GND" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Sig_RegDest\[1\] GND " "Warning (13410): Pin \"Sig_RegDest\[1\]\" is stuck at GND" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Sig_ALUSrc\[1\] GND " "Warning (13410): Pin \"Sig_ALUSrc\[1\]\" is stuck at GND" {  } { { "cu.vhd" "" { Text "D:/Kuliah/Semester 5/Prak arsikom/Modul 4/1_Lab/Tugas_6/cu.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Info: Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 13:56:47 2023 " "Info: Processing ended: Thu Nov 09 13:56:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
