
---------- Begin Simulation Statistics ----------
simSeconds                                   0.481128                       # Number of seconds simulated (Second)
simTicks                                 481128233750                       # Number of ticks simulated (Tick)
finalTick                                481128233750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    429.55                       # Real time elapsed on the host (Second)
hostTickRate                               1120077411                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407955264                       # Number of bytes of host memory used (Byte)
simInsts                                    232434936                       # Number of instructions simulated (Count)
simOps                                      257103743                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   541114                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     598543                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles         460851088                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.numInsts          125359357                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.numOps            136526183                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.numDiscardedOps      5874053                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus0.numFetchSuspends         2819                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus0.quiesceCycles    1463641686                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.cpi                3.676240                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                0.272017                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.committedInstType_0::No_OpClass        16084      0.01%      0.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntAlu    102475311     75.06%     75.07% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntMult       680911      0.50%     75.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntDiv         9344      0.01%     75.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatAdd            0      0.00%     75.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCmp            0      0.00%     75.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCvt            0      0.00%     75.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMult            0      0.00%     75.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMultAcc            0      0.00%     75.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMisc        24501      0.02%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatSqrt            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAdd            6      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAddAcc            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAlu            6      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCmp            4      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCvt            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMisc          220      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMult            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShift            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAdd            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAlu            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCmp            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCvt            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatDiv            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMisc            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMult            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatSqrt            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAdd            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAlu            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceCmp            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAes            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAesMix            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash2            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash2            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma2            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma3            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdPredAlu            0      0.00%     75.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemRead     19112174     14.00%     89.59% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemWrite     14207622     10.41%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::total    136526183                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups     31889254                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted     20854166                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect       593907                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups     14557484                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits     14122306                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.970106                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed      4022573                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect       234343                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups       539253                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits       514203                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses        25050                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted        10417                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data     30355291                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total     30355291                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data     30399972                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total     30399972                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data      2831029                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total      2831029                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data      3336266                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total      3336266                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data  67222092000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total  67222092000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data  67222092000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total  67222092000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data     33186320                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total     33186320                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data     33736238                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total     33736238                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.085307                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.085307                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.098893                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.098893                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 23744.755705                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 23744.755705                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 20148.900597                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 20148.900597                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks      1942521                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total      1942521                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data      1117875                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total      1117875                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data      1117875                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total      1117875                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data      1713154                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total      1713154                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data      2218364                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total      2218364                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data         8127                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total         8127                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data  34693339750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total  34693339750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data  66783205750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total  66783205750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    373112500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total    373112500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.051622                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.051622                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.065756                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.065756                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 20251.150655                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 20251.150655                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 30104.710386                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 30104.710386                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 45910.237480                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 45910.237480                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements      2132230                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data    495552250                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::total    495552250                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::cpu_cluster.cpus0.data         9304                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::total         9304                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data         4223                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::total         4223                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    492539500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::total    492539500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 116632.607151                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::total 116632.607151                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::cpu_cluster.cpus0.data     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::total     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus0.data        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::total        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus0.data     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::total     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::total          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::total       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data   1587509000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::total   1587509000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::total        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data        42910                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total        42910                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data         3195                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total         3195                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data     19531250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total     19531250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data        46105                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total        46105                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.069298                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.069298                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data  6113.067293                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total  6113.067293                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus0.data         2888                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::total         2888                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data          307                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total          307                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data      4343750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total      4343750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.006659                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.006659                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 14149.022801                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total 14149.022801                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data     17964170                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total     17964170                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data      1304782                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total      1304782                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data  28382309500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total  28382309500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data     19268952                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total     19268952                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.067714                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.067714                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 21752.529925                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 21752.529925                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data       507502                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total       507502                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data       797280                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total       797280                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         2890                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total         2890                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data  12487259750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total  12487259750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    373112500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total    373112500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.041376                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.041376                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 15662.326598                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 15662.326598                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 129104.671280                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 129104.671280                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::cpu_cluster.cpus0.data        42262                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::total        42262                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::cpu_cluster.cpus0.data       502436                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::total       502436                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::cpu_cluster.cpus0.data       544698                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::total       544698                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::cpu_cluster.cpus0.data     0.922412                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::total     0.922412                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus0.data       502433                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::total       502433                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus0.data  32029242750                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::total  32029242750                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus0.data     0.922407                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::total     0.922407                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 63748.286339                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::total 63748.286339                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data         2419                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total         2419                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data         2801                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total         2801                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data         5220                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total         5220                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.536590                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.536590                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data         2777                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total         2777                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data     60623250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total     60623250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.531992                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.531992                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 21830.482535                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 21830.482535                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data        45988                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total        45988                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::cpu_cluster.cpus0.data           21                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::total           21                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::cpu_cluster.cpus0.data        79250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::total        79250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data        46009                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total        46009                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::cpu_cluster.cpus0.data     0.000456                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::total     0.000456                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus0.data  3773.809524                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::total  3773.809524                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus0.data           21                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::total           21                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus0.data        74000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::total        74000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus0.data     0.000456                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::total     0.000456                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus0.data  3523.809524                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::total  3523.809524                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data        84362                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total        84362                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data         7594                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total         7594                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data     56631000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total     56631000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data        91956                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total        91956                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.082583                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.082583                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data  7457.334738                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total  7457.334738                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::cpu_cluster.cpus0.data           25                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::total           25                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data         7569                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total         7569                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data     54463250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total     54463250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.082311                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.082311                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data  7195.567446                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total  7195.567446                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data        10232                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total        10232                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data       178859                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total       178859                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data   2437327750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total   2437327750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data       189091                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total       189091                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.945888                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.945888                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 13627.090334                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 13627.090334                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus0.data           28                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::total           28                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data       178831                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total       178831                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data   2391531750                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total   2391531750                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.945740                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.945740                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 13373.138606                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 13373.138606                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data     12380889                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total     12380889                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data      1347388                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total      1347388                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data  36402454750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total  36402454750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data     13728277                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total     13728277                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.098147                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.098147                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data 27017.054293                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total 27017.054293                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data       610345                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total       610345                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data       737043                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total       737043                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         5237                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total         5237                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data  19814548250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total  19814548250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.053688                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.053688                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data 26883.842937                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total 26883.842937                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   465.365341                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs     32819994                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs      2163148                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs    15.172329                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick  22293341500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   465.365341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.908917                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.908917                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          487                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2          487                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.951172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses     70298672                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses     70298672                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker       282477                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total       282477                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker       282477                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total       282477                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker        93095                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total        93095                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker        93095                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total        93095                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1604048655                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total   1604048655                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1604048655                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total   1604048655                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker       375572                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total       375572                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker       375572                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total       375572                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.247875                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.247875                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.247875                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.247875                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 17230.234223                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 17230.234223                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 17230.234223                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 17230.234223                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks        44785                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total        44785                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        93095                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total        93095                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        93095                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total        93095                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1510953655                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total   1510953655                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1510953655                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total   1510953655                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.247875                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.247875                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.247875                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.247875                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 16230.234223                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 16230.234223                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 16230.234223                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 16230.234223                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements        44785                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker       282477                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total       282477                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker        93095                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total        93095                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker   1604048655                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total   1604048655                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker       375572                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total       375572                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.247875                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.247875                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 17230.234223                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 17230.234223                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        93095                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total        93095                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1510953655                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total   1510953655                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.247875                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.247875                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 16230.234223                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 16230.234223                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.026111                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs       375572                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs        93095                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     4.034288                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick  22293171500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.026111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.939132                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.939132                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses      3097671                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses      3097671                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch2.intInstructions     90611317                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.vecInstructions        32013                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.loadInstructions     18029501                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.storeInstructions      7834706                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.amoInstructions       132279                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst     55283056                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total     55283056                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst     55283056                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total     55283056                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst       508606                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total       508606                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst       508606                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total       508606                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst  12254511250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total  12254511250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst  12254511250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total  12254511250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst     55791662                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total     55791662                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst     55791662                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total     55791662                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.009116                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.009116                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.009116                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.009116                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 24094.311215                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 24094.311215                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 24094.311215                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 24094.311215                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks       507742                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total       507742                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst       508606                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total       508606                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst       508606                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total       508606                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::total       360519                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst  12127359750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total  12127359750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst  12127359750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total  12127359750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  21920767500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::total  21920767500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.009116                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.009116                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.009116                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.009116                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 23844.311215                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 23844.311215                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 23844.311215                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 23844.311215                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 60803.362652                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::total 60803.362652                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements       507742                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst     55283056                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total     55283056                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst       508606                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total       508606                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst  12254511250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total  12254511250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst     55791662                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total     55791662                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.009116                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.009116                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 24094.311215                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 24094.311215                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst       508606                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total       508606                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::total       360519                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst  12127359750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total  12127359750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  21920767500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::total  21920767500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.009116                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.009116                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 23844.311215                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 23844.311215                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 60803.362652                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::total 60803.362652                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse   718.031445                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs     55791662                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs       508606                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs   109.695249                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick  22292921500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   718.031445                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.934937                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.934937                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::2          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses    167883592                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses    167883592                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker        40586                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total        40586                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker        40586                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total        40586                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         6605                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total         6605                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         6605                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total         6605                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    218601895                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total    218601895                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    218601895                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total    218601895                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker        47191                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total        47191                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker        47191                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total        47191                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.139963                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.139963                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.139963                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.139963                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 33096.426192                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 33096.426192                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 33096.426192                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 33096.426192                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks         6492                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total         6492                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         6605                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total         6605                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         6605                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total         6605                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    211996895                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total    211996895                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    211996895                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total    211996895                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.139963                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.139963                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.139963                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.139963                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 32096.426192                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 32096.426192                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 32096.426192                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 32096.426192                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements         6492                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker        40586                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total        40586                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker         6605                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total         6605                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    218601895                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total    218601895                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker        47191                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total        47191                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.139963                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.139963                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 33096.426192                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 33096.426192                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         6605                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total         6605                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    211996895                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total    211996895                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.139963                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.139963                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 32096.426192                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 32096.426192                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    14.930914                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs        47191                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs         6605                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     7.144739                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick  22292740500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    14.930914                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.933182                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.933182                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses       384133                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses       384133                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits     19906649                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses        81576                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits     14115051                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses        24763                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts        83773                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries        48932                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults          123                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults         1474                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults         5298                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses     19988225                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses     14139814                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits       34021700                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses       106339                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses     34128039                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks       104865                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor       104865                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          816                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        82955                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples       104865                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0       104865    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total       104865                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples        83771                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 21371.491924                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean 10010.646339                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 45019.297888                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535        74810     89.30%     89.30% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071         5270      6.29%     95.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607         2310      2.76%     98.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143         1036      1.24%     99.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679          194      0.23%     99.82% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215           67      0.08%     99.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751           51      0.06%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287           23      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823            9      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total        83771                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples    818273520                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0    818273520    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total    818273520                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB        82957     99.03%     99.03% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB          816      0.97%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total        83773                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data       104865                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total       104865                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data        83773                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total        83773                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total       188638                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits     55794209                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses        11884                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts        11735                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries         1100                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults         1386                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses     55806093                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits       55794209                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses        11884                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses     55806093                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks        11884                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor        11884                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          333                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        11402                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples        11884                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0        11884    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total        11884                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples        11735                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 22777.822752                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 10679.832185                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 35263.325473                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-32767         9334     79.54%     79.54% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::32768-65535          647      5.51%     85.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-98303         1584     13.50%     98.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-131071           47      0.40%     98.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-163839           33      0.28%     99.23% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::163840-196607           47      0.40%     99.63% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-229375            8      0.07%     99.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-262143           12      0.10%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-294911            5      0.04%     99.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::294912-327679            9      0.08%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::327680-360447            6      0.05%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::360448-393215            2      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::425984-458751            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total        11735                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples    817835020                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0    817835020    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total    817835020                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB        11402     97.16%     97.16% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB          333      2.84%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total        11735                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        11884                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total        11884                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        11735                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total        11735                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total        23619                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         5637                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         2819                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 129835354.469315                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 59493324.538497                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows           95      3.37%      3.37% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         2724     96.63%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162674900                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         2819                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON 115122369501                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 366005864249                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts    125359357                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps    136526183                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles         103019989                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.numInsts           19315795                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.numOps             21763949                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.numDiscardedOps      1113726                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus1.numFetchSuspends         2207                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus1.quiesceCycles    1821463197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.cpi                5.333458                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.187496                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.committedInstType_0::No_OpClass        19835      0.09%      0.09% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntAlu     14889516     68.41%     68.50% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntMult        47612      0.22%     68.72% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntDiv        11478      0.05%     68.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatAdd            0      0.00%     68.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCmp            0      0.00%     68.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCvt            0      0.00%     68.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMult            0      0.00%     68.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMultAcc            0      0.00%     68.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatDiv            0      0.00%     68.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMisc        30511      0.14%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatSqrt            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAdd           11      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAddAcc            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAlu            6      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCmp            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCvt            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMisc          674      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMult            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMultAcc            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShift            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShiftAcc            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdDiv            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSqrt            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAdd            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAlu            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCmp            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCvt            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatDiv            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMisc            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMult            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatSqrt            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAdd            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAlu            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceCmp            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAes            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAesMix            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash2            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash2            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma2            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma3            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdPredAlu            0      0.00%     68.92% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemRead      4435011     20.38%     89.30% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemWrite      2329295     10.70%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::total     21763949                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups      5703859                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted      4117887                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect       298258                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups      3726254                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits      3291379                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.883294                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed       549505                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect        38901                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups        65959                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits        27939                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses        38020                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted        13818                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data      6541050                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total      6541050                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data      6543009                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total      6543009                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data       271687                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total       271687                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data       273709                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total       273709                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data   6725356250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total   6725356250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data   6725356250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total   6725356250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data      6812737                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total      6812737                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data      6816718                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total      6816718                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.039879                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.039879                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.040153                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.040153                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data 24754.059819                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total 24754.059819                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data 24571.191484                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total 24571.191484                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks       145010                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total       145010                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data        28784                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total        28784                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data        28784                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total        28784                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data       242903                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total       242903                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data       244919                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total       244919                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         2501                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         2501                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data   6056863000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total   6056863000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data   6138627750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total   6138627750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    125158250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total    125158250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.035654                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.035654                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.035929                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.035929                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 24935.315743                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total 24935.315743                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 25063.909905                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total 25063.909905                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 50043.282687                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 50043.282687                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements       220555                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data        26500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::total        26500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::total        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data         2633                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total         2633                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::cpu_cluster.cpus1.data          112                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::total          112                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus1.data      1188750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::total      1188750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data         2745                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total         2745                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::cpu_cluster.cpus1.data     0.040801                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::total     0.040801                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus1.data 10613.839286                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::total 10613.839286                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus1.data           65                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::total           65                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus1.data           47                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::total           47                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus1.data       365750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::total       365750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus1.data     0.017122                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::total     0.017122                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus1.data  7781.914894                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::total  7781.914894                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data      4389621                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total      4389621                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data       164647                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total       164647                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data   4989593750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total   4989593750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data      4554268                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total      4554268                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.036152                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.036152                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data 30304.796018                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total 30304.796018                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data         4606                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total         4606                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data       160041                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total       160041                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1286                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total         1286                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data   4845921750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total   4845921750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    125158250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total    125158250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.035141                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.035141                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data 30279.251879                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total 30279.251879                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 97323.678072                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 97323.678072                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data         1110                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total         1110                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data           84                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total           84                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data         1194                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total         1194                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.070352                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.070352                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data           82                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total           82                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data      1663250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total      1663250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.068677                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.068677                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 20283.536585                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total 20283.536585                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data          849                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total          849                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data         1938                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total         1938                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data         2787                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total         2787                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.695371                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.695371                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data         1934                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total         1934                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data     80101500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total     80101500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.693936                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.693936                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 41417.528438                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 41417.528438                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data         2713                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total         2713                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::cpu_cluster.cpus1.data            6                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::total            6                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::cpu_cluster.cpus1.data        23750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::total        23750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data         2719                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total         2719                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::cpu_cluster.cpus1.data     0.002207                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::total     0.002207                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus1.data  3958.333333                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::total  3958.333333                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus1.data            6                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::total            6                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus1.data        22250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::total        22250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus1.data     0.002207                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::total     0.002207                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus1.data  3708.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::total  3708.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data        59006                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total        59006                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data         8333                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total         8333                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data     65727750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total     65727750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data        67339                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total        67339                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.123747                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.123747                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data  7887.645506                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total  7887.645506                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::cpu_cluster.cpus1.data           39                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::total           39                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data         8294                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total         8294                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data     63426250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total     63426250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.123168                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.123168                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data  7647.244996                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total  7647.244996                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data         1847                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total         1847                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data        35436                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total        35436                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data    423057500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total    423057500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data        37283                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total        37283                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.950460                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.950460                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 11938.635851                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 11938.635851                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus1.data           39                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::total           39                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data        35397                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total        35397                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data    413072250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total    413072250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.949414                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.949414                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 11669.696584                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 11669.696584                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data      2149582                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total      2149582                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data        71604                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total        71604                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data   1312705000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total   1312705000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data      2221186                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total      2221186                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.032237                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.032237                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data 18332.844534                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total 18332.844534                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data        24139                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total        24139                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data        47465                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total        47465                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1215                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total         1215                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data    797869000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total    797869000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.021369                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.021369                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data 16809.628147                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total 16809.628147                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   292.677579                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs      6863156                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs       238468                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs    28.780197                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick 166011411500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   292.677579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.571636                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.571636                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          414                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3          414                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024     0.808594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses     14017514                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses     14017514                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker       117298                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total       117298                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker       117298                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total       117298                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        49527                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total        49527                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        49527                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total        49527                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1585688473                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total   1585688473                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1585688473                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total   1585688473                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker       166825                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total       166825                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker       166825                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total       166825                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.296880                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.296880                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.296880                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.296880                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 32016.646940                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 32016.646940                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 32016.646940                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 32016.646940                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks        49161                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total        49161                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        49527                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total        49527                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        49527                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total        49527                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1536161473                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total   1536161473                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1536161473                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total   1536161473                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.296880                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.296880                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.296880                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.296880                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31016.646940                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 31016.646940                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31016.646940                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 31016.646940                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements        49161                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker       117298                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total       117298                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        49527                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total        49527                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker   1585688473                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total   1585688473                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker       166825                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total       166825                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.296880                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.296880                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 32016.646940                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 32016.646940                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        49527                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total        49527                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1536161473                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total   1536161473                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.296880                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.296880                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31016.646940                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 31016.646940                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    10.469692                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs       166825                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs        49527                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     3.368365                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick 166011241500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    10.469692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.654356                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.654356                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses      1384127                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses      1384127                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch2.intInstructions     12461338                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.vecInstructions        40548                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.loadInstructions      4408629                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.storeInstructions       954003                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.amoInstructions        80662                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst      9658277                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total      9658277                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst      9658277                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total      9658277                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst       495048                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total       495048                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst       495048                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total       495048                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst  13208306500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total  13208306500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst  13208306500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total  13208306500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst     10153325                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total     10153325                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst     10153325                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total     10153325                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.048757                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.048757                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.048757                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.048757                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 26680.860240                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 26680.860240                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 26680.860240                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 26680.860240                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks       494191                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total       494191                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst       495048                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total       495048                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst       495048                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total       495048                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::total           90                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst  13084544500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total  13084544500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst  13084544500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total  13084544500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      5567250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::total      5567250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.048757                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.048757                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.048757                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.048757                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 26430.860240                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 26430.860240                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 26430.860240                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 26430.860240                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 61858.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::total 61858.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements       494191                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst      9658277                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total      9658277                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst       495048                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total       495048                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst  13208306500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total  13208306500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst     10153325                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total     10153325                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.048757                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.048757                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 26680.860240                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 26680.860240                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst       495048                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total       495048                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::total           90                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst  13084544500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total  13084544500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      5567250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::total      5567250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.048757                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.048757                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 26430.860240                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 26430.860240                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 61858.333333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::total 61858.333333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse   500.763497                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs     10153325                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs       495048                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs    20.509779                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick 166011043500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst   500.763497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst     0.652036                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total     0.652036                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::3          767                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses     30955023                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses     30955023                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker        47784                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total        47784                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker        47784                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total        47784                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         8863                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total         8863                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         8863                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total         8863                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    359212887                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total    359212887                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    359212887                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total    359212887                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker        56647                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total        56647                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker        56647                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total        56647                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.156460                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.156460                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.156460                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.156460                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 40529.491933                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 40529.491933                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 40529.491933                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 40529.491933                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks         8732                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total         8732                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8863                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total         8863                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8863                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total         8863                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    350349887                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total    350349887                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    350349887                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total    350349887                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.156460                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.156460                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.156460                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.156460                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 39529.491933                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 39529.491933                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 39529.491933                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 39529.491933                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements         8732                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker        47784                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total        47784                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker         8863                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total         8863                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    359212887                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total    359212887                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker        56647                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total        56647                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.156460                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.156460                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 40529.491933                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 40529.491933                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8863                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total         8863                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    350349887                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total    350349887                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.156460                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.156460                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 39529.491933                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 39529.491933                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    10.477866                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs        56647                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs         8863                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     6.391402                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick 166010602500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    10.477866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.654867                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.654867                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses       462039                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses       462039                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits      4601487                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        41625                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits      2350116                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses         6707                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        33764                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries         1691                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults           28                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults          687                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults        18225                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses      4643112                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses      2356823                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits        6951603                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        48332                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses      6999935                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        47645                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        47645                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          894                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        32870                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        47645                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0        47645    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        47645                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples        33764                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 46750.614560                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 19033.586970                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 67693.654186                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-65535        23916     70.83%     70.83% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-131071         5684     16.83%     87.67% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-196607         2597      7.69%     95.36% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-262143         1211      3.59%     98.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-327679          200      0.59%     99.54% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-393215           71      0.21%     99.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-458751           53      0.16%     99.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-524287           29      0.09%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total        33764                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  -1492553544                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0  -1492553544    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  -1492553544                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        32870     97.35%     97.35% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB          894      2.65%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        33764                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        47645                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        47645                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        33764                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        33764                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total        81409                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits     10157348                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses        14271                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts        14113                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries         1598                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults         2697                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses     10171619                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits       10157348                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses        14271                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses     10171619                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks        14271                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor        14271                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          423                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        13690                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples        14271                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0        14271    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total        14271                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples        14113                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 29515.871891                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 13153.072584                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 40874.631123                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-32767        10042     71.15%     71.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::32768-65535         1220      8.64%     79.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-98303         2542     18.01%     97.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-131071           82      0.58%     98.39% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-163839           71      0.50%     98.89% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-196607           66      0.47%     99.36% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-229375           26      0.18%     99.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::229376-262143           11      0.08%     99.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-294911           16      0.11%     99.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::294912-327679           14      0.10%     99.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::327680-360447           17      0.12%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::360448-393215            2      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::393216-425983            1      0.01%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::425984-458751            3      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total        14113                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  -1493192044                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0  -1493192044    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  -1493192044                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB        13690     97.00%     97.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB          423      3.00%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total        14113                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst        14271                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total        14271                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst        14113                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total        14113                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total        28384                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         4413                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         2207                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 206371228.051654                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 2497072037.855256                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows           18      0.82%      0.82% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         2187     99.09%     99.91% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::5e+10-1e+11            2      0.09%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value  86577023000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         2207                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON  25666933440                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 455461300310                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts     19315795                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps     21763949                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles         100128154                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.numInsts           34778278                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.numOps             37659829                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.numDiscardedOps       847640                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus2.numFetchSuspends         1824                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus2.quiesceCycles    1824354574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.cpi                2.879043                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.347338                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.committedInstType_0::No_OpClass         1819      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntAlu     23185986     61.57%     61.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntMult        52399      0.14%     61.71% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntDiv        12236      0.03%     61.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatAdd            0      0.00%     61.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCmp            0      0.00%     61.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCvt            0      0.00%     61.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMult            0      0.00%     61.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMultAcc            0      0.00%     61.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatDiv            0      0.00%     61.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMisc        12636      0.03%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatSqrt            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAdd           23      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAddAcc            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAlu            4      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCmp            4      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCvt            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMisc          246      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMult            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMultAcc            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShift            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShiftAcc            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdDiv            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSqrt            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAdd            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAlu            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCmp            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCvt            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatDiv            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMisc            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMult            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatSqrt            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAdd            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAlu            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceCmp            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAes            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAesMix            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash2            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash2            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma2            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma3            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdPredAlu            0      0.00%     61.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemRead      9222862     24.49%     86.27% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemWrite      5171614     13.73%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::total     37659829                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups      6202929                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted      4542242                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect       259802                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups      3928962                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits      3622485                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.921995                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed       649268                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect        41149                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups        41915                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits        17908                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses        24007                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted         8519                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data     13482982                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total     13482982                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data     13487891                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total     13487891                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data       234928                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total       234928                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data       237792                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total       237792                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data   6590190750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total   6590190750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data   6590190750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total   6590190750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data     13717910                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total     13717910                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data     13725683                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total     13725683                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.017126                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.017126                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.017325                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.017325                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 28051.959537                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 28051.959537                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 27714.097825                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 27714.097825                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks       134731                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total       134731                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data        26527                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total        26527                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data        26527                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total        26527                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data       208401                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total       208401                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data       211258                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total       211258                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data         2333                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total         2333                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data   5841314250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total   5841314250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data   5898437750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total   5898437750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data    186192500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total    186192500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.015192                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.015192                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.015391                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.015391                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 28029.204514                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 28029.204514                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 27920.541471                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 27920.541471                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 79808.186884                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 79808.186884                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements       200766                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::total         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     56316500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::total     56316500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13749.145508                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::total 13749.145508                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data        28000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::total        28000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data        14000                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::total        14000                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data         1193                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total         1193                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::cpu_cluster.cpus2.data          107                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::total          107                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus2.data       507500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::total       507500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data         1300                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total         1300                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::cpu_cluster.cpus2.data     0.082308                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::total     0.082308                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus2.data  4742.990654                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::total  4742.990654                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus2.data           63                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::total           63                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus2.data           44                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::total           44                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus2.data       235000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::total       235000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus2.data     0.033846                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::total     0.033846                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus2.data  5340.909091                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::total  5340.909091                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data      8501850                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total      8501850                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data       137370                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total       137370                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data   4647280500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total   4647280500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data      8639220                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total      8639220                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.015901                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.015901                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 33830.388731                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 33830.388731                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data         3131                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total         3131                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data       134239                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total       134239                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data         1192                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total         1192                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data   4522300500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total   4522300500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data    186192500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total    186192500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.015538                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.015538                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 33688.425122                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 33688.425122                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 156201.761745                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 156201.761745                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::cpu_cluster.cpus2.data          591                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::total          591                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::cpu_cluster.cpus2.data           70                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::total           70                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::cpu_cluster.cpus2.data          661                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::total          661                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::cpu_cluster.cpus2.data     0.105900                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::total     0.105900                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus2.data           69                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::total           69                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus2.data       375250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::total       375250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus2.data     0.104387                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::total     0.104387                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus2.data  5438.405797                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::total  5438.405797                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::cpu_cluster.cpus2.data         4318                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::total         4318                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::cpu_cluster.cpus2.data         2794                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::total         2794                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::cpu_cluster.cpus2.data         7112                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::total         7112                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::cpu_cluster.cpus2.data     0.392857                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::total     0.392857                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus2.data         2788                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::total         2788                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus2.data     56748250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::total     56748250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus2.data     0.392013                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::total     0.392013                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus2.data 20354.465567                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::total 20354.465567                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus2.data         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::total         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus2.data         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::total         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::cpu_cluster.cpus2.data         1255                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::total         1255                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::cpu_cluster.cpus2.data           13                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::total           13                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::cpu_cluster.cpus2.data        60750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::total        60750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::cpu_cluster.cpus2.data         1268                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::total         1268                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::cpu_cluster.cpus2.data     0.010252                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::total     0.010252                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus2.data  4673.076923                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::total  4673.076923                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus2.data           13                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::total           13                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus2.data        57750                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::total        57750                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus2.data     0.010252                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::total     0.010252                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus2.data  4442.307692                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::total  4442.307692                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data        81132                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total        81132                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data         5459                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total         5459                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data     52561000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total     52561000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data        86591                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total        86591                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.063044                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.063044                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data  9628.320205                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total  9628.320205                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::cpu_cluster.cpus2.data            9                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::total            9                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data         5450                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total         5450                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data     51040750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total     51040750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.062940                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.062940                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data  9365.275229                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total  9365.275229                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::cpu_cluster.cpus2.data        12640                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::total        12640                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::cpu_cluster.cpus2.data        31492                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::total        31492                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::cpu_cluster.cpus2.data    344577000                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::total    344577000                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::cpu_cluster.cpus2.data        44132                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::total        44132                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::cpu_cluster.cpus2.data     0.713587                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::total     0.713587                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus2.data 10941.731233                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::total 10941.731233                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus2.data           38                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::total           38                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus2.data        31454                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::total        31454                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus2.data    334853500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::total    334853500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus2.data     0.712725                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::total     0.712725                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus2.data 10645.816112                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::total 10645.816112                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data      4968492                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total      4968492                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data        66066                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total        66066                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data   1598333250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total   1598333250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data      5034558                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total      5034558                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.013123                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.013123                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 24192.977477                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 24192.977477                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data        23358                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total        23358                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data        42708                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total        42708                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data         1141                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total         1141                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data    984160250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total    984160250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.008483                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.008483                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 23043.932050                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 23043.932050                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   282.412033                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs     13789572                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs       209709                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    65.755747                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick 198114778500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   282.412033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.551586                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.551586                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::1          340                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2          166                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses     27847589                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses     27847589                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker        85820                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total        85820                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker        85820                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total        85820                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker        30356                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total        30356                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker        30356                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total        30356                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    994111644                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total    994111644                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    994111644                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total    994111644                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker       116176                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total       116176                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker       116176                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total       116176                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.261293                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.261293                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.261293                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.261293                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 32748.439979                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 32748.439979                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 32748.439979                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 32748.439979                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks        30149                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total        30149                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        30356                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total        30356                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        30356                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total        30356                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    963755644                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total    963755644                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    963755644                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total    963755644                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.261293                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.261293                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.261293                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.261293                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 31748.439979                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 31748.439979                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 31748.439979                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 31748.439979                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements        30149                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker        85820                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total        85820                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker        30356                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total        30356                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker    994111644                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total    994111644                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker       116176                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total       116176                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.261293                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.261293                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 32748.439979                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 32748.439979                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        30356                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total        30356                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    963755644                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total    963755644                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.261293                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.261293                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 31748.439979                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 31748.439979                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse     9.410044                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs       116176                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs        30356                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     3.827118                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick 198114580500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker     9.410044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker     0.588128                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total     0.588128                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::1           11                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::2            5                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses       959764                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses       959764                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch2.intInstructions     19621149                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.vecInstructions        16867                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.loadInstructions      8851018                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.storeInstructions      3553111                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.amoInstructions        97955                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst     11812479                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total     11812479                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst     11812479                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total     11812479                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst       324715                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total       324715                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst       324715                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total       324715                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst   8412631500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total   8412631500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst   8412631500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total   8412631500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst     12137194                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total     12137194                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst     12137194                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total     12137194                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.026754                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.026754                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.026754                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.026754                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 25907.739094                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 25907.739094                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 25907.739094                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 25907.739094                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks       323862                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total       323862                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst       324715                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total       324715                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst       324715                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total       324715                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::cpu_cluster.cpus2.inst           98                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::total           98                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst   8331452750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total   8331452750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst   8331452750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total   8331452750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      6522750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::total      6522750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.026754                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.026754                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.026754                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.026754                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 25657.739094                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 25657.739094                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 25657.739094                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 25657.739094                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 66558.673469                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::total 66558.673469                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements       323862                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst     11812479                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total     11812479                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst       324715                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total       324715                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst   8412631500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total   8412631500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst     12137194                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total     12137194                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.026754                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.026754                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 25907.739094                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 25907.739094                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst       324715                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total       324715                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           98                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::total           98                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst   8331452750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total   8331452750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      6522750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::total      6522750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.026754                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.026754                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 25657.739094                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 25657.739094                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 66558.673469                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::total 66558.673469                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse   450.301672                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs     12137194                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs       324715                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    37.377990                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick 198114372500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst   450.301672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst     0.586330                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total     0.586330                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::1          579                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::2          152                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses     36736297                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses     36736297                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker        31765                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total        31765                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker        31765                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total        31765                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         5412                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total         5412                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         5412                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total         5412                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    252121338                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total    252121338                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    252121338                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total    252121338                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker        37177                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total        37177                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker        37177                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total        37177                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.145574                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.145574                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.145574                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.145574                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46585.613082                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 46585.613082                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46585.613082                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 46585.613082                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks         5326                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total         5326                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         5412                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total         5412                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         5412                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total         5412                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    246709338                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total    246709338                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    246709338                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total    246709338                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.145574                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.145574                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.145574                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.145574                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45585.613082                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 45585.613082                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45585.613082                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 45585.613082                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements         5326                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker        31765                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total        31765                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker         5412                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total         5412                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    252121338                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total    252121338                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker        37177                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total        37177                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.145574                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.145574                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 46585.613082                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 46585.613082                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         5412                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total         5412                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    246709338                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total    246709338                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.145574                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.145574                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 45585.613082                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 45585.613082                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse     9.410880                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs        37177                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs         5412                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     6.869364                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick 198114296250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker     9.410880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker     0.588180                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total     0.588180                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::1            7                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::2            9                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses       302828                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses       302828                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits      9354562                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses        31544                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits      5192625                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses         4828                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts        23981                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries         1182                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults           22                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults          575                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults         1283                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses      9386106                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses      5197453                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits       14547187                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses        36372                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses     14583559                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks        35797                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor        35797                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          504                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        23477                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples        35797                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0        35797    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total        35797                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples        23981                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 40842.385639                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 16433.881862                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 64201.267754                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535        17967     74.92%     74.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071         3574     14.90%     89.83% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607         1460      6.09%     95.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143          731      3.05%     98.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679          142      0.59%     99.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215           55      0.23%     99.78% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::393216-458751           31      0.13%     99.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::458752-524287           18      0.08%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::524288-589823            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total        23981                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples    546014384                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0    546014384    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total    546014384                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB        23477     97.90%     97.90% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB          504      2.10%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total        23981                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data        35797                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total        35797                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data        23981                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total        23981                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total        59778                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits     12139248                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses         9365                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts         9281                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries         1117                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults         1088                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses     12148613                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits       12139248                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses         9365                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses     12148613                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks         9365                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor         9365                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          270                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         9011                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples         9365                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0         9365    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total         9365                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples         9281                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 31259.697231                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 13351.067819                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 44153.541922                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-32767         6476     69.78%     69.78% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::32768-65535          773      8.33%     78.11% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-98303         1753     18.89%     96.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::98304-131071           74      0.80%     97.79% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::131072-163839           58      0.62%     98.42% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::163840-196607           71      0.77%     99.18% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::196608-229375           12      0.13%     99.31% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::229376-262143           15      0.16%     99.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::262144-294911           15      0.16%     99.63% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::294912-327679           11      0.12%     99.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::327680-360447           18      0.19%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::360448-393215            2      0.02%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::393216-425983            1      0.01%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::425984-458751            1      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::458752-491519            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total         9281                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples    545795884                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0    545795884    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total    545795884                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB         9011     97.09%     97.09% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB          270      2.91%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total         9281                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst         9365                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total         9365                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst         9281                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total         9281                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total        18646                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         3648                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1824                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 250048855.407346                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 2845605710.296463                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows           25      1.37%      1.37% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1797     98.52%     99.89% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::5e+10-1e+11            2      0.11%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value  86577016000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1824                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON  25039121487                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 456089112263                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts     34778278                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps     37659829                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles         276054465                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.numInsts           52981506                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.numOps             61153782                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.numDiscardedOps      2004211                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus3.numFetchSuspends         1587                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus3.quiesceCycles    1648440056                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.cpi                5.210393                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.191924                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.committedInstType_0::No_OpClass         1300      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntAlu     44349092     72.52%     72.52% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntMult        58713      0.10%     72.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntDiv         6416      0.01%     72.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatAdd            0      0.00%     72.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCmp            0      0.00%     72.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCvt            0      0.00%     72.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMult            0      0.00%     72.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMultAcc            0      0.00%     72.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatDiv            0      0.00%     72.63% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMisc        10410      0.02%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatSqrt            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAdd            3      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAddAcc            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAlu            2      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCmp            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCvt            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMisc           78      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMult            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMultAcc            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShift            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShiftAcc            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdDiv            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSqrt            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAdd            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAlu            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCmp            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCvt            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatDiv            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMisc            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMult            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatSqrt            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAdd            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAlu            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceCmp            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAes            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAesMix            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash2            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash2            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma2            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma3            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdPredAlu            0      0.00%     72.65% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemRead      9865241     16.13%     88.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemWrite      6862527     11.22%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::total     61153782                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups     14130019                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted      9423952                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect       613003                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups      7312408                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits      6690550                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.914959                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed      1938338                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect       137717                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups       121634                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits        68174                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses        53460                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted        11912                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data     15736900                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total     15736900                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data     15743960                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total     15743960                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data       956358                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total       956358                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data       964769                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total       964769                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data  31980373750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total  31980373750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data  31980373750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total  31980373750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data     16693258                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total     16693258                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data     16708729                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total     16708729                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.057290                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.057290                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.057740                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.057740                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 33439.751380                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 33439.751380                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 33148.218641                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 33148.218641                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks       457010                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total       457010                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data        56809                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total        56809                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data        56809                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total        56809                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data       899549                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total       899549                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data       907740                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total       907740                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data        29925                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total        29925                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data  30337028000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total  30337028000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data  30448676750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total  30448676750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data   3187810750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total   3187810750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.053887                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.053887                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.054327                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.054327                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 33724.708715                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 33724.708715                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 33543.389902                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 33543.389902                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 106526.675021                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 106526.675021                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements       888420                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data        28750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::total        28750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data        14375                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::total        14375                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::cpu_cluster.cpus3.data          912                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::total          912                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::cpu_cluster.cpus3.data           85                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::total           85                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus3.data       334250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::total       334250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::cpu_cluster.cpus3.data          997                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::total          997                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::cpu_cluster.cpus3.data     0.085256                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::total     0.085256                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus3.data  3932.352941                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::total  3932.352941                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus3.data           61                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::total           61                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus3.data           24                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::total           24                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus3.data        78500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::total        78500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus3.data     0.024072                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::total     0.024072                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus3.data  3270.833333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::total  3270.833333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data      9440753                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total      9440753                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data       636954                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total       636954                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data  26759965750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total  26759965750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data     10077707                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total     10077707                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.063204                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.063204                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 42012.399247                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 42012.399247                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data         8529                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total         8529                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data       628425                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total       628425                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data        14898                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total        14898                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data  26319373500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total  26319373500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data   3187810750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total   3187810750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.062358                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.062358                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 41881.487051                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 41881.487051                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 213975.751779                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 213975.751779                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::cpu_cluster.cpus3.data          410                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::total          410                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::cpu_cluster.cpus3.data           71                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::total           71                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::cpu_cluster.cpus3.data          481                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::total          481                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::cpu_cluster.cpus3.data     0.147609                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::total     0.147609                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus3.data           71                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::total           71                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus3.data       313250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::total       313250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus3.data     0.147609                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::total     0.147609                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus3.data  4411.971831                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::total  4411.971831                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data         6650                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total         6650                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data         8340                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total         8340                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data        14990                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total        14990                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.556371                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.556371                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data         8120                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total         8120                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data    111335500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total    111335500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.541694                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.541694                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 13711.268473                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 13711.268473                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::cpu_cluster.cpus3.data          887                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::total          887                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::cpu_cluster.cpus3.data            9                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::total            9                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::cpu_cluster.cpus3.data        60750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::total        60750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::cpu_cluster.cpus3.data          896                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::total          896                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::cpu_cluster.cpus3.data     0.010045                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::total     0.010045                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus3.data         6750                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::total         6750                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus3.data            9                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::total            9                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus3.data        58500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::total        58500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus3.data     0.010045                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::total     0.010045                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus3.data         6500                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::total         6500                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data       218288                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total       218288                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data        13456                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total        13456                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data    145127000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total    145127000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data       231744                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total       231744                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.058064                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.058064                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data 10785.300238                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total 10785.300238                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::cpu_cluster.cpus3.data           24                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::total           24                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data        13432                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total        13432                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data    141672750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total    141672750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.057961                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.057961                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data 10547.405450                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total 10547.405450                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data        44842                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total        44842                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data       182400                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total       182400                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data   2211167500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total   2211167500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data       227242                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total       227242                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.802669                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.802669                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 12122.628838                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 12122.628838                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus3.data          139                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::total          139                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data       182261                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total       182261                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data   2157840750                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total   2157840750                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.802057                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.802057                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 11839.289535                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 11839.289535                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data      6251305                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total      6251305                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data       137004                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total       137004                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data   3009240500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total   3009240500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data      6388309                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total      6388309                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.021446                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.021446                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 21964.617821                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 21964.617821                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data        48141                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total        48141                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data        88863                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total        88863                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data        15027                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total        15027                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data   1859813750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total   1859813750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.013910                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.013910                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 20929.000259                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 20929.000259                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   238.952004                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs     16887676                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs       907526                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    18.608476                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick 230220105500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   238.952004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.466703                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.466703                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          378                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::2          364                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.738281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses     34792262                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses     34792262                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker       317870                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total       317870                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker       317870                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total       317870                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker       102236                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total       102236                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker       102236                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total       102236                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2871446264                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total   2871446264                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2871446264                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total   2871446264                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker       420106                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total       420106                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker       420106                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total       420106                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.243358                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.243358                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.243358                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.243358                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 28086.449626                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 28086.449626                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 28086.449626                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 28086.449626                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks       101791                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total       101791                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker       102236                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total       102236                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker       102236                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total       102236                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2769210264                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total   2769210264                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2769210264                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total   2769210264                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.243358                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.243358                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.243358                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.243358                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 27086.449626                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 27086.449626                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 27086.449626                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 27086.449626                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements       101791                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker       317870                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total       317870                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker       102236                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total       102236                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker   2871446264                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total   2871446264                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker       420106                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total       420106                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.243358                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.243358                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 28086.449626                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 28086.449626                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker       102236                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total       102236                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2769210264                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total   2769210264                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.243358                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.243358                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 27086.449626                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 27086.449626                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse     8.323648                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs       420106                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs       102236                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     4.109179                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick 230219907500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker     8.323648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.520228                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.520228                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           15                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::2           15                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses      3463084                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses      3463084                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch2.intInstructions     36911374                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.vecInstructions        13911                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.loadInstructions      8114876                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.storeInstructions      2526450                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.amoInstructions       275278                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst     23979453                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total     23979453                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst     23979453                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total     23979453                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst       744685                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total       744685                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst       744685                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total       744685                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst  17975932000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total  17975932000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst  17975932000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total  17975932000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst     24724138                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total     24724138                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst     24724138                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total     24724138                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.030120                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.030120                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.030120                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.030120                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 24138.974197                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 24138.974197                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 24138.974197                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 24138.974197                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks       743819                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total       743819                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst       744685                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total       744685                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst       744685                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total       744685                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::total          107                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst  17789760750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total  17789760750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst  17789760750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total  17789760750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      7055250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::total      7055250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.030120                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.030120                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.030120                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.030120                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 23888.974197                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 23888.974197                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 23888.974197                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 23888.974197                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 65936.915888                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::total 65936.915888                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements       743819                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst     23979453                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total     23979453                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst       744685                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total       744685                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst  17975932000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total  17975932000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst     24724138                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total     24724138                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.030120                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.030120                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 24138.974197                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 24138.974197                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst       744685                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total       744685                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::total          107                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst  17789760750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total  17789760750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      7055250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::total      7055250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.030120                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.030120                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 23888.974197                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 23888.974197                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 65936.915888                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::total 65936.915888                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse   399.964867                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs     24724138                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs       744685                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs    33.200800                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick 230219694500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst   399.964867                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst     0.520788                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total     0.520788                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::2          724                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::3           44                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses     74917099                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses     74917099                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker        50889                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total        50889                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker        50889                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total        50889                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker         8187                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total         8187                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker         8187                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total         8187                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    377021063                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total    377021063                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    377021063                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total    377021063                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker        59076                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total        59076                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker        59076                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total        59076                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.138584                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.138584                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.138584                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.138584                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46051.186393                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 46051.186393                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46051.186393                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 46051.186393                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks         8018                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total         8018                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         8187                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total         8187                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         8187                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total         8187                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    368834063                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total    368834063                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    368834063                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total    368834063                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.138584                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.138584                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.138584                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.138584                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45051.186393                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 45051.186393                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45051.186393                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 45051.186393                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements         8018                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker        50889                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total        50889                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker         8187                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total         8187                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    377021063                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total    377021063                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker        59076                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total        59076                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.138584                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.138584                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 46051.186393                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 46051.186393                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker         8187                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total         8187                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    368834063                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total    368834063                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.138584                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.138584                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 45051.186393                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 45051.186393                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse     8.343134                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs        59076                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs         8187                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     7.215830                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick 230219618250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker     8.343134                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     0.521446                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     0.521446                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses       480795                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses       480795                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits     10148659                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses       114214                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits      6905874                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses        11936                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts        95001                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries         1509                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults           34                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults         1595                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults          798                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses     10262873                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses      6917810                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits       17054533                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses       126150                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses     17180683                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks       124555                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor       124555                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         2113                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        92888                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples       124555                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0       124555    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total       124555                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples        95001                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 31238.842223                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 13374.844582                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 53952.429661                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-65535        77256     81.32%     81.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-131071        11282     11.88%     93.20% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-196607         4161      4.38%     97.58% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-262143         1806      1.90%     99.48% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-327679          260      0.27%     99.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-393215          117      0.12%     99.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-458751           71      0.07%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::458752-524287           40      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::524288-589823            6      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::589824-655359            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total        95001                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  -1708410984                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0  -1708410984    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  -1708410984                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB        92888     97.78%     97.78% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB         2113      2.22%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total        95001                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data       124555                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total       124555                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data        95001                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total        95001                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total       219556                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits     24727210                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses        14871                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts        14682                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries         1327                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults         1455                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses     24742081                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits       24727210                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses        14871                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses     24742081                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks        14871                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor        14871                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          400                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        14282                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples        14871                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0        14871    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total        14871                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples        14682                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 29862.518730                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 12921.806505                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 41746.637383                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-32767        10344     70.45%     70.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::32768-65535         1264      8.61%     79.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-98303         2747     18.71%     97.77% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-131071           93      0.63%     98.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-163839           65      0.44%     98.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::163840-196607           69      0.47%     99.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::196608-229375           20      0.14%     99.46% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::229376-262143           15      0.10%     99.56% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-294911           18      0.12%     99.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::294912-327679           18      0.12%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::327680-360447           24      0.16%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::360448-393215            3      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::458752-491519            2      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total        14682                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples  -1708620484                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0  -1708620484    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total  -1708620484                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB        14282     97.28%     97.28% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB          400      2.72%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total        14682                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst        14871                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total        14871                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst        14682                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total        14682                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total        29553                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         3173                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1587                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 259685728.475740                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 3154983896.758633                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows           99      6.24%      6.24% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1486     93.64%     99.87% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::5e+10-1e+11            2      0.13%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value  86577009000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1587                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON  69006982659                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 412121251091                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts     52981506                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps     61153782                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker        28652                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker         3943                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst       347215                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data      1078796                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        31323                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker         4414                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst       318786                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data       108919                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker        19123                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker         2365                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst       213505                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data        93787                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker        71407                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker         3500                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst       507928                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data       301592                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      3135255                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker        28652                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker         3943                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst       347215                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data      1078796                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        31323                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker         4414                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst       318786                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data       108919                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker        19123                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker         2365                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst       213505                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data        93787                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker        71407                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker         3500                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst       507928                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data       301592                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      3135255                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker        15499                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         2473                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst       161380                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data       884245                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        17073                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         4218                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst       176262                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data        71865                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker        10672                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         2938                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst       111209                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data        72788                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker        29978                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker         4440                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst       236755                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data       401386                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total      2203181                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker        15499                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         2473                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst       161380                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data       884245                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        17073                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         4218                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst       176262                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data        71865                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker        10672                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         2938                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst       111209                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data        72788                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker        29978                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker         4440                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst       236755                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data       401386                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total      2203181                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1236130000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    188687500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst  10739666250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data  58621956240                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1351309250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    321583250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst  11795227250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data   5191429500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    852114750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    230430250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst   7471718250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data   5122573245                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2376323500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    344301500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst  15759173250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data  26804410750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total 148407034735                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1236130000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    188687500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst  10739666250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data  58621956240                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1351309250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    321583250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst  11795227250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data   5191429500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    852114750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    230430250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst   7471718250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data   5122573245                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2376323500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    344301500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst  15759173250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data  26804410750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total 148407034735                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker        44151                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         6416                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst       508595                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data      1963041                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        48396                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         8632                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst       495048                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data       180784                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker        29795                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker         5303                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst       324714                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data       166575                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker       101385                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         7940                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst       744683                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data       702978                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      5338436                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker        44151                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         6416                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst       508595                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data      1963041                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        48396                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         8632                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst       495048                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data       180784                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker        29795                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker         5303                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst       324714                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data       166575                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker       101385                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         7940                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst       744683                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data       702978                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      5338436                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.351045                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.385443                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.317306                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.450447                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352777                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.488647                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.356050                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.397519                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.358181                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.554026                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.342483                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.436968                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.295685                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.559194                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.317927                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.570979                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.412702                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.351045                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.385443                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.317306                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.450447                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352777                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.488647                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.356050                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.397519                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.358181                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.554026                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.342483                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.436968                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.295685                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.559194                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.317927                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.570979                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.412702                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79755.468095                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 76299.029519                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 66548.929545                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 66296.056229                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 79148.904703                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 76240.694642                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 66918.719009                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 72238.634941                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 79845.834895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 78430.990470                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 67186.273143                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 70376.617643                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79268.913870                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 77545.382883                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 66563.211970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 66779.635438                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 67360.346125                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79755.468095                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 76299.029519                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 66548.929545                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 66296.056229                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 79148.904703                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 76240.694642                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 66918.719009                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 72238.634941                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 79845.834895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 78430.990470                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 67186.273143                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 70376.617643                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79268.913870                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 77545.382883                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 66563.211970                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 66779.635438                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 67360.346125                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks      1581699                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total      1581699                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           19                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst          115                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data         1328                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           43                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker           14                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst          317                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data          375                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           24                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.itb_walker            7                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst          257                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.data         1959                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           23                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.itb_walker            7                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst          256                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data         1668                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total         6414                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           19                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst          115                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data         1328                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           43                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker           14                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst          317                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data          375                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           24                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.itb_walker            7                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst          257                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.data         1959                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           23                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.itb_walker            7                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst          256                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data         1668                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total         6414                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        15480                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         2471                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst       161265                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data       882917                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        17030                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4204                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst       175945                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data        71490                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        10648                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         2931                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst       110952                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data        70829                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        29955                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         4433                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst       236499                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data       399718                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total      2196767                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        15480                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         2471                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst       161265                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data       882917                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        17030                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4204                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst       175945                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data        71490                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        10648                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         2931                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst       110952                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data        70829                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        29955                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         4433                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst       236499                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data       399718                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher       532461                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total      2729228                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data         8127                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         2501                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.inst           98                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data         2333                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data        29925                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total       403700                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1215317251                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    185513750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst  10532067771                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data  57474803010                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1327147000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    315251251                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst  11556228559                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data   5090103511                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    837087503                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    226231755                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst   7317173535                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data   4982423509                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2337661504                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    338326502                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst  15447749550                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data  26256424520                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total 145439510481                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1215317251                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    185513750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst  10532067771                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data  57474803010                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1327147000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    315251251                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst  11556228559                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data   5090103511                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    837087503                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    226231755                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst   7317173535                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data   4982423509                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2337661504                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    338326502                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst  15447749550                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data  26256424520                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  43689578973                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total 189129089454                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  19847716000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    364432750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      5049000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    121293501                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      5958250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data    182607000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      6438000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data   3143108250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total  23676602751                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.350615                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.385131                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.317079                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.449770                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.351889                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.487025                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.355410                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.395444                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.357375                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552706                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.341691                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.425208                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.295458                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.558312                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.317583                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.568607                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.411500                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.350615                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.385131                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.317079                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.449770                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.351889                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.487025                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.355410                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.395444                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.357375                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552706                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.341691                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.425208                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.295458                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.558312                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.317583                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.568607                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.511241                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78508.866344                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 75076.386079                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 65309.073705                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 65096.496058                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 77929.947152                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74988.404139                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 65680.914826                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 71200.216967                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78614.528832                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 77185.859775                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 65949.000784                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 70344.400020                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78039.108797                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 76319.986916                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 65318.456103                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 65687.370896                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 66206.161364                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78508.866344                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 75076.386079                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 65309.073705                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 65096.496058                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 77929.947152                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74988.404139                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 65680.914826                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 71200.216967                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78614.528832                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 77185.859775                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 65949.000784                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 70344.400020                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78039.108797                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 76319.986916                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 65318.456103                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 65687.370896                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 82052.167150                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 69297.651004                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55053.176116                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 44842.223453                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst        56100                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 48498.001200                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 60798.469388                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 78271.324475                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 60168.224299                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 105032.857143                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 58649.003594                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements           1672977                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks       644949                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total       644949                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data       589250                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::total       589250                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data        13527                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::total        17623                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    221643750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     48092750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::total    269736500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 16385.284986                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11741.394043                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::total 15305.935425                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher       532461                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total       532461                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  43689578973                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  43689578973                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 82052.167150                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 82052.167150                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data        10637                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data         8118                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus2.data        10543                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data        43176                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total        72474                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data       168106                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data        27146                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus2.data        20846                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data       138984                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total       355082                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus0.data       233750                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus1.data       312750                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus2.data       185500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus3.data      1874750                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::total      2606750                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data       178743                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data        35264                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus2.data        31389                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data       182160                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total       427556                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.940490                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.769794                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus2.data     0.664118                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.762978                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.830492                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus0.data     1.390492                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus1.data    11.521034                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus2.data     8.898590                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus3.data    13.488963                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     7.341262                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus0.data            4                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus1.data           17                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus2.data            1                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus3.data            1                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::total           23                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       287914                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data        27131                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data        20847                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data       138985                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total       474877                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data   3342846500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data    323281000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data    248593750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data   1693648249                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   5608369499                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     1.610771                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.769368                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data     0.664150                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.762983                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     1.110678                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 11610.572949                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 11915.557849                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11924.677412                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12185.834795                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 11810.151890                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker        28652                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker         3943                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst       347215                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        31323                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker         4414                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst       318786                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker        19123                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker         2365                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst       213505                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker        71407                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker         3500                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst       507928                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total      1552161                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker        15499                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker         2473                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst       161380                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        17073                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker         4218                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst       176262                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker        10672                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker         2938                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst       111209                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker        29978                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker         4440                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst       236755                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total       772897                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker   1236130000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    188687500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst  10739666250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker   1351309250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    321583250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst  11795227250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker    852114750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    230430250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst   7471718250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker   2376323500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    344301500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst  15759173250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total  52666665000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker        44151                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         6416                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst       508595                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        48396                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         8632                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst       495048                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker        29795                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker         5303                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst       324714                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker       101385                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         7940                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst       744683                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total      2325058                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.351045                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.385443                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.317306                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.352777                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.488647                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.356050                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.358181                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.554026                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.342483                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.295685                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.559194                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.317927                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.332421                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79755.468095                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 76299.029519                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 66548.929545                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 79148.904703                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 76240.694642                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 66918.719009                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 79845.834895                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 78430.990470                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 67186.273143                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79268.913870                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 77545.382883                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 66563.211970                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 68141.893422                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker           19                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst          115                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.dtb_walker           43                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker           14                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst          317                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.dtb_walker           24                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.itb_walker            7                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst          257                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker           23                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.itb_walker            7                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst          256                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total         1084                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        15480                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         2471                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst       161265                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        17030                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4204                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst       175945                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        10648                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         2931                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst       110952                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        29955                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker         4433                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst       236499                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total       771813                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   1215317251                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    185513750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst  10532067771                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1327147000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    315251251                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst  11556228559                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    837087503                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    226231755                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst   7317173535                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2337661504                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    338326502                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst  15447749550                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total  51635755931                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.350615                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.385131                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.317079                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.351889                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.487025                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.355410                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.357375                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.552706                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.341691                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.295458                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.558312                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.317583                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.331954                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78508.866344                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 75076.386079                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 65309.073705                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 77929.947152                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 74988.404139                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 65680.914826                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78614.528832                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 77185.859775                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 65949.000784                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78039.108797                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 76319.986916                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 65318.456103                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 66901.899723                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data       440326                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data        27969                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data        25410                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data        59667                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total       553372                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data       739921                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data         9885                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data        13805                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data        24309                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total       787920                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data  48777079991                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data    673900500                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data    882848495                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data   1665540000                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total  51999368986                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data      1180247                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data        37854                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data        39215                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data        83976                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total      1341292                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.626920                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.261135                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.352034                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.289476                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.587434                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 65922.010581                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 68174.051593                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 63951.357841                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 68515.364680                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 65995.747012                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus0.data         1301                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data          341                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus2.data         1935                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data         1555                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total         5132                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data       738620                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data         9544                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data        11870                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data        22754                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total       782788                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data  47811285002                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data    652332755                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data    818022249                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data   1591432004                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  50873072010                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.625818                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.252127                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.302690                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.270958                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.583607                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 64730.558341                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 68350.037196                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 68915.101011                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 69940.757845                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 64989.591064                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         2890                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         1286                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           98                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data         1192                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data        14898                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total       381080                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  19847716000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    364432750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      5049000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    121293501                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      5958250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data    182607000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      6438000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data   3143108250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total  23676602751                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55053.176116                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 126101.297578                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst        56100                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 94318.430016                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 60798.469388                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 153193.791946                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 60168.224299                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 210975.181232                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 62130.268581                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data       638470                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data        80950                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data        68377                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data       241925                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1029722                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data       144324                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data        61980                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data        58983                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data       377077                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total       642364                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data   9844876249                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data   4517529000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data   4239724750                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data  25138870750                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total  43741000749                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data       782794                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data       142930                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data       127360                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data       619002                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1672086                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.184370                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.433639                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.463120                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.609169                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.384169                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 68213.715314                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 72886.882865                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 71880.452842                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 66667.738287                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 68093.792225                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data           27                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data           34                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus2.data           24                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data          113                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total          198                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data       144297                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data        61946                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data        58959                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data       376964                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total       642166                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data   9663518008                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data   4437770756                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data   4164401260                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data  24664992516                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total  42930682540                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.184336                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.433401                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.462932                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.608987                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.384051                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 66969.639064                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 71639.343234                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 70632.155566                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 65430.631349                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 66852.936063                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus2.data            3                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus3.data            3                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::total           10                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::total           10                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus2.data            3                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus3.data            3                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           10                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data        40500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data        12750                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data        38250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data        42999                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       134499                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data        13500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data        12750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data        12750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data        14333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 13449.900000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data          677                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data          414                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data          295                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data          633                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total         2019                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data        51695                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data         3045                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data         1649                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data         2984                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total        59373                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data     29555500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data     14836250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data      9034250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data     15007000                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total     68433000                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data        52372                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data         3459                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data         1944                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data         3617                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total        61392                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.987073                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.880312                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.848251                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.824993                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.967113                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data   571.728407                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  4872.331691                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  5478.623408                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  5029.155496                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1152.594614                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data        51695                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data         3045                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data         1649                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data         2984                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total        59373                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data    674222500                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data     37938250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data     20608499                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data     37357750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    770126999                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.987073                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.880312                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.848251                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.824993                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.967113                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 13042.315504                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12459.195402                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12497.573681                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12519.353217                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12970.996901                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteClean.hits::writebacks        14147                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.hits::total        14147                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::writebacks        14147                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::total        14147                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         5237                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         1215                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data         1141                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data        15027                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total        22620                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks      1601935                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total      1601935                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks      1601935                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total      1601935                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      2679272                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      2679272                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      2679272                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      2679272                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses      2196767                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued       644631                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused       521022                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful         5206                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.008076                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.002364                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache        94549                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR        17620                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            1                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate       112170                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified       649916                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit         4450                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand          446                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage       290780                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    14996.483631                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         8073353                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       4766629                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.693724                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick    22294428000                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 14762.174814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.data     0.028854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus1.data     0.000748                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus2.data     0.003775                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus3.data     0.010341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher   234.265099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.901012                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.data     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus1.data     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus2.data     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus3.data     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.014298                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.915313                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022           89                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          259                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        15523                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2           43                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3           45                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1            7                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          174                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3           78                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1         1002                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         8441                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3         5995                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4           49                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.005432                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.015808                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.947449                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses     179951125                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses    179951125                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq       381080                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      4494361                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadRespWithInvalidate            4                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq        22620                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp        22620                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      4260971                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean      2324068                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteClean        27616                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict      3044542                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq       970621                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq        98526                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           48                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp        98574                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeFailResp            1                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq      1355034                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp      1355034                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq      2377335                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1735950                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanSharedReq        14115                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidResp        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq       547761                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp       547761                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2245981                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      6877317                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        19513                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       182031                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1484467                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       698335                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        26227                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       147084                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       973487                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       630304                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        16041                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        90300                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2233401                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2758238                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        24145                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       305412                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total     18712283                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     88118784                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    251759754                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       826112                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      5691904                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     63317056                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     20858938                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1111296                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      6243648                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     41515136                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     19289944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       680256                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      3836416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     95270976                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     74301992                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1021312                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     13003264                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    686846788                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops            5001606                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic    109541312                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples     11384426                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.486857                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.989927                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      8147344     71.57%     71.57% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1      2033552     17.86%     89.43% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2       514718      4.52%     93.95% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3       420895      3.70%     97.65% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4       221989      1.95%     99.60% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5         5574      0.05%     99.65% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6         6431      0.06%     99.70% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7        14679      0.13%     99.83% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8        14341      0.13%     99.96% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9         4093      0.04%     99.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10          721      0.01%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11           88      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            1      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           12                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total     11384426                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   4349450993                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy    434775390                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy   1088784836                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy      2710731                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy     15189205                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy    372686318                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy    422924860                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy      4101965                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy     51146634                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy      3304990                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy     46562938                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy    247885466                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy    115104702                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy      4439468                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy     24783669                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy    162573564                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy    100697352                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests     11912664                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      5381924                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests      1454864                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops      2198863                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops      1476129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops       722734                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                17191                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp               17191                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq               17138                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp              17138                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1716                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          146                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio          658                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        66054                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total        68658                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                   68658                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1347                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio         1011                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        66074                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total        68868                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                    68868                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy             1642752                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer13.occupancy             548500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer16.occupancy               3750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer17.occupancy               4250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy           61870259                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer19.occupancy              20500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer20.occupancy              21000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer20.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer21.occupancy              20250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer21.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer8.occupancy              130000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy           51520000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples   1592426.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples     15480.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples      2471.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples    521774.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples    875020.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples     17030.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples      4204.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples    176019.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples     71289.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples     10648.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples      2931.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples    111036.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples     70673.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples     29954.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples      4433.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples    236592.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples    399213.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples    526305.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.047063613750                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds        67998                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds        67998                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState            7032148                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState           1539416                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                    3077678                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                   1597791                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                  3077678                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                 1597791                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                  2940                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                 5031                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.35                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     25.72                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                      588                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                   34                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6              3077644                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   4                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                2587                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6             1595200                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                2054766                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                 543604                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                 118506                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                  86736                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                  75603                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                  62141                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                  53598                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                  41112                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                  34682                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                   2594                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                   496                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                   256                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                   191                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                   172                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                   121                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                    89                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                    55                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                    16                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                 26624                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                 33965                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                 47495                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                 67021                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                 80953                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                 85205                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                 83811                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                 87827                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                 92537                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                 94147                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                109976                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                112695                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                103957                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                116792                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                108425                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                 91347                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                 87127                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                 81861                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                 11857                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                  9365                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                  7704                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                  5660                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                  4124                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                  2042                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                  1749                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                  1538                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                  1479                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                  1416                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                  1351                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                  1275                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                  1241                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                  1168                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                  1198                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                  1206                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                  1248                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                  1245                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                  1341                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                  1414                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                  1557                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                  1549                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                  1632                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                  1616                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                  1704                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                  1710                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                  1649                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                  1831                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                  4337                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                  1002                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                  2772                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples        67998                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     45.218065                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev  1489.586727                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-16383        67997    100.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total        67998                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples        67998                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     23.423630                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    19.511612                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev    30.797385                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16-31        63763     93.77%     93.77% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32-47         1093      1.61%     95.38% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::48-63          599      0.88%     96.26% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::64-79          912      1.34%     97.60% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::80-95          354      0.52%     98.12% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::96-111           91      0.13%     98.26% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::112-127           87      0.13%     98.38% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::128-143          100      0.15%     98.53% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::144-159           32      0.05%     98.58% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::160-175          231      0.34%     98.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::176-191           19      0.03%     98.95% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::192-207           19      0.03%     98.97% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::208-223          190      0.28%     99.25% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::224-239            8      0.01%     99.26% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::240-255          231      0.34%     99.60% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::256-271           95      0.14%     99.74% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::272-287            5      0.01%     99.75% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::288-303           39      0.06%     99.81% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::304-319            5      0.01%     99.82% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::320-335            5      0.01%     99.82% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::336-351            5      0.01%     99.83% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::352-367           17      0.03%     99.86% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::368-383            5      0.01%     99.86% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::384-399           35      0.05%     99.91% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::432-447            4      0.01%     99.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::448-463            3      0.00%     99.93% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::464-479           37      0.05%     99.98% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::496-511            3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::512-527            8      0.01%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::624-639            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total        67998                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                 188160                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys              196969488                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys           102113512                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             409390832.17957169                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             212237621.56734997                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 481119887000                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                    102903.02                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker       990720                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker       158144                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst     33393536                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data     55979936                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker      1089920                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker       269056                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst     11265216                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data      4561976                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker       681472                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker       187584                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst      7106304                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data      4522616                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker      1917056                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker       283712                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst     15141888                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data     25549176                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher     33683520                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks    101915264                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus0.data         2636                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus1.data           12                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus2.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus3.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 2059159.971299439436                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 328694.075522022904                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 69406727.058449208736                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 116351384.252972036600                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 2265342.009769344237                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 559218.896598374820                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 23414165.309312403202                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 9481829.749302256852                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 1416404.093953257659                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 389883.583713091502                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 14770083.111964117736                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 9400022.037264196202                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 3984501.148598411120                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 589680.630023928592                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 31471626.352046314627                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 53102632.952685244381                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 70009443.714131236076                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 211825573.414501368999                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus0.data 5478.788844825301                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus1.data 24.941375621359                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus2.data 16.627583747573                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus3.data 16.627583747573                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker        15480                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker         2471                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst       521775                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data       877499                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker        17030                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker         4204                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst       176021                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data        71334                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker        10648                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker         2931                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst       111036                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data        70699                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker        29955                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker         4433                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst       236592                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data       399258                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher       526312                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks      1595200                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus0.data         2585                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus1.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus2.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus3.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker    671121250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker     98482750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst  12785166527                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data  27300520218                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker    728289500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker    167161250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst   5544649509                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data   2638787692                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker    462834000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker    122922750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst   3526467764                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data   2555279935                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker   1283453750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker    182086502                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst   7365560030                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data  12612233640                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher  27154581488                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 11074086602769                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus0.data 588090248750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus1.data     48415750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus2.data     59112500                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus3.data    102834750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     43354.09                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     39855.42                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     24503.22                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     31111.74                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     42765.09                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     39762.43                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     31499.93                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     36992.01                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     43466.75                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     41938.84                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     31759.68                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     36143.08                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     42846.06                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     41075.23                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     31131.91                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     31589.18                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     51594.08                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks   6942130.52                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus0.data 227501063.35                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus1.data  24207875.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus2.data  29556250.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus3.data  51417375.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker       990720                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker       158144                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst     33393600                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data     56159712                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker      1089920                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker       269056                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst     11265344                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data      4564928                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker       681472                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker       187584                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst      7106304                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data      4524176                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker      1917120                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker       283712                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst     15141888                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data     25551840                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher     33683968                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total     196969488                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst     33393600                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst     11265344                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst      7106304                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst     15141888                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total     66907136                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks    102092800                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data        20676                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total    102113512                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker        15480                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker         2471                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst       521775                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data       877499                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker        17030                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker         4204                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst       176021                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data        71334                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker        10648                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker         2931                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst       111036                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data        70699                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker        29955                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker         4433                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst       236592                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data       399258                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher       526312                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total        3077678                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks      1595200                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data         2585                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total       1597791                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      2059160                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker       328694                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst     69406860                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data    116725039                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker      2265342                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker       559219                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst     23414431                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data      9487965                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker      1416404                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       389884                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst     14770083                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data      9403264                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker      3984634                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker       589681                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst     31471626                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data     53108170                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher     70010375                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total        409390832                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst     69406860                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst     23414431                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst     14770083                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst     31471626                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total    139063001                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks    212194573                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data        42974                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data           25                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data           25                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data           25                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total       212237622                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks    212194573                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      2059160                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker       328694                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst     69406860                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data    116768013                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker      2265342                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker       559219                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst     23414431                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data      9487990                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker      1416404                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       389884                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst     14770083                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data      9403289                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker      3984634                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker       589681                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst     31471626                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data     53108195                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher     70010375                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total       621628454                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts             3074738                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts            1592760                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0       523174                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1       138846                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2       185408                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3       161110                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4       158065                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5       163252                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6       199930                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7       173874                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8       191428                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9       149403                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10       166145                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11       166196                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12       180083                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13       174395                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14       186546                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15       156883                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0       100305                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1       100238                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2       101543                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3        99307                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4        99682                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5        98830                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6        98779                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7        98151                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8        99674                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9        99057                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10       100007                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11        99442                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12        99329                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13        98489                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14       101058                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15        98869                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat            47548261055                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat          15373690000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat      105199598555                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               15464.17                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          34214.17                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits            2371467                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits           1283086                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           77.13                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          80.56                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples      1012945                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   294.902361                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean   162.080860                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   345.228003                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127       452245     44.65%     44.65% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255       236154     23.31%     67.96% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383        70763      6.99%     74.95% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511        34753      3.43%     78.38% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639        24337      2.40%     80.78% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767        17120      1.69%     82.47% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895        17340      1.71%     84.18% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023        19033      1.88%     86.06% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151       141200     13.94%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total      1012945                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead            196783232                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten         101936640                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW             409.003709                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW             211.870002                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   4.85                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               3.20                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              1.66                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              78.30                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy     3599002680                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy     1912915290                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy   12164125260                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy   4159478700                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 37979834880.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy  84258000210                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 113799136320                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 257872493340                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   535.974560                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 294697430758                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF  16065920000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT 170364882992                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy     3633424620                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy     1931210985                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy    9789504060                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy   4154728500                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 37979834880.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy  76043122590                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 120716928000                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 254248753635                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   528.442805                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 312989282021                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF  16065920000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT 152073031729                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq              381080                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp            2321372                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq              22620                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp             22620                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty      1581699                       # Transaction distribution (Count)
testsys.membus.transDist::WriteClean            13501                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict           736085                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq           102719                       # Transaction distribution (Count)
testsys.membus.transDist::SCUpgradeReq             48                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq            777214                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp           776589                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq        1940292                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq        474930                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      9087768                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68658                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port          116                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        11834                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total      9168392                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                9168392                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port    299083000                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68868                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port         3316                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        23668                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total    299178884                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total               299178884                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                           37848                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples           3716537                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                 3716537    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total             3716537                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy        13879845635                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy           72533739                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer10.occupancy             10500                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer10.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy          11330842                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer2.occupancy              76920                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer2.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer6.occupancy               6000                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer6.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy       16304585400                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests       5631200                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests      3157313                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.inst          576                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.data           28                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.inst          896                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.inst          896                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.inst          896                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::total         3316                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus0.inst          576                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus1.inst          896                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus2.inst          896                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus3.inst          896                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::total         3264                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.inst            9                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.data            4                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.inst           14                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.inst           14                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.inst           14                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::total           58                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.inst         1197                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.data           58                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.inst         1862                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.data           17                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.inst         1862                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.data           17                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.inst         1862                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.data           17                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::total           6892                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus0.inst         1197                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus1.inst         1862                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus2.inst         1862                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus3.inst         1862                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::total         6784                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.inst         1197                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.data           58                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.inst         1862                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.data           17                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.inst         1862                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.data           17                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.inst         1862                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.data           17                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::total          6892                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 481128233750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    8437                       # number of quiesce instructions executed (Count)
testsys.cpu_cluster.cpus0.idleCycles        305272401                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus0.tickCycles        155578687                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus1.idleCycles         72830595                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus1.tickCycles         30189394                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus2.idleCycles         53986916                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus2.tickCycles         46141238                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus3.idleCycles        203613485                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus3.tickCycles         72440980                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
