Running: /home/afr/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/afr/WS16-17/hwprak/versuch1/xilinxproject-versuch1/full_adder_simbox_isim_beh.exe -prj /home/afr/WS16-17/hwprak/versuch1/xilinxproject-versuch1/full_adder_simbox_beh.prj work.full_adder_simbox 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/afr/WS16-17/hwprak/versuch1/xilinxproject-versuch1/full_adder.vhd" into library work
Parsing VHDL file "/home/afr/WS16-17/hwprak/versuch1/xilinxproject-versuch1/full_adder_simbox.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95064 KB
Fuse CPU Usage: 1140 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity full_adder_simbox
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/afr/WS16-17/hwprak/versuch1/xilinxproject-versuch1/full_adder_simbox_isim_beh.exe
Fuse Memory Usage: 660772 KB
Fuse CPU Usage: 1170 ms
GCC CPU Usage: 200 ms
