<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c.html">Component : ALT_ECC_OTG1_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf56401613f5b4387f996a2529331dac8"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga42910cdf4cd840d94bfc4a4378809dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga42910cdf4cd840d94bfc4a4378809dbc">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga42910cdf4cd840d94bfc4a4378809dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb23f506a05eec130eee075e358944c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga9eb23f506a05eec130eee075e358944c">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9eb23f506a05eec130eee075e358944c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad960f51b2477e6c7760ea4f66f28b4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad960f51b2477e6c7760ea4f66f28b4a0">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gad960f51b2477e6c7760ea4f66f28b4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c353fa4986b6c4258a4f3b3add94c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad5c353fa4986b6c4258a4f3b3add94c6">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gad5c353fa4986b6c4258a4f3b3add94c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00327147219987bbc9a22ef14dc6b90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga00327147219987bbc9a22ef14dc6b90e">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga00327147219987bbc9a22ef14dc6b90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce35ecd593398e06b379f11a111c8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga4ce35ecd593398e06b379f11a111c8c8">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4ce35ecd593398e06b379f11a111c8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340b8497d12f6749ab64363695e9f268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga340b8497d12f6749ab64363695e9f268">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga340b8497d12f6749ab64363695e9f268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d8e21ea3117d7e0bfdb6f4b370caaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gae7d8e21ea3117d7e0bfdb6f4b370caaf">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:gae7d8e21ea3117d7e0bfdb6f4b370caaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp18830c3a9b45404e5bb00ceff85f69f4"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga81f25375c8eeef90145924efa64da917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga81f25375c8eeef90145924efa64da917">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga81f25375c8eeef90145924efa64da917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fb2508b5d6dbd0449c0412c1b890ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga03fb2508b5d6dbd0449c0412c1b890ef">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga03fb2508b5d6dbd0449c0412c1b890ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244d17fcec0d3bdbb9d6632c70975d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga244d17fcec0d3bdbb9d6632c70975d56">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga244d17fcec0d3bdbb9d6632c70975d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a43c69a8789b66fda838ead7ee3bd22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga2a43c69a8789b66fda838ead7ee3bd22">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga2a43c69a8789b66fda838ead7ee3bd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7439e2d2cb30b6aa6106353c691fbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf7439e2d2cb30b6aa6106353c691fbb6">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gaf7439e2d2cb30b6aa6106353c691fbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fdca07b8a7a90951ed7cb7c5604c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf3fdca07b8a7a90951ed7cb7c5604c0f">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf3fdca07b8a7a90951ed7cb7c5604c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac1e431137700153f42361e562c6dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga0ac1e431137700153f42361e562c6dd1">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga0ac1e431137700153f42361e562c6dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133a9e0ca93cb562c20a982f44169c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga133a9e0ca93cb562c20a982f44169c82">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga133a9e0ca93cb562c20a982f44169c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp782a1ea62c900c39c6f995a1b1bc4aab"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5eec95140e163a0a8e6f626cbbd4ddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5eec95140e163a0a8e6f626cbbd4ddf2">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga5eec95140e163a0a8e6f626cbbd4ddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2e6cedd4740677c3d1cf538375c35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga3f2e6cedd4740677c3d1cf538375c35d">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga3f2e6cedd4740677c3d1cf538375c35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915f9abcd23b34973f48730cc8631a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga915f9abcd23b34973f48730cc8631a3e">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga915f9abcd23b34973f48730cc8631a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84487a533f98481cd74704e213adb396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga84487a533f98481cd74704e213adb396">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga84487a533f98481cd74704e213adb396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702781369242abd82977cea78f054c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga702781369242abd82977cea78f054c50">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga702781369242abd82977cea78f054c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33ed0a1942281932d3815a9638dc42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf33ed0a1942281932d3815a9638dc42e">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf33ed0a1942281932d3815a9638dc42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ca523eb2238b9adbb6b61ecbae74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaa99ca523eb2238b9adbb6b61ecbae74f">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaa99ca523eb2238b9adbb6b61ecbae74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5065bff3e4dc274e2c676e1b167a4241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga5065bff3e4dc274e2c676e1b167a4241">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga5065bff3e4dc274e2c676e1b167a4241"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp91ee108bc02e9b728083dae6ef2cba83"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga69cbece7e7e07bccaff60d3830985284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga69cbece7e7e07bccaff60d3830985284">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga69cbece7e7e07bccaff60d3830985284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465d339be516cfec2c1ef2979cab6756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga465d339be516cfec2c1ef2979cab6756">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga465d339be516cfec2c1ef2979cab6756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20acd091194d54f43c4a58e429da0032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga20acd091194d54f43c4a58e429da0032">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga20acd091194d54f43c4a58e429da0032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078a71bc52173e438845529555ca6443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga078a71bc52173e438845529555ca6443">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga078a71bc52173e438845529555ca6443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39261f4755058780c53af761ca577a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad39261f4755058780c53af761ca577a0">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gad39261f4755058780c53af761ca577a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8af146ab12897b5dd4d8eadd1c6970b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gad8af146ab12897b5dd4d8eadd1c6970b">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad8af146ab12897b5dd4d8eadd1c6970b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb71103533a5cb8b5e5f9de8bc16d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaecb71103533a5cb8b5e5f9de8bc16d54">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaecb71103533a5cb8b5e5f9de8bc16d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9364a84b501e7c6d894110cbf3b6b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaf9364a84b501e7c6d894110cbf3b6b0f">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gaf9364a84b501e7c6d894110cbf3b6b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga105472504eb9c8a1fdbc4d1ce81b962e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga105472504eb9c8a1fdbc4d1ce81b962e">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga105472504eb9c8a1fdbc4d1ce81b962e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea900c23531290c3d9db7690e2f649f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#gaea900c23531290c3d9db7690e2f649f7">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:gaea900c23531290c3d9db7690e2f649f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga16eeb66477c3efd54b12b8253017fa73"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga16eeb66477c3efd54b12b8253017fa73">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_t</a></td></tr>
<tr class="separator:ga16eeb66477c3efd54b12b8253017fa73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac37ca334528b58149e444b6f3a1530d8"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4911de4feae6bd3b080fe9c298d14350"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c4e39f41c535c562f091d1c8decf1dc"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab60d6326020e7390c7b5198bfaf5b1d7"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8d03ae2aacdb3547c7687d15ca269687"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a162320fec5d40e6051aed5d712e571fe"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a212a38bb3c8f10d272f49bdcbf528f47"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeec7e28154b81b8c6346af5f2200af8f"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga42910cdf4cd840d94bfc4a4378809dbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9eb23f506a05eec130eee075e358944c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad960f51b2477e6c7760ea4f66f28b4a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5c353fa4986b6c4258a4f3b3add94c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga00327147219987bbc9a22ef14dc6b90e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4ce35ecd593398e06b379f11a111c8c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga340b8497d12f6749ab64363695e9f268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae7d8e21ea3117d7e0bfdb6f4b370caaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga81f25375c8eeef90145924efa64da917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga03fb2508b5d6dbd0449c0412c1b890ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga244d17fcec0d3bdbb9d6632c70975d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a43c69a8789b66fda838ead7ee3bd22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf7439e2d2cb30b6aa6106353c691fbb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf3fdca07b8a7a90951ed7cb7c5604c0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ac1e431137700153f42361e562c6dd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga133a9e0ca93cb562c20a982f44169c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5eec95140e163a0a8e6f626cbbd4ddf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f2e6cedd4740677c3d1cf538375c35d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga915f9abcd23b34973f48730cc8631a3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84487a533f98481cd74704e213adb396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga702781369242abd82977cea78f054c50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf33ed0a1942281932d3815a9638dc42e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa99ca523eb2238b9adbb6b61ecbae74f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5065bff3e4dc274e2c676e1b167a4241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga69cbece7e7e07bccaff60d3830985284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga465d339be516cfec2c1ef2979cab6756"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20acd091194d54f43c4a58e429da0032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga078a71bc52173e438845529555ca6443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad39261f4755058780c53af761ca577a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad8af146ab12897b5dd4d8eadd1c6970b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecb71103533a5cb8b5e5f9de8bc16d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf9364a84b501e7c6d894110cbf3b6b0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_ECC_WDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga105472504eb9c8a1fdbc4d1ce81b962e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="gaea900c23531290c3d9db7690e2f649f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_OFST&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga16eeb66477c3efd54b12b8253017fa73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html#ga16eeb66477c3efd54b12b8253017fa73">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
