;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* EZI2C */
EZI2C_SCB__CTRL EQU CYREG_SCB0_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB0_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x100
EZI2C_SCB_IRQ__INTC_NUMBER EQU 8
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
EZI2C_SCBCLK__DIV_ID EQU 0x00000042
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__0__PORT EQU 4
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_scl__PORT EQU 4
EZI2C_scl__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_scl__SHIFT EQU 0
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__0__PORT EQU 4
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT4_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT4_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
EZI2C_sda__PORT EQU 4
EZI2C_sda__PS EQU CYREG_GPIO_PRT4_PS
EZI2C_sda__SHIFT EQU 1

/* CapSense */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD0_CONFIG
CapSense_CSD__CSD_COUNTER EQU CYREG_CSD0_COUNTER
CapSense_CSD__CSD_ID EQU CYREG_CSD0_ID
CapSense_CSD__CSD_INTR EQU CYREG_CSD0_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_PWM EQU CYREG_CSD0_PWM
CapSense_CSD__CSD_STATUS EQU CYREG_CSD0_STATUS
CapSense_IDACComp_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDACComp_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x20000
CapSense_ISR__INTC_NUMBER EQU 17
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__0__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__0__HSIOM_SHIFT EQU 20
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__0__MASK EQU 0x20
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__0__PORT EQU 3
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__0__SHIFT EQU 5
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__1__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__1__HSIOM_SHIFT EQU 24
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__1__MASK EQU 0x40
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__1__PORT EQU 3
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__1__SHIFT EQU 6
CapSense_Sns__10__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__10__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__10__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__10__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__10__HSIOM_SHIFT EQU 8
CapSense_Sns__10__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__10__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__10__MASK EQU 0x04
CapSense_Sns__10__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__10__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__10__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__10__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__10__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__10__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__10__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__10__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__10__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__10__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__10__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__10__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__10__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__10__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__10__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__10__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__10__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__10__PORT EQU 0
CapSense_Sns__10__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__10__SHIFT EQU 2
CapSense_Sns__11__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__11__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__11__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__11__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__11__HSIOM_SHIFT EQU 16
CapSense_Sns__11__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__11__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__11__MASK EQU 0x10
CapSense_Sns__11__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__11__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__11__PORT EQU 4
CapSense_Sns__11__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__11__SHIFT EQU 4
CapSense_Sns__12__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__12__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__12__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__12__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__12__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__12__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__12__HSIOM_SHIFT EQU 4
CapSense_Sns__12__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__12__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__12__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__12__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__12__MASK EQU 0x02
CapSense_Sns__12__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__12__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__12__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__12__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__12__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__12__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__12__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__12__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__12__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__12__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__12__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__12__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__12__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__12__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__12__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__12__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__12__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__12__PORT EQU 0
CapSense_Sns__12__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__12__SHIFT EQU 1
CapSense_Sns__13__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__13__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__13__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__13__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__13__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__13__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__13__HSIOM_SHIFT EQU 20
CapSense_Sns__13__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__13__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__13__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__13__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__13__MASK EQU 0x20
CapSense_Sns__13__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__13__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__13__PORT EQU 4
CapSense_Sns__13__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__13__SHIFT EQU 5
CapSense_Sns__14__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__14__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__14__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__14__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__14__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__14__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__14__HSIOM_SHIFT EQU 0
CapSense_Sns__14__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__14__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__14__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__14__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__14__MASK EQU 0x01
CapSense_Sns__14__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__14__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__14__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__14__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__14__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__14__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__14__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__14__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__14__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__14__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__14__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__14__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__14__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__14__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__14__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__14__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__14__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__14__PORT EQU 0
CapSense_Sns__14__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__14__SHIFT EQU 0
CapSense_Sns__15__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__15__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__15__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__15__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__15__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Sns__15__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__15__HSIOM_SHIFT EQU 24
CapSense_Sns__15__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__15__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__15__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__15__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__15__MASK EQU 0x40
CapSense_Sns__15__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__15__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__15__PORT EQU 4
CapSense_Sns__15__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__15__SHIFT EQU 6
CapSense_Sns__16__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__16__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__16__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__16__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__16__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__16__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__16__HSIOM_SHIFT EQU 12
CapSense_Sns__16__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__16__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__16__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__16__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__16__MASK EQU 0x08
CapSense_Sns__16__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__16__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__16__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__16__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__16__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__16__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__16__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__16__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__16__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__16__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__16__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__16__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__16__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__16__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__16__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__16__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__16__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__16__PORT EQU 1
CapSense_Sns__16__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__16__SHIFT EQU 3
CapSense_Sns__17__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__17__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__17__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__17__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__17__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__17__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__17__HSIOM_SHIFT EQU 16
CapSense_Sns__17__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__17__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__17__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__17__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__17__MASK EQU 0x10
CapSense_Sns__17__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__17__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__17__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__17__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__17__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__17__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__17__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__17__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__17__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__17__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__17__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__17__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__17__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__17__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__17__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__17__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__17__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__17__PORT EQU 1
CapSense_Sns__17__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__17__SHIFT EQU 4
CapSense_Sns__18__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__18__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__18__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__18__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__18__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__18__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__18__HSIOM_SHIFT EQU 8
CapSense_Sns__18__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__18__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__18__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__18__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__18__MASK EQU 0x04
CapSense_Sns__18__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__18__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__18__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__18__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__18__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__18__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__18__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__18__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__18__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__18__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__18__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__18__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__18__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__18__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__18__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__18__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__18__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__18__PORT EQU 1
CapSense_Sns__18__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__18__SHIFT EQU 2
CapSense_Sns__19__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__19__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__19__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__19__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__19__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__19__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__19__HSIOM_SHIFT EQU 20
CapSense_Sns__19__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__19__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__19__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__19__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__19__MASK EQU 0x20
CapSense_Sns__19__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__19__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__19__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__19__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__19__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__19__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__19__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__19__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__19__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__19__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__19__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__19__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__19__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__19__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__19__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__19__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__19__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__19__PORT EQU 1
CapSense_Sns__19__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__19__SHIFT EQU 5
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__2__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__2__HSIOM_SHIFT EQU 16
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__2__MASK EQU 0x10
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__2__PORT EQU 3
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__2__SHIFT EQU 4
CapSense_Sns__20__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__20__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__20__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__20__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__20__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__20__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__20__HSIOM_SHIFT EQU 4
CapSense_Sns__20__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__20__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__20__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__20__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__20__MASK EQU 0x02
CapSense_Sns__20__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__20__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__20__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__20__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__20__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__20__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__20__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__20__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__20__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__20__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__20__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__20__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__20__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__20__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__20__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__20__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__20__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__20__PORT EQU 1
CapSense_Sns__20__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__20__SHIFT EQU 1
CapSense_Sns__21__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__21__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__21__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__21__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__21__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__21__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__21__HSIOM_SHIFT EQU 0
CapSense_Sns__21__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__21__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__21__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__21__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__21__MASK EQU 0x01
CapSense_Sns__21__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__21__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__21__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__21__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__21__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__21__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__21__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__21__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__21__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__21__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__21__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__21__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__21__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__21__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__21__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__21__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__21__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__21__PORT EQU 2
CapSense_Sns__21__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__21__SHIFT EQU 0
CapSense_Sns__22__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__22__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__22__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__22__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__22__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__22__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__22__HSIOM_SHIFT EQU 0
CapSense_Sns__22__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__22__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__22__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__22__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__22__MASK EQU 0x01
CapSense_Sns__22__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__22__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__22__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__22__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__22__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__22__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__22__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__22__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__22__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__22__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__22__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__22__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__22__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__22__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__22__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__22__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__22__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__22__PORT EQU 1
CapSense_Sns__22__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__22__SHIFT EQU 0
CapSense_Sns__23__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__23__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__23__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__23__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__23__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__23__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__23__HSIOM_SHIFT EQU 16
CapSense_Sns__23__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__23__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__23__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__23__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__23__MASK EQU 0x10
CapSense_Sns__23__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__23__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__23__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__23__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__23__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__23__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__23__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__23__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__23__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__23__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__23__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__23__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__23__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__23__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__23__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__23__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__23__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__23__PORT EQU 2
CapSense_Sns__23__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__23__SHIFT EQU 4
CapSense_Sns__24__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__24__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__24__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__24__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__24__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__24__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__24__HSIOM_SHIFT EQU 20
CapSense_Sns__24__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__24__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__24__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__24__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__24__MASK EQU 0x20
CapSense_Sns__24__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__24__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__24__PORT EQU 6
CapSense_Sns__24__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__24__SHIFT EQU 5
CapSense_Sns__25__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__25__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__25__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__25__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__25__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__25__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__25__HSIOM_SHIFT EQU 20
CapSense_Sns__25__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__25__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__25__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__25__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__25__MASK EQU 0x20
CapSense_Sns__25__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__25__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__25__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__25__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__25__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__25__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__25__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__25__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__25__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__25__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__25__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__25__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__25__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__25__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__25__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__25__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__25__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__25__PORT EQU 2
CapSense_Sns__25__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__25__SHIFT EQU 5
CapSense_Sns__26__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__26__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__26__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__26__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__26__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__26__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__26__HSIOM_SHIFT EQU 16
CapSense_Sns__26__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__26__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__26__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__26__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__26__MASK EQU 0x10
CapSense_Sns__26__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__26__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__26__PORT EQU 6
CapSense_Sns__26__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__26__SHIFT EQU 4
CapSense_Sns__27__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__27__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__27__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__27__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__27__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__27__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__27__HSIOM_SHIFT EQU 24
CapSense_Sns__27__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__27__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__27__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__27__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__27__MASK EQU 0x40
CapSense_Sns__27__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__27__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__27__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__27__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__27__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__27__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__27__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__27__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__27__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__27__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__27__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__27__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__27__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__27__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__27__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__27__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__27__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__27__PORT EQU 2
CapSense_Sns__27__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__27__SHIFT EQU 6
CapSense_Sns__28__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__28__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__28__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__28__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__28__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__28__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__28__HSIOM_SHIFT EQU 8
CapSense_Sns__28__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__28__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__28__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__28__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__28__MASK EQU 0x04
CapSense_Sns__28__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__28__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__28__PORT EQU 6
CapSense_Sns__28__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__28__SHIFT EQU 2
CapSense_Sns__29__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__29__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__29__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__29__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__29__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__29__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__29__HSIOM_SHIFT EQU 28
CapSense_Sns__29__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__29__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__29__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__29__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__29__MASK EQU 0x80
CapSense_Sns__29__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__29__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__29__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__29__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__29__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__29__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__29__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__29__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__29__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__29__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__29__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__29__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__29__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__29__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__29__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__29__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__29__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__29__PORT EQU 2
CapSense_Sns__29__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__29__SHIFT EQU 7
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__3__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__3__HSIOM_SHIFT EQU 28
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__3__MASK EQU 0x80
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__3__PORT EQU 3
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__3__SHIFT EQU 7
CapSense_Sns__30__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__30__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__30__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__30__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__30__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__30__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__30__HSIOM_SHIFT EQU 4
CapSense_Sns__30__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__30__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__30__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__30__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__30__MASK EQU 0x02
CapSense_Sns__30__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__30__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__30__PORT EQU 6
CapSense_Sns__30__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__30__SHIFT EQU 1
CapSense_Sns__31__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__31__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__31__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__31__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__31__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_Sns__31__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__31__HSIOM_SHIFT EQU 0
CapSense_Sns__31__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__31__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__31__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__31__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__31__MASK EQU 0x01
CapSense_Sns__31__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__31__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__31__PORT EQU 6
CapSense_Sns__31__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__31__SHIFT EQU 0
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__4__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__4__HSIOM_SHIFT EQU 4
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__4__MASK EQU 0x02
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__4__PORT EQU 3
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__4__SHIFT EQU 1
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__5__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__5__HSIOM_SHIFT EQU 12
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__5__MASK EQU 0x08
CapSense_Sns__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__5__PORT EQU 2
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__5__SHIFT EQU 3
CapSense_Sns__6__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__6__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__6__HSIOM_SHIFT EQU 0
CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__6__MASK EQU 0x01
CapSense_Sns__6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__6__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__6__PORT EQU 3
CapSense_Sns__6__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__6__SHIFT EQU 0
CapSense_Sns__7__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__7__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__7__HSIOM_SHIFT EQU 8
CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__7__MASK EQU 0x04
CapSense_Sns__7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__7__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__7__PORT EQU 2
CapSense_Sns__7__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__7__SHIFT EQU 2
CapSense_Sns__8__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__8__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__8__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__8__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__8__HSIOM_SHIFT EQU 12
CapSense_Sns__8__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__8__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__8__MASK EQU 0x08
CapSense_Sns__8__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__8__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__8__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__8__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__8__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__8__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__8__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__8__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__8__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__8__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__8__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__8__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__8__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__8__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__8__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__8__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__8__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__8__PORT EQU 0
CapSense_Sns__8__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__8__SHIFT EQU 3
CapSense_Sns__9__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__9__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__9__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__9__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__9__HSIOM_SHIFT EQU 4
CapSense_Sns__9__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__9__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__9__MASK EQU 0x02
CapSense_Sns__9__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__9__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__9__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__9__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__9__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__9__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__9__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__9__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__9__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__9__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__9__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__9__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__9__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__9__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__9__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__9__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__9__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__9__PORT EQU 2
CapSense_Sns__9__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__9__SHIFT EQU 1
CapSense_Sns__Slider_Sns0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Slider_Sns0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Slider_Sns0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Slider_Sns0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Slider_Sns0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns0__MASK EQU 0x20
CapSense_Sns__Slider_Sns0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Slider_Sns0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Slider_Sns0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Slider_Sns0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Slider_Sns0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Slider_Sns0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Slider_Sns0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Slider_Sns0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Slider_Sns0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Slider_Sns0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Slider_Sns0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Slider_Sns0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Slider_Sns0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Slider_Sns0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Slider_Sns0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Slider_Sns0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Slider_Sns0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Slider_Sns0__PORT EQU 3
CapSense_Sns__Slider_Sns0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Slider_Sns0__SHIFT EQU 5
CapSense_Sns__Slider_Sns1__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Slider_Sns1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Slider_Sns1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Slider_Sns1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Slider_Sns1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns1__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns1__MASK EQU 0x40
CapSense_Sns__Slider_Sns1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Slider_Sns1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Slider_Sns1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Slider_Sns1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Slider_Sns1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Slider_Sns1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Slider_Sns1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Slider_Sns1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Slider_Sns1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Slider_Sns1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Slider_Sns1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Slider_Sns1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Slider_Sns1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Slider_Sns1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Slider_Sns1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Slider_Sns1__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Slider_Sns1__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Slider_Sns1__PORT EQU 3
CapSense_Sns__Slider_Sns1__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Slider_Sns1__SHIFT EQU 6
CapSense_Sns__Slider_Sns10__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Slider_Sns10__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Slider_Sns10__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Slider_Sns10__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Slider_Sns10__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns10__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns10__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns10__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns10__MASK EQU 0x04
CapSense_Sns__Slider_Sns10__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Slider_Sns10__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Slider_Sns10__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Slider_Sns10__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Slider_Sns10__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Slider_Sns10__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Slider_Sns10__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Slider_Sns10__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Slider_Sns10__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Slider_Sns10__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Slider_Sns10__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Slider_Sns10__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Slider_Sns10__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Slider_Sns10__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Slider_Sns10__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Slider_Sns10__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Slider_Sns10__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Slider_Sns10__PORT EQU 0
CapSense_Sns__Slider_Sns10__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Slider_Sns10__SHIFT EQU 2
CapSense_Sns__Slider_Sns11__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__Slider_Sns11__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__Slider_Sns11__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__Slider_Sns11__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__Slider_Sns11__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Slider_Sns11__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Slider_Sns11__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Slider_Sns11__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Slider_Sns11__MASK EQU 0x10
CapSense_Sns__Slider_Sns11__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__Slider_Sns11__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__Slider_Sns11__PORT EQU 4
CapSense_Sns__Slider_Sns11__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__Slider_Sns11__SHIFT EQU 4
CapSense_Sns__Slider_Sns12__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Slider_Sns12__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Slider_Sns12__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Slider_Sns12__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Slider_Sns12__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns12__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns12__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns12__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns12__MASK EQU 0x02
CapSense_Sns__Slider_Sns12__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Slider_Sns12__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Slider_Sns12__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Slider_Sns12__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Slider_Sns12__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Slider_Sns12__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Slider_Sns12__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Slider_Sns12__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Slider_Sns12__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Slider_Sns12__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Slider_Sns12__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Slider_Sns12__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Slider_Sns12__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Slider_Sns12__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Slider_Sns12__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Slider_Sns12__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Slider_Sns12__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Slider_Sns12__PORT EQU 0
CapSense_Sns__Slider_Sns12__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Slider_Sns12__SHIFT EQU 1
CapSense_Sns__Slider_Sns13__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__Slider_Sns13__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__Slider_Sns13__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__Slider_Sns13__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__Slider_Sns13__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Slider_Sns13__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Slider_Sns13__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Slider_Sns13__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Slider_Sns13__MASK EQU 0x20
CapSense_Sns__Slider_Sns13__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__Slider_Sns13__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__Slider_Sns13__PORT EQU 4
CapSense_Sns__Slider_Sns13__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__Slider_Sns13__SHIFT EQU 5
CapSense_Sns__Slider_Sns14__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Slider_Sns14__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Slider_Sns14__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Slider_Sns14__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Slider_Sns14__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns14__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns14__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns14__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns14__MASK EQU 0x01
CapSense_Sns__Slider_Sns14__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Slider_Sns14__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Slider_Sns14__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Slider_Sns14__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Slider_Sns14__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Slider_Sns14__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Slider_Sns14__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Slider_Sns14__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Slider_Sns14__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Slider_Sns14__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Slider_Sns14__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Slider_Sns14__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Slider_Sns14__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Slider_Sns14__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Slider_Sns14__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Slider_Sns14__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Slider_Sns14__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Slider_Sns14__PORT EQU 0
CapSense_Sns__Slider_Sns14__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Slider_Sns14__SHIFT EQU 0
CapSense_Sns__Slider_Sns15__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Sns__Slider_Sns15__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Sns__Slider_Sns15__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Sns__Slider_Sns15__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Sns__Slider_Sns15__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Slider_Sns15__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Slider_Sns15__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Sns__Slider_Sns15__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Sns__Slider_Sns15__MASK EQU 0x40
CapSense_Sns__Slider_Sns15__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Sns__Slider_Sns15__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Sns__Slider_Sns15__PORT EQU 4
CapSense_Sns__Slider_Sns15__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Sns__Slider_Sns15__SHIFT EQU 6
CapSense_Sns__Slider_Sns16__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Slider_Sns16__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Slider_Sns16__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Slider_Sns16__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Slider_Sns16__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns16__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns16__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns16__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns16__MASK EQU 0x08
CapSense_Sns__Slider_Sns16__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Slider_Sns16__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Slider_Sns16__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Slider_Sns16__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Slider_Sns16__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Slider_Sns16__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Slider_Sns16__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Slider_Sns16__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Slider_Sns16__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Slider_Sns16__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Slider_Sns16__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Slider_Sns16__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Slider_Sns16__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Slider_Sns16__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Slider_Sns16__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Slider_Sns16__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Slider_Sns16__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Slider_Sns16__PORT EQU 1
CapSense_Sns__Slider_Sns16__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Slider_Sns16__SHIFT EQU 3
CapSense_Sns__Slider_Sns17__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Slider_Sns17__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Slider_Sns17__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Slider_Sns17__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Slider_Sns17__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns17__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns17__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns17__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns17__MASK EQU 0x10
CapSense_Sns__Slider_Sns17__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Slider_Sns17__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Slider_Sns17__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Slider_Sns17__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Slider_Sns17__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Slider_Sns17__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Slider_Sns17__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Slider_Sns17__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Slider_Sns17__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Slider_Sns17__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Slider_Sns17__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Slider_Sns17__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Slider_Sns17__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Slider_Sns17__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Slider_Sns17__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Slider_Sns17__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Slider_Sns17__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Slider_Sns17__PORT EQU 1
CapSense_Sns__Slider_Sns17__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Slider_Sns17__SHIFT EQU 4
CapSense_Sns__Slider_Sns18__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Slider_Sns18__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Slider_Sns18__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Slider_Sns18__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Slider_Sns18__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns18__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns18__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns18__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns18__MASK EQU 0x04
CapSense_Sns__Slider_Sns18__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Slider_Sns18__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Slider_Sns18__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Slider_Sns18__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Slider_Sns18__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Slider_Sns18__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Slider_Sns18__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Slider_Sns18__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Slider_Sns18__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Slider_Sns18__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Slider_Sns18__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Slider_Sns18__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Slider_Sns18__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Slider_Sns18__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Slider_Sns18__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Slider_Sns18__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Slider_Sns18__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Slider_Sns18__PORT EQU 1
CapSense_Sns__Slider_Sns18__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Slider_Sns18__SHIFT EQU 2
CapSense_Sns__Slider_Sns19__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Slider_Sns19__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Slider_Sns19__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Slider_Sns19__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Slider_Sns19__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns19__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns19__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns19__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns19__MASK EQU 0x20
CapSense_Sns__Slider_Sns19__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Slider_Sns19__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Slider_Sns19__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Slider_Sns19__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Slider_Sns19__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Slider_Sns19__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Slider_Sns19__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Slider_Sns19__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Slider_Sns19__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Slider_Sns19__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Slider_Sns19__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Slider_Sns19__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Slider_Sns19__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Slider_Sns19__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Slider_Sns19__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Slider_Sns19__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Slider_Sns19__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Slider_Sns19__PORT EQU 1
CapSense_Sns__Slider_Sns19__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Slider_Sns19__SHIFT EQU 5
CapSense_Sns__Slider_Sns2__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Slider_Sns2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Slider_Sns2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Slider_Sns2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Slider_Sns2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns2__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns2__MASK EQU 0x10
CapSense_Sns__Slider_Sns2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Slider_Sns2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Slider_Sns2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Slider_Sns2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Slider_Sns2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Slider_Sns2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Slider_Sns2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Slider_Sns2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Slider_Sns2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Slider_Sns2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Slider_Sns2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Slider_Sns2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Slider_Sns2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Slider_Sns2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Slider_Sns2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Slider_Sns2__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Slider_Sns2__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Slider_Sns2__PORT EQU 3
CapSense_Sns__Slider_Sns2__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Slider_Sns2__SHIFT EQU 4
CapSense_Sns__Slider_Sns20__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Slider_Sns20__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Slider_Sns20__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Slider_Sns20__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Slider_Sns20__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns20__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns20__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns20__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns20__MASK EQU 0x02
CapSense_Sns__Slider_Sns20__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Slider_Sns20__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Slider_Sns20__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Slider_Sns20__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Slider_Sns20__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Slider_Sns20__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Slider_Sns20__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Slider_Sns20__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Slider_Sns20__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Slider_Sns20__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Slider_Sns20__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Slider_Sns20__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Slider_Sns20__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Slider_Sns20__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Slider_Sns20__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Slider_Sns20__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Slider_Sns20__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Slider_Sns20__PORT EQU 1
CapSense_Sns__Slider_Sns20__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Slider_Sns20__SHIFT EQU 1
CapSense_Sns__Slider_Sns21__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns21__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns21__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns21__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns21__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns21__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns21__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns21__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns21__MASK EQU 0x01
CapSense_Sns__Slider_Sns21__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns21__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns21__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns21__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns21__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns21__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns21__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns21__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns21__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns21__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns21__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns21__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns21__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns21__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns21__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns21__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns21__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns21__PORT EQU 2
CapSense_Sns__Slider_Sns21__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns21__SHIFT EQU 0
CapSense_Sns__Slider_Sns22__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Slider_Sns22__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Slider_Sns22__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Slider_Sns22__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Slider_Sns22__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns22__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns22__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Slider_Sns22__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Slider_Sns22__MASK EQU 0x01
CapSense_Sns__Slider_Sns22__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Slider_Sns22__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Slider_Sns22__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Slider_Sns22__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Slider_Sns22__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Slider_Sns22__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Slider_Sns22__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Slider_Sns22__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Slider_Sns22__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Slider_Sns22__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Slider_Sns22__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Slider_Sns22__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Slider_Sns22__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Slider_Sns22__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Slider_Sns22__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Slider_Sns22__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Slider_Sns22__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Slider_Sns22__PORT EQU 1
CapSense_Sns__Slider_Sns22__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Slider_Sns22__SHIFT EQU 0
CapSense_Sns__Slider_Sns23__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns23__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns23__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns23__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns23__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns23__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns23__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns23__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns23__MASK EQU 0x10
CapSense_Sns__Slider_Sns23__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns23__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns23__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns23__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns23__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns23__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns23__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns23__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns23__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns23__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns23__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns23__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns23__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns23__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns23__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns23__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns23__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns23__PORT EQU 2
CapSense_Sns__Slider_Sns23__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns23__SHIFT EQU 4
CapSense_Sns__Slider_Sns24__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Slider_Sns24__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Slider_Sns24__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Slider_Sns24__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Slider_Sns24__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns24__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns24__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns24__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns24__MASK EQU 0x20
CapSense_Sns__Slider_Sns24__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Slider_Sns24__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Slider_Sns24__PORT EQU 6
CapSense_Sns__Slider_Sns24__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Slider_Sns24__SHIFT EQU 5
CapSense_Sns__Slider_Sns25__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns25__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns25__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns25__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns25__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns25__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns25__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns25__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns25__MASK EQU 0x20
CapSense_Sns__Slider_Sns25__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns25__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns25__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns25__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns25__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns25__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns25__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns25__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns25__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns25__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns25__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns25__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns25__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns25__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns25__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns25__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns25__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns25__PORT EQU 2
CapSense_Sns__Slider_Sns25__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns25__SHIFT EQU 5
CapSense_Sns__Slider_Sns26__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Slider_Sns26__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Slider_Sns26__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Slider_Sns26__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Slider_Sns26__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns26__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns26__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns26__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns26__MASK EQU 0x10
CapSense_Sns__Slider_Sns26__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Slider_Sns26__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Slider_Sns26__PORT EQU 6
CapSense_Sns__Slider_Sns26__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Slider_Sns26__SHIFT EQU 4
CapSense_Sns__Slider_Sns27__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns27__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns27__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns27__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns27__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns27__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns27__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns27__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns27__MASK EQU 0x40
CapSense_Sns__Slider_Sns27__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns27__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns27__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns27__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns27__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns27__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns27__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns27__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns27__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns27__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns27__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns27__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns27__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns27__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns27__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns27__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns27__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns27__PORT EQU 2
CapSense_Sns__Slider_Sns27__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns27__SHIFT EQU 6
CapSense_Sns__Slider_Sns28__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Slider_Sns28__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Slider_Sns28__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Slider_Sns28__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Slider_Sns28__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns28__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns28__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns28__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns28__MASK EQU 0x04
CapSense_Sns__Slider_Sns28__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Slider_Sns28__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Slider_Sns28__PORT EQU 6
CapSense_Sns__Slider_Sns28__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Slider_Sns28__SHIFT EQU 2
CapSense_Sns__Slider_Sns29__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns29__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns29__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns29__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns29__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns29__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns29__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns29__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns29__MASK EQU 0x80
CapSense_Sns__Slider_Sns29__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns29__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns29__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns29__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns29__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns29__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns29__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns29__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns29__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns29__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns29__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns29__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns29__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns29__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns29__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns29__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns29__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns29__PORT EQU 2
CapSense_Sns__Slider_Sns29__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns29__SHIFT EQU 7
CapSense_Sns__Slider_Sns3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Slider_Sns3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Slider_Sns3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Slider_Sns3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Slider_Sns3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns3__MASK EQU 0x80
CapSense_Sns__Slider_Sns3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Slider_Sns3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Slider_Sns3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Slider_Sns3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Slider_Sns3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Slider_Sns3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Slider_Sns3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Slider_Sns3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Slider_Sns3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Slider_Sns3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Slider_Sns3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Slider_Sns3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Slider_Sns3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Slider_Sns3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Slider_Sns3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Slider_Sns3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Slider_Sns3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Slider_Sns3__PORT EQU 3
CapSense_Sns__Slider_Sns3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Slider_Sns3__SHIFT EQU 7
CapSense_Sns__Slider_Sns30__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Slider_Sns30__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Slider_Sns30__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Slider_Sns30__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Slider_Sns30__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns30__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns30__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns30__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns30__MASK EQU 0x02
CapSense_Sns__Slider_Sns30__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Slider_Sns30__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Slider_Sns30__PORT EQU 6
CapSense_Sns__Slider_Sns30__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Slider_Sns30__SHIFT EQU 1
CapSense_Sns__Slider_Sns31__DR EQU CYREG_GPIO_PRT6_DR
CapSense_Sns__Slider_Sns31__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_Sns__Slider_Sns31__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_Sns__Slider_Sns31__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_Sns__Slider_Sns31__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns31__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns31__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_Sns__Slider_Sns31__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_Sns__Slider_Sns31__MASK EQU 0x01
CapSense_Sns__Slider_Sns31__PC EQU CYREG_GPIO_PRT6_PC
CapSense_Sns__Slider_Sns31__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_Sns__Slider_Sns31__PORT EQU 6
CapSense_Sns__Slider_Sns31__PS EQU CYREG_GPIO_PRT6_PS
CapSense_Sns__Slider_Sns31__SHIFT EQU 0
CapSense_Sns__Slider_Sns4__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Slider_Sns4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Slider_Sns4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Slider_Sns4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Slider_Sns4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns4__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns4__MASK EQU 0x02
CapSense_Sns__Slider_Sns4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Slider_Sns4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Slider_Sns4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Slider_Sns4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Slider_Sns4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Slider_Sns4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Slider_Sns4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Slider_Sns4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Slider_Sns4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Slider_Sns4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Slider_Sns4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Slider_Sns4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Slider_Sns4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Slider_Sns4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Slider_Sns4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Slider_Sns4__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Slider_Sns4__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Slider_Sns4__PORT EQU 3
CapSense_Sns__Slider_Sns4__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Slider_Sns4__SHIFT EQU 1
CapSense_Sns__Slider_Sns5__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns5__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns5__MASK EQU 0x08
CapSense_Sns__Slider_Sns5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns5__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns5__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns5__PORT EQU 2
CapSense_Sns__Slider_Sns5__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns5__SHIFT EQU 3
CapSense_Sns__Slider_Sns6__DR EQU CYREG_GPIO_PRT3_DR
CapSense_Sns__Slider_Sns6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_Sns__Slider_Sns6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_Sns__Slider_Sns6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_Sns__Slider_Sns6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns6__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_Sns__Slider_Sns6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_Sns__Slider_Sns6__MASK EQU 0x01
CapSense_Sns__Slider_Sns6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__Slider_Sns6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__Slider_Sns6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__Slider_Sns6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__Slider_Sns6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__Slider_Sns6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__Slider_Sns6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__Slider_Sns6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__Slider_Sns6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__Slider_Sns6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__Slider_Sns6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__Slider_Sns6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__Slider_Sns6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__Slider_Sns6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__Slider_Sns6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__Slider_Sns6__PC EQU CYREG_GPIO_PRT3_PC
CapSense_Sns__Slider_Sns6__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_Sns__Slider_Sns6__PORT EQU 3
CapSense_Sns__Slider_Sns6__PS EQU CYREG_GPIO_PRT3_PS
CapSense_Sns__Slider_Sns6__SHIFT EQU 0
CapSense_Sns__Slider_Sns7__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns7__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns7__MASK EQU 0x04
CapSense_Sns__Slider_Sns7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns7__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns7__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns7__PORT EQU 2
CapSense_Sns__Slider_Sns7__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns7__SHIFT EQU 2
CapSense_Sns__Slider_Sns8__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Slider_Sns8__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Slider_Sns8__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Slider_Sns8__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Slider_Sns8__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns8__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns8__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Slider_Sns8__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Slider_Sns8__MASK EQU 0x08
CapSense_Sns__Slider_Sns8__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Slider_Sns8__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Slider_Sns8__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Slider_Sns8__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Slider_Sns8__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Slider_Sns8__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Slider_Sns8__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Slider_Sns8__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Slider_Sns8__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Slider_Sns8__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Slider_Sns8__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Slider_Sns8__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Slider_Sns8__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Slider_Sns8__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Slider_Sns8__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Slider_Sns8__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Slider_Sns8__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Slider_Sns8__PORT EQU 0
CapSense_Sns__Slider_Sns8__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Slider_Sns8__SHIFT EQU 3
CapSense_Sns__Slider_Sns9__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Slider_Sns9__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Slider_Sns9__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Slider_Sns9__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Slider_Sns9__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns9__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns9__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Slider_Sns9__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Slider_Sns9__MASK EQU 0x02
CapSense_Sns__Slider_Sns9__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Slider_Sns9__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Slider_Sns9__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Slider_Sns9__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Slider_Sns9__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Slider_Sns9__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Slider_Sns9__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Slider_Sns9__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Slider_Sns9__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Slider_Sns9__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Slider_Sns9__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Slider_Sns9__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Slider_Sns9__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Slider_Sns9__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Slider_Sns9__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Slider_Sns9__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Slider_Sns9__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Slider_Sns9__PORT EQU 2
CapSense_Sns__Slider_Sns9__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Slider_Sns9__SHIFT EQU 1
CapSense_SnsClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
CapSense_SnsClk__DIV_ID EQU 0x00000041
CapSense_SnsClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SnsClk__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO EQU 5
CYDEV_VDDIO_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
