<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › sn › shub_mmr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>shub_mmr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2001-2005 Silicon Graphics, Inc.  All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_IA64_SN_SHUB_MMR_H</span>
<span class="cp">#define _ASM_IA64_SN_SHUB_MMR_H</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                        Register &quot;SH_IPI_INT&quot;                         */</span>
<span class="cm">/*               SHub Inter-Processor Interrupt Registers               */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_IPI_INT			__IA64_UL_CONST(0x0000000110000380)</span>
<span class="cp">#define SH2_IPI_INT			__IA64_UL_CONST(0x0000000010000380)</span>

<span class="cm">/*   SH_IPI_INT_TYPE                                                    */</span>
<span class="cm">/*   Description:  Type of Interrupt: 0=INT, 2=PMI, 4=NMI, 5=INIT       */</span>
<span class="cp">#define SH_IPI_INT_TYPE_SHFT				0</span>
<span class="cp">#define SH_IPI_INT_TYPE_MASK		__IA64_UL_CONST(0x0000000000000007)</span>

<span class="cm">/*   SH_IPI_INT_AGT                                                     */</span>
<span class="cm">/*   Description:  Agent, must be 0 for SHub                            */</span>
<span class="cp">#define SH_IPI_INT_AGT_SHFT				3</span>
<span class="cp">#define SH_IPI_INT_AGT_MASK		__IA64_UL_CONST(0x0000000000000008)</span>

<span class="cm">/*   SH_IPI_INT_PID                                                     */</span>
<span class="cm">/*   Description:  Processor ID, same setting as on targeted McKinley  */</span>
<span class="cp">#define SH_IPI_INT_PID_SHFT                      	4</span>
<span class="cp">#define SH_IPI_INT_PID_MASK		__IA64_UL_CONST(0x00000000000ffff0)</span>

<span class="cm">/*   SH_IPI_INT_BASE                                                    */</span>
<span class="cm">/*   Description:  Optional interrupt vector area, 2MB aligned          */</span>
<span class="cp">#define SH_IPI_INT_BASE_SHFT				21</span>
<span class="cp">#define SH_IPI_INT_BASE_MASK 		__IA64_UL_CONST(0x0003ffffffe00000)</span>

<span class="cm">/*   SH_IPI_INT_IDX                                                     */</span>
<span class="cm">/*   Description:  Targeted McKinley interrupt vector                   */</span>
<span class="cp">#define SH_IPI_INT_IDX_SHFT				52</span>
<span class="cp">#define SH_IPI_INT_IDX_MASK		__IA64_UL_CONST(0x0ff0000000000000)</span>

<span class="cm">/*   SH_IPI_INT_SEND                                                    */</span>
<span class="cm">/*   Description:  Send Interrupt Message to PI, This generates a puls  */</span>
<span class="cp">#define SH_IPI_INT_SEND_SHFT				63</span>
<span class="cp">#define SH_IPI_INT_SEND_MASK		__IA64_UL_CONST(0x8000000000000000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                     Register &quot;SH_EVENT_OCCURRED&quot;                     */</span>
<span class="cm">/*                    SHub Interrupt Event Occurred                     */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_EVENT_OCCURRED		__IA64_UL_CONST(0x0000000110010000)</span>
<span class="cp">#define SH1_EVENT_OCCURRED_ALIAS	__IA64_UL_CONST(0x0000000110010008)</span>
<span class="cp">#define SH2_EVENT_OCCURRED		__IA64_UL_CONST(0x0000000010010000)</span>
<span class="cp">#define SH2_EVENT_OCCURRED_ALIAS 	__IA64_UL_CONST(0x0000000010010008)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                     Register &quot;SH_PI_CAM_CONTROL&quot;                     */</span>
<span class="cm">/*                      CRB CAM MMR Access Control                      */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_PI_CAM_CONTROL		__IA64_UL_CONST(0x0000000120050300)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                        Register &quot;SH_SHUB_ID&quot;                         */</span>
<span class="cm">/*                            SHub ID Number                            */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_SHUB_ID			__IA64_UL_CONST(0x0000000110060580)</span>
<span class="cp">#define SH1_SHUB_ID_REVISION_SHFT			28</span>
<span class="cp">#define SH1_SHUB_ID_REVISION_MASK	__IA64_UL_CONST(0x00000000f0000000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                          Register &quot;SH_RTC&quot;                           */</span>
<span class="cm">/*                           Real-time Clock                            */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_RTC				__IA64_UL_CONST(0x00000001101c0000)</span>
<span class="cp">#define SH2_RTC				__IA64_UL_CONST(0x00000002101c0000)</span>
<span class="cp">#define SH_RTC_MASK			__IA64_UL_CONST(0x007fffffffffffff)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                   Register &quot;SH_PIO_WRITE_STATUS_0|1&quot;                 */</span>
<span class="cm">/*                      PIO Write Status for CPU 0 &amp; 1                  */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_PIO_WRITE_STATUS_0		__IA64_UL_CONST(0x0000000120070200)</span>
<span class="cp">#define SH1_PIO_WRITE_STATUS_1		__IA64_UL_CONST(0x0000000120070280)</span>
<span class="cp">#define SH2_PIO_WRITE_STATUS_0		__IA64_UL_CONST(0x0000000020070200)</span>
<span class="cp">#define SH2_PIO_WRITE_STATUS_1		__IA64_UL_CONST(0x0000000020070280)</span>
<span class="cp">#define SH2_PIO_WRITE_STATUS_2		__IA64_UL_CONST(0x0000000020070300)</span>
<span class="cp">#define SH2_PIO_WRITE_STATUS_3		__IA64_UL_CONST(0x0000000020070380)</span>

<span class="cm">/*   SH_PIO_WRITE_STATUS_0_WRITE_DEADLOCK                               */</span>
<span class="cm">/*   Description:  Deadlock response detected                           */</span>
<span class="cp">#define SH_PIO_WRITE_STATUS_WRITE_DEADLOCK_SHFT		1</span>
<span class="cp">#define SH_PIO_WRITE_STATUS_WRITE_DEADLOCK_MASK \</span>
<span class="cp">					__IA64_UL_CONST(0x0000000000000002)</span>

<span class="cm">/*   SH_PIO_WRITE_STATUS_0_PENDING_WRITE_COUNT                          */</span>
<span class="cm">/*   Description:  Count of currently pending PIO writes                */</span>
<span class="cp">#define SH_PIO_WRITE_STATUS_PENDING_WRITE_COUNT_SHFT	56</span>
<span class="cp">#define SH_PIO_WRITE_STATUS_PENDING_WRITE_COUNT_MASK \</span>
<span class="cp">					__IA64_UL_CONST(0x3f00000000000000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                Register &quot;SH_PIO_WRITE_STATUS_0_ALIAS&quot;                */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_PIO_WRITE_STATUS_0_ALIAS	__IA64_UL_CONST(0x0000000120070208)</span>
<span class="cp">#define SH2_PIO_WRITE_STATUS_0_ALIAS	__IA64_UL_CONST(0x0000000020070208)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                     Register &quot;SH_EVENT_OCCURRED&quot;                     */</span>
<span class="cm">/*                    SHub Interrupt Event Occurred                     */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*   SH_EVENT_OCCURRED_UART_INT                                         */</span>
<span class="cm">/*   Description:  Pending Junk Bus UART Interrupt                      */</span>
<span class="cp">#define SH_EVENT_OCCURRED_UART_INT_SHFT			20</span>
<span class="cp">#define SH_EVENT_OCCURRED_UART_INT_MASK	__IA64_UL_CONST(0x0000000000100000)</span>

<span class="cm">/*   SH_EVENT_OCCURRED_IPI_INT                                          */</span>
<span class="cm">/*   Description:  Pending IPI Interrupt                                */</span>
<span class="cp">#define SH_EVENT_OCCURRED_IPI_INT_SHFT			28</span>
<span class="cp">#define SH_EVENT_OCCURRED_IPI_INT_MASK	__IA64_UL_CONST(0x0000000010000000)</span>

<span class="cm">/*   SH_EVENT_OCCURRED_II_INT0                                          */</span>
<span class="cm">/*   Description:  Pending II 0 Interrupt                               */</span>
<span class="cp">#define SH_EVENT_OCCURRED_II_INT0_SHFT			29</span>
<span class="cp">#define SH_EVENT_OCCURRED_II_INT0_MASK	__IA64_UL_CONST(0x0000000020000000)</span>

<span class="cm">/*   SH_EVENT_OCCURRED_II_INT1                                          */</span>
<span class="cm">/*   Description:  Pending II 1 Interrupt                               */</span>
<span class="cp">#define SH_EVENT_OCCURRED_II_INT1_SHFT			30</span>
<span class="cp">#define SH_EVENT_OCCURRED_II_INT1_MASK	__IA64_UL_CONST(0x0000000040000000)</span>

<span class="cm">/*   SH2_EVENT_OCCURRED_EXTIO_INT2                                      */</span>
<span class="cm">/*   Description:  Pending SHUB 2 EXT IO INT2                           */</span>
<span class="cp">#define SH2_EVENT_OCCURRED_EXTIO_INT2_SHFT		33</span>
<span class="cp">#define SH2_EVENT_OCCURRED_EXTIO_INT2_MASK __IA64_UL_CONST(0x0000000200000000)</span>

<span class="cm">/*   SH2_EVENT_OCCURRED_EXTIO_INT3                                      */</span>
<span class="cm">/*   Description:  Pending SHUB 2 EXT IO INT3                           */</span>
<span class="cp">#define SH2_EVENT_OCCURRED_EXTIO_INT3_SHFT		34</span>
<span class="cp">#define SH2_EVENT_OCCURRED_EXTIO_INT3_MASK __IA64_UL_CONST(0x0000000400000000)</span>

<span class="cp">#define SH_ALL_INT_MASK \</span>
<span class="cp">	(SH_EVENT_OCCURRED_UART_INT_MASK | SH_EVENT_OCCURRED_IPI_INT_MASK | \</span>
<span class="cp">	 SH_EVENT_OCCURRED_II_INT0_MASK | SH_EVENT_OCCURRED_II_INT1_MASK | \</span>
<span class="cp">	 SH_EVENT_OCCURRED_II_INT1_MASK | SH2_EVENT_OCCURRED_EXTIO_INT2_MASK | \</span>
<span class="cp">	 SH2_EVENT_OCCURRED_EXTIO_INT3_MASK)</span>


<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                         LEDS                                         */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_REAL_JUNK_BUS_LED0			0x7fed00000UL</span>
<span class="cp">#define SH1_REAL_JUNK_BUS_LED1			0x7fed10000UL</span>
<span class="cp">#define SH1_REAL_JUNK_BUS_LED2			0x7fed20000UL</span>
<span class="cp">#define SH1_REAL_JUNK_BUS_LED3			0x7fed30000UL</span>

<span class="cp">#define SH2_REAL_JUNK_BUS_LED0			0xf0000000UL</span>
<span class="cp">#define SH2_REAL_JUNK_BUS_LED1			0xf0010000UL</span>
<span class="cp">#define SH2_REAL_JUNK_BUS_LED2			0xf0020000UL</span>
<span class="cp">#define SH2_REAL_JUNK_BUS_LED3			0xf0030000UL</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                         Register &quot;SH1_PTC_0&quot;                         */</span>
<span class="cm">/*       Puge Translation Cache Message Configuration Information       */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_PTC_0			__IA64_UL_CONST(0x00000001101a0000)</span>

<span class="cm">/*   SH1_PTC_0_A                                                        */</span>
<span class="cm">/*   Description:  Type                                                 */</span>
<span class="cp">#define SH1_PTC_0_A_SHFT				0</span>

<span class="cm">/*   SH1_PTC_0_PS                                                       */</span>
<span class="cm">/*   Description:  Page Size                                            */</span>
<span class="cp">#define SH1_PTC_0_PS_SHFT				2</span>

<span class="cm">/*   SH1_PTC_0_RID                                                      */</span>
<span class="cm">/*   Description:  Region ID                                            */</span>
<span class="cp">#define SH1_PTC_0_RID_SHFT				8</span>

<span class="cm">/*   SH1_PTC_0_START                                                    */</span>
<span class="cm">/*   Description:  Start                                                */</span>
<span class="cp">#define SH1_PTC_0_START_SHFT				63</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                         Register &quot;SH1_PTC_1&quot;                         */</span>
<span class="cm">/*       Puge Translation Cache Message Configuration Information       */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_PTC_1			__IA64_UL_CONST(0x00000001101a0080)</span>

<span class="cm">/*   SH1_PTC_1_START                                                    */</span>
<span class="cm">/*   Description:  PTC_1 Start                                          */</span>
<span class="cp">#define SH1_PTC_1_START_SHFT				63</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                         Register &quot;SH2_PTC&quot;                           */</span>
<span class="cm">/*       Puge Translation Cache Message Configuration Information       */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH2_PTC				__IA64_UL_CONST(0x0000000170000000)</span>

<span class="cm">/*   SH2_PTC_A                                                          */</span>
<span class="cm">/*   Description:  Type                                                 */</span>
<span class="cp">#define SH2_PTC_A_SHFT					0</span>

<span class="cm">/*   SH2_PTC_PS                                                         */</span>
<span class="cm">/*   Description:  Page Size                                            */</span>
<span class="cp">#define SH2_PTC_PS_SHFT					2</span>

<span class="cm">/*   SH2_PTC_RID                                                      */</span>
<span class="cm">/*   Description:  Region ID                                            */</span>
<span class="cp">#define SH2_PTC_RID_SHFT				4</span>

<span class="cm">/*   SH2_PTC_START                                                      */</span>
<span class="cm">/*   Description:  Start                                                */</span>
<span class="cp">#define SH2_PTC_START_SHFT				63</span>

<span class="cm">/*   SH2_PTC_ADDR_RID                                                   */</span>
<span class="cm">/*   Description:  Region ID                                            */</span>
<span class="cp">#define SH2_PTC_ADDR_SHFT				4</span>
<span class="cp">#define SH2_PTC_ADDR_MASK		__IA64_UL_CONST(0x1ffffffffffff000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                    Register &quot;SH_RTC1_INT_CONFIG&quot;                     */</span>
<span class="cm">/*                SHub RTC 1 Interrupt Config Registers                 */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_RTC1_INT_CONFIG		__IA64_UL_CONST(0x0000000110001480)</span>
<span class="cp">#define SH2_RTC1_INT_CONFIG		__IA64_UL_CONST(0x0000000010001480)</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_MASK		__IA64_UL_CONST(0x0ff3ffffffefffff)</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_RTC1_INT_CONFIG_TYPE                                            */</span>
<span class="cm">/*   Description:  Type of Interrupt: 0=INT, 2=PMI, 4=NMI, 5=INIT       */</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_TYPE_SHFT			0</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_TYPE_MASK	__IA64_UL_CONST(0x0000000000000007)</span>

<span class="cm">/*   SH_RTC1_INT_CONFIG_AGT                                             */</span>
<span class="cm">/*   Description:  Agent, must be 0 for SHub                            */</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_AGT_SHFT			3</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_AGT_MASK	__IA64_UL_CONST(0x0000000000000008)</span>

<span class="cm">/*   SH_RTC1_INT_CONFIG_PID                                             */</span>
<span class="cm">/*   Description:  Processor ID, same setting as on targeted McKinley  */</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_PID_SHFT			4</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_PID_MASK	__IA64_UL_CONST(0x00000000000ffff0)</span>

<span class="cm">/*   SH_RTC1_INT_CONFIG_BASE                                            */</span>
<span class="cm">/*   Description:  Optional interrupt vector area, 2MB aligned          */</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_BASE_SHFT			21</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_BASE_MASK	__IA64_UL_CONST(0x0003ffffffe00000)</span>

<span class="cm">/*   SH_RTC1_INT_CONFIG_IDX                                             */</span>
<span class="cm">/*   Description:  Targeted McKinley interrupt vector                   */</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_IDX_SHFT			52</span>
<span class="cp">#define SH_RTC1_INT_CONFIG_IDX_MASK	__IA64_UL_CONST(0x0ff0000000000000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                    Register &quot;SH_RTC1_INT_ENABLE&quot;                     */</span>
<span class="cm">/*                SHub RTC 1 Interrupt Enable Registers                 */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_RTC1_INT_ENABLE		__IA64_UL_CONST(0x0000000110001500)</span>
<span class="cp">#define SH2_RTC1_INT_ENABLE		__IA64_UL_CONST(0x0000000010001500)</span>
<span class="cp">#define SH_RTC1_INT_ENABLE_MASK		__IA64_UL_CONST(0x0000000000000001)</span>
<span class="cp">#define SH_RTC1_INT_ENABLE_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_RTC1_INT_ENABLE_RTC1_ENABLE                                     */</span>
<span class="cm">/*   Description:  Enable RTC 1 Interrupt                               */</span>
<span class="cp">#define SH_RTC1_INT_ENABLE_RTC1_ENABLE_SHFT		0</span>
<span class="cp">#define SH_RTC1_INT_ENABLE_RTC1_ENABLE_MASK \</span>
<span class="cp">					__IA64_UL_CONST(0x0000000000000001)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                    Register &quot;SH_RTC2_INT_CONFIG&quot;                     */</span>
<span class="cm">/*                SHub RTC 2 Interrupt Config Registers                 */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_RTC2_INT_CONFIG		__IA64_UL_CONST(0x0000000110001580)</span>
<span class="cp">#define SH2_RTC2_INT_CONFIG		__IA64_UL_CONST(0x0000000010001580)</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_MASK		__IA64_UL_CONST(0x0ff3ffffffefffff)</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_RTC2_INT_CONFIG_TYPE                                            */</span>
<span class="cm">/*   Description:  Type of Interrupt: 0=INT, 2=PMI, 4=NMI, 5=INIT       */</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_TYPE_SHFT			0</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_TYPE_MASK	__IA64_UL_CONST(0x0000000000000007)</span>

<span class="cm">/*   SH_RTC2_INT_CONFIG_AGT                                             */</span>
<span class="cm">/*   Description:  Agent, must be 0 for SHub                            */</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_AGT_SHFT			3</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_AGT_MASK	__IA64_UL_CONST(0x0000000000000008)</span>

<span class="cm">/*   SH_RTC2_INT_CONFIG_PID                                             */</span>
<span class="cm">/*   Description:  Processor ID, same setting as on targeted McKinley  */</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_PID_SHFT			4</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_PID_MASK	__IA64_UL_CONST(0x00000000000ffff0)</span>

<span class="cm">/*   SH_RTC2_INT_CONFIG_BASE                                            */</span>
<span class="cm">/*   Description:  Optional interrupt vector area, 2MB aligned          */</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_BASE_SHFT			21</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_BASE_MASK	__IA64_UL_CONST(0x0003ffffffe00000)</span>

<span class="cm">/*   SH_RTC2_INT_CONFIG_IDX                                             */</span>
<span class="cm">/*   Description:  Targeted McKinley interrupt vector                   */</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_IDX_SHFT			52</span>
<span class="cp">#define SH_RTC2_INT_CONFIG_IDX_MASK	__IA64_UL_CONST(0x0ff0000000000000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                    Register &quot;SH_RTC2_INT_ENABLE&quot;                     */</span>
<span class="cm">/*                SHub RTC 2 Interrupt Enable Registers                 */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_RTC2_INT_ENABLE		__IA64_UL_CONST(0x0000000110001600)</span>
<span class="cp">#define SH2_RTC2_INT_ENABLE		__IA64_UL_CONST(0x0000000010001600)</span>
<span class="cp">#define SH_RTC2_INT_ENABLE_MASK		__IA64_UL_CONST(0x0000000000000001)</span>
<span class="cp">#define SH_RTC2_INT_ENABLE_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_RTC2_INT_ENABLE_RTC2_ENABLE                                     */</span>
<span class="cm">/*   Description:  Enable RTC 2 Interrupt                               */</span>
<span class="cp">#define SH_RTC2_INT_ENABLE_RTC2_ENABLE_SHFT		0</span>
<span class="cp">#define SH_RTC2_INT_ENABLE_RTC2_ENABLE_MASK \</span>
<span class="cp">					__IA64_UL_CONST(0x0000000000000001)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                    Register &quot;SH_RTC3_INT_CONFIG&quot;                     */</span>
<span class="cm">/*                SHub RTC 3 Interrupt Config Registers                 */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_RTC3_INT_CONFIG		__IA64_UL_CONST(0x0000000110001680)</span>
<span class="cp">#define SH2_RTC3_INT_CONFIG		__IA64_UL_CONST(0x0000000010001680)</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_MASK		__IA64_UL_CONST(0x0ff3ffffffefffff)</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_RTC3_INT_CONFIG_TYPE                                            */</span>
<span class="cm">/*   Description:  Type of Interrupt: 0=INT, 2=PMI, 4=NMI, 5=INIT       */</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_TYPE_SHFT			0</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_TYPE_MASK	__IA64_UL_CONST(0x0000000000000007)</span>

<span class="cm">/*   SH_RTC3_INT_CONFIG_AGT                                             */</span>
<span class="cm">/*   Description:  Agent, must be 0 for SHub                            */</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_AGT_SHFT			3</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_AGT_MASK	__IA64_UL_CONST(0x0000000000000008)</span>

<span class="cm">/*   SH_RTC3_INT_CONFIG_PID                                             */</span>
<span class="cm">/*   Description:  Processor ID, same setting as on targeted McKinley  */</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_PID_SHFT			4</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_PID_MASK	__IA64_UL_CONST(0x00000000000ffff0)</span>

<span class="cm">/*   SH_RTC3_INT_CONFIG_BASE                                            */</span>
<span class="cm">/*   Description:  Optional interrupt vector area, 2MB aligned          */</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_BASE_SHFT			21</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_BASE_MASK	__IA64_UL_CONST(0x0003ffffffe00000)</span>

<span class="cm">/*   SH_RTC3_INT_CONFIG_IDX                                             */</span>
<span class="cm">/*   Description:  Targeted McKinley interrupt vector                   */</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_IDX_SHFT			52</span>
<span class="cp">#define SH_RTC3_INT_CONFIG_IDX_MASK	__IA64_UL_CONST(0x0ff0000000000000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                    Register &quot;SH_RTC3_INT_ENABLE&quot;                     */</span>
<span class="cm">/*                SHub RTC 3 Interrupt Enable Registers                 */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_RTC3_INT_ENABLE		__IA64_UL_CONST(0x0000000110001700)</span>
<span class="cp">#define SH2_RTC3_INT_ENABLE		__IA64_UL_CONST(0x0000000010001700)</span>
<span class="cp">#define SH_RTC3_INT_ENABLE_MASK		__IA64_UL_CONST(0x0000000000000001)</span>
<span class="cp">#define SH_RTC3_INT_ENABLE_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_RTC3_INT_ENABLE_RTC3_ENABLE                                     */</span>
<span class="cm">/*   Description:  Enable RTC 3 Interrupt                               */</span>
<span class="cp">#define SH_RTC3_INT_ENABLE_RTC3_ENABLE_SHFT		0</span>
<span class="cp">#define SH_RTC3_INT_ENABLE_RTC3_ENABLE_MASK \</span>
<span class="cp">					__IA64_UL_CONST(0x0000000000000001)</span>

<span class="cm">/*   SH_EVENT_OCCURRED_RTC1_INT                                         */</span>
<span class="cm">/*   Description:  Pending RTC 1 Interrupt                              */</span>
<span class="cp">#define SH_EVENT_OCCURRED_RTC1_INT_SHFT			24</span>
<span class="cp">#define SH_EVENT_OCCURRED_RTC1_INT_MASK	__IA64_UL_CONST(0x0000000001000000)</span>

<span class="cm">/*   SH_EVENT_OCCURRED_RTC2_INT                                         */</span>
<span class="cm">/*   Description:  Pending RTC 2 Interrupt                              */</span>
<span class="cp">#define SH_EVENT_OCCURRED_RTC2_INT_SHFT			25</span>
<span class="cp">#define SH_EVENT_OCCURRED_RTC2_INT_MASK	__IA64_UL_CONST(0x0000000002000000)</span>

<span class="cm">/*   SH_EVENT_OCCURRED_RTC3_INT                                         */</span>
<span class="cm">/*   Description:  Pending RTC 3 Interrupt                              */</span>
<span class="cp">#define SH_EVENT_OCCURRED_RTC3_INT_SHFT			26</span>
<span class="cp">#define SH_EVENT_OCCURRED_RTC3_INT_MASK	__IA64_UL_CONST(0x0000000004000000)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                       Register &quot;SH_IPI_ACCESS&quot;                       */</span>
<span class="cm">/*                 CPU interrupt Access Permission Bits                 */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_IPI_ACCESS			__IA64_UL_CONST(0x0000000110060480)</span>
<span class="cp">#define SH2_IPI_ACCESS0			__IA64_UL_CONST(0x0000000010060c00)</span>
<span class="cp">#define SH2_IPI_ACCESS1			__IA64_UL_CONST(0x0000000010060c80)</span>
<span class="cp">#define SH2_IPI_ACCESS2			__IA64_UL_CONST(0x0000000010060d00)</span>
<span class="cp">#define SH2_IPI_ACCESS3			__IA64_UL_CONST(0x0000000010060d80)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                        Register &quot;SH_INT_CMPB&quot;                        */</span>
<span class="cm">/*                  RTC Compare Value for Processor B                   */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_INT_CMPB			__IA64_UL_CONST(0x00000001101b0080)</span>
<span class="cp">#define SH2_INT_CMPB			__IA64_UL_CONST(0x00000000101b0080)</span>
<span class="cp">#define SH_INT_CMPB_MASK		__IA64_UL_CONST(0x007fffffffffffff)</span>
<span class="cp">#define SH_INT_CMPB_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_INT_CMPB_REAL_TIME_CMPB                                         */</span>
<span class="cm">/*   Description:  Real Time Clock Compare                              */</span>
<span class="cp">#define SH_INT_CMPB_REAL_TIME_CMPB_SHFT			0</span>
<span class="cp">#define SH_INT_CMPB_REAL_TIME_CMPB_MASK	__IA64_UL_CONST(0x007fffffffffffff)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                        Register &quot;SH_INT_CMPC&quot;                        */</span>
<span class="cm">/*                  RTC Compare Value for Processor C                   */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_INT_CMPC			__IA64_UL_CONST(0x00000001101b0100)</span>
<span class="cp">#define SH2_INT_CMPC			__IA64_UL_CONST(0x00000000101b0100)</span>
<span class="cp">#define SH_INT_CMPC_MASK		__IA64_UL_CONST(0x007fffffffffffff)</span>
<span class="cp">#define SH_INT_CMPC_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_INT_CMPC_REAL_TIME_CMPC                                         */</span>
<span class="cm">/*   Description:  Real Time Clock Compare                              */</span>
<span class="cp">#define SH_INT_CMPC_REAL_TIME_CMPC_SHFT			0</span>
<span class="cp">#define SH_INT_CMPC_REAL_TIME_CMPC_MASK	__IA64_UL_CONST(0x007fffffffffffff)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                        Register &quot;SH_INT_CMPD&quot;                        */</span>
<span class="cm">/*                  RTC Compare Value for Processor D                   */</span>
<span class="cm">/* ==================================================================== */</span>

<span class="cp">#define SH1_INT_CMPD			__IA64_UL_CONST(0x00000001101b0180)</span>
<span class="cp">#define SH2_INT_CMPD			__IA64_UL_CONST(0x00000000101b0180)</span>
<span class="cp">#define SH_INT_CMPD_MASK		__IA64_UL_CONST(0x007fffffffffffff)</span>
<span class="cp">#define SH_INT_CMPD_INIT		__IA64_UL_CONST(0x0000000000000000)</span>

<span class="cm">/*   SH_INT_CMPD_REAL_TIME_CMPD                                         */</span>
<span class="cm">/*   Description:  Real Time Clock Compare                              */</span>
<span class="cp">#define SH_INT_CMPD_REAL_TIME_CMPD_SHFT			0</span>
<span class="cp">#define SH_INT_CMPD_REAL_TIME_CMPD_MASK	__IA64_UL_CONST(0x007fffffffffffff)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC0&quot;                 */</span>
<span class="cm">/*                      privilege vector for acc=0                      */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_MD_DQLP_MMR_DIR_PRIVEC0	__IA64_UL_CONST(0x0000000100030300)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC0&quot;                 */</span>
<span class="cm">/*                      privilege vector for acc=0                      */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define SH1_MD_DQRP_MMR_DIR_PRIVEC0	__IA64_UL_CONST(0x0000000100050300)</span>

<span class="cm">/* ==================================================================== */</span>
<span class="cm">/* Some MMRs are functionally identical (or close enough) on both SHUB1 */</span>
<span class="cm">/* and SHUB2 that it makes sense to define a geberic name for the MMR.  */</span>
<span class="cm">/* It is acceptable to use (for example) SH_IPI_INT to reference the    */</span>
<span class="cm">/* the IPI MMR. The value of SH_IPI_INT is determined at runtime based  */</span>
<span class="cm">/* on the type of the SHUB. Do not use these #defines in performance    */</span>
<span class="cm">/* critical code  or loops - there is a small performance penalty.      */</span>
<span class="cm">/* ==================================================================== */</span>
<span class="cp">#define shubmmr(a,b) 		(is_shub2() ? a##2_##b : a##1_##b)</span>

<span class="cp">#define SH_REAL_JUNK_BUS_LED0	shubmmr(SH, REAL_JUNK_BUS_LED0)</span>
<span class="cp">#define SH_IPI_INT		shubmmr(SH, IPI_INT)</span>
<span class="cp">#define SH_EVENT_OCCURRED	shubmmr(SH, EVENT_OCCURRED)</span>
<span class="cp">#define SH_EVENT_OCCURRED_ALIAS	shubmmr(SH, EVENT_OCCURRED_ALIAS)</span>
<span class="cp">#define SH_RTC			shubmmr(SH, RTC)</span>
<span class="cp">#define SH_RTC1_INT_CONFIG	shubmmr(SH, RTC1_INT_CONFIG)</span>
<span class="cp">#define SH_RTC1_INT_ENABLE	shubmmr(SH, RTC1_INT_ENABLE)</span>
<span class="cp">#define SH_RTC2_INT_CONFIG	shubmmr(SH, RTC2_INT_CONFIG)</span>
<span class="cp">#define SH_RTC2_INT_ENABLE	shubmmr(SH, RTC2_INT_ENABLE)</span>
<span class="cp">#define SH_RTC3_INT_CONFIG	shubmmr(SH, RTC3_INT_CONFIG)</span>
<span class="cp">#define SH_RTC3_INT_ENABLE	shubmmr(SH, RTC3_INT_ENABLE)</span>
<span class="cp">#define SH_INT_CMPB		shubmmr(SH, INT_CMPB)</span>
<span class="cp">#define SH_INT_CMPC		shubmmr(SH, INT_CMPC)</span>
<span class="cp">#define SH_INT_CMPD		shubmmr(SH, INT_CMPD)</span>

<span class="cm">/* ========================================================================== */</span>
<span class="cm">/*                        Register &quot;SH2_BT_ENG_CSR_0&quot;                         */</span>
<span class="cm">/*                    Engine 0 Control and Status Register                    */</span>
<span class="cm">/* ========================================================================== */</span>

<span class="cp">#define SH2_BT_ENG_CSR_0		__IA64_UL_CONST(0x0000000030040000)</span>
<span class="cp">#define SH2_BT_ENG_SRC_ADDR_0		__IA64_UL_CONST(0x0000000030040080)</span>
<span class="cp">#define SH2_BT_ENG_DEST_ADDR_0		__IA64_UL_CONST(0x0000000030040100)</span>
<span class="cp">#define SH2_BT_ENG_NOTIF_ADDR_0		__IA64_UL_CONST(0x0000000030040180)</span>

<span class="cm">/* ========================================================================== */</span>
<span class="cm">/*                       BTE interfaces 1-3                                   */</span>
<span class="cm">/* ========================================================================== */</span>

<span class="cp">#define SH2_BT_ENG_CSR_1		__IA64_UL_CONST(0x0000000030050000)</span>
<span class="cp">#define SH2_BT_ENG_CSR_2		__IA64_UL_CONST(0x0000000030060000)</span>
<span class="cp">#define SH2_BT_ENG_CSR_3		__IA64_UL_CONST(0x0000000030070000)</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_IA64_SN_SHUB_MMR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
