

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:15:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.359 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_10_6_s_fu_211  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_216  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_221  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_226  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_231  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_236  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_241  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_246  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_251  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_256  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_261  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_266  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_271  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_276  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_281  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_286  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_291  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 14 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i10 %p_Val2_9 to i14" [firmware/myproject.cpp:54]   --->   Operation 16 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i160 %x_V_read to i10" [firmware/myproject.cpp:51]   --->   Operation 20 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [8/8] (3.56ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 21 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%sub_ln703_1 = sub i10 %p_Val2_9, %p_Val2_3" [firmware/myproject.cpp:51]   --->   Operation 22 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [8/8] (3.56ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 23 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_20 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 30, i32 39)" [firmware/myproject.cpp:51]   --->   Operation 24 'partselect' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%mul_ln700_2 = mul i14 78, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 25 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_20, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 26 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i14 %mul_ln700_2, %rhs_V_4" [firmware/myproject.cpp:54]   --->   Operation 27 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_37, i32 4, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 28 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i10 %p_Val2_9 to i16" [firmware/myproject.cpp:53]   --->   Operation 29 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %p_Val2_2 to i14" [firmware/myproject.cpp:50]   --->   Operation 30 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192 = mul i14 -11, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 31 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %p_Val2_4 to i14" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.70ns)   --->   "%mul_ln1192_1 = mul i14 11, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i14 %mul_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 34 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [7/8] (4.24ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 35 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [7/8] (4.24ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 36 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%add_ln703_2 = add i10 -7, %p_Val2_4" [firmware/myproject.cpp:51]   --->   Operation 37 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [8/8] (3.56ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 38 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_2, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:51]   --->   Operation 40 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_2, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 41 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %shl_ln1118_1 to i14" [firmware/myproject.cpp:51]   --->   Operation 42 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.75ns)   --->   "%r_V_35 = sub i14 %sext_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 43 'sub' 'r_V_35' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %r_V_35, i32 4, i32 13)" [firmware/myproject.cpp:51]   --->   Operation 44 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [8/8] (3.56ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 45 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [8/8] (3.56ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 46 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i14 0, %sext_ln1118" [firmware/myproject.cpp:53]   --->   Operation 47 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_38 = sub i14 %sub_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:53]   --->   Operation 48 'sub' 'r_V_38' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %p_Val2_20 to i14" [firmware/myproject.cpp:53]   --->   Operation 49 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.49ns) (grouped into DSP with root node ret_V_34)   --->   "%mul_ln1192_4 = mul i14 37, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 50 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_34 = add i14 208, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 51 'add' 'ret_V_34' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_34, i32 4, i32 13)" [firmware/myproject.cpp:53]   --->   Operation 52 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.49ns) (grouped into DSP with root node ret_V_16)   --->   "%mul_ln703_1 = mul i16 37, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_16 = add i16 1120, %mul_ln703_1" [firmware/myproject.cpp:53]   --->   Operation 54 'add' 'ret_V_16' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [8/8] (3.56ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 55 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln1192_7 = mul i14 45, %sext_ln1118_8" [firmware/myproject.cpp:54]   --->   Operation 56 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i14 32, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 57 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_38, i32 4, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 58 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.75ns)   --->   "%r_V_40 = sub i14 %sext_ln1118, %sext_ln1192" [firmware/myproject.cpp:54]   --->   Operation 59 'sub' 'r_V_40' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_20, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 60 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i13 %shl_ln1118_6 to i14" [firmware/myproject.cpp:54]   --->   Operation 61 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.75ns)   --->   "%r_V_41 = sub i14 %sext_ln1118_11, %sext_ln1118_8" [firmware/myproject.cpp:54]   --->   Operation 62 'sub' 'r_V_41' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i14 %r_V_41, %r_V_40" [firmware/myproject.cpp:54]   --->   Operation 63 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_39 = add i14 96, %add_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 64 'add' 'ret_V_39' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_39, i32 4, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 65 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_31 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_9, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 66 'bitconcatenate' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_32 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_3, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 67 'bitconcatenate' 'r_V_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %r_V_31 to i12" [firmware/myproject.cpp:50]   --->   Operation 68 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i11 %r_V_32 to i12" [firmware/myproject.cpp:50]   --->   Operation 69 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.73ns)   --->   "%ret_V_24 = sub i12 %sext_ln703_1, %sext_ln703_2" [firmware/myproject.cpp:50]   --->   Operation 70 'sub' 'ret_V_24' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [8/8] (3.56ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 71 'call' 'call_ret_i' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.72ns)   --->   "%add_ln703 = add i10 %p_Val2_3, %p_Val2_2" [firmware/myproject.cpp:50]   --->   Operation 72 'add' 'add_ln703' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [8/8] (3.56ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 73 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [1/1] (0.76ns)   --->   "%ret_V_27 = add i14 192, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 74 'add' 'ret_V_27' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_27, i32 4, i32 13)" [firmware/myproject.cpp:50]   --->   Operation 75 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [8/8] (3.56ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 76 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i10 %p_Val2_9, %p_Val2_4" [firmware/myproject.cpp:50]   --->   Operation 77 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i10 4, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 78 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [8/8] (3.56ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 79 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [6/8] (4.24ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 80 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [6/8] (4.24ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 81 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [7/8] (4.24ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 82 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [7/8] (4.24ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 83 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [7/8] (4.24ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 84 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [8/8] (3.56ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 85 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [1/1] (0.72ns)   --->   "%add_ln703_3 = add i10 -1, %p_Val2_20" [firmware/myproject.cpp:51]   --->   Operation 86 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [8/8] (3.56ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 87 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i10 %p_Val2_9 to i11" [firmware/myproject.cpp:52]   --->   Operation 88 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i10 %p_Val2_20 to i11" [firmware/myproject.cpp:52]   --->   Operation 89 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.72ns)   --->   "%ret_V_31 = sub i11 %lhs_V_2, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 90 'sub' 'ret_V_31' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i11 %ret_V_31 to i12" [firmware/myproject.cpp:52]   --->   Operation 91 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.73ns)   --->   "%ret_V_11 = add nsw i12 11, %lhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 92 'add' 'ret_V_11' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i12 %ret_V_11 to i14" [firmware/myproject.cpp:52]   --->   Operation 93 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_4, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 94 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1193 = mul i14 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 95 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = sub i14 %lhs_V_4, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 96 'sub' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_32, i32 4, i32 13)" [firmware/myproject.cpp:52]   --->   Operation 97 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [8/8] (3.56ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 98 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i10 %p_Val2_9 to i18" [firmware/myproject.cpp:53]   --->   Operation 99 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i16 %ret_V_16 to i18" [firmware/myproject.cpp:53]   --->   Operation 100 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.49ns) (grouped into DSP with root node ret_V_35)   --->   "%mul_ln700_1 = mul i18 %sext_ln700_4, %sext_ln700_5" [firmware/myproject.cpp:53]   --->   Operation 101 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %p_Val2_20, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 102 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_35 = add i18 %mul_ln700_1, %rhs_V_3" [firmware/myproject.cpp:53]   --->   Operation 103 'add' 'ret_V_35' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_35, i32 8, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 104 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [7/8] (4.24ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 105 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [8/8] (3.56ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 106 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [8/8] (3.56ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 107 'call' 'call_ret_i16' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 108 [7/8] (4.24ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 108 'call' 'call_ret_i' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [7/8] (4.24ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 109 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [7/8] (4.24ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 110 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [7/8] (4.24ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 111 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [5/8] (4.24ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [5/8] (4.24ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [6/8] (4.24ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [6/8] (4.24ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 115 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [6/8] (4.24ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 116 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [7/8] (4.24ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 117 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [7/8] (4.24ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 118 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [8/8] (3.56ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 119 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [7/8] (4.24ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 120 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [8/8] (3.56ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 121 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [6/8] (4.24ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 122 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [7/8] (4.24ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 123 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [7/8] (4.24ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 124 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 125 [6/8] (4.24ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 125 'call' 'call_ret_i' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [6/8] (4.24ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 126 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [6/8] (4.24ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 127 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [6/8] (4.24ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [4/8] (4.24ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 129 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 130 [4/8] (4.24ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [5/8] (4.24ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [5/8] (4.24ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [5/8] (4.24ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [6/8] (4.24ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [6/8] (4.24ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 135 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [7/8] (4.24ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 136 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [6/8] (4.24ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 137 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [7/8] (4.24ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [5/8] (4.24ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 139 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [6/8] (4.24ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 140 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [6/8] (4.24ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 142 [5/8] (4.24ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 142 'call' 'call_ret_i' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 143 [5/8] (4.24ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 143 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 144 [5/8] (4.24ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 144 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 145 [5/8] (4.24ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 145 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 146 [3/8] (4.24ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 146 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [3/8] (4.24ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 147 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [4/8] (4.24ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [4/8] (4.24ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [4/8] (4.24ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [5/8] (4.24ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [5/8] (4.24ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [6/8] (4.24ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 153 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [5/8] (4.24ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 154 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [6/8] (4.24ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [4/8] (4.24ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 156 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [5/8] (4.24ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 157 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [5/8] (4.24ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 159 [4/8] (4.24ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 159 'call' 'call_ret_i' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 160 [4/8] (4.24ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 160 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [4/8] (4.24ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 161 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 162 [4/8] (4.24ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 162 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 163 [2/8] (4.24ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 163 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 164 [2/8] (4.24ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 164 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 165 [3/8] (4.24ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 165 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [3/8] (4.24ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [3/8] (4.24ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [4/8] (4.24ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [4/8] (4.24ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [5/8] (4.24ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 170 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [4/8] (4.24ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 171 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 172 [5/8] (4.24ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 172 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [3/8] (4.24ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 173 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [4/8] (4.24ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 174 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [4/8] (4.24ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 175 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 176 [3/8] (4.24ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 176 'call' 'call_ret_i' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 177 [3/8] (4.24ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 177 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 178 [3/8] (4.24ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 178 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [3/8] (4.24ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 179 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [1/8] (2.32ns)   --->   "%call_ret_i4 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 180 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i6, i6 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 181 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/8] (2.32ns)   --->   "%call_ret_i5 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 182 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i6, i6 } %call_ret_i5, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 183 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [2/8] (4.24ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 184 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [2/8] (4.24ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [2/8] (4.24ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 186 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [3/8] (4.24ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 187 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [3/8] (4.24ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 188 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [4/8] (4.24ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 189 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [3/8] (4.24ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 190 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [4/8] (4.24ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 191 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [2/8] (4.24ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 192 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 193 [3/8] (4.24ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 193 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [3/8] (4.24ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 194 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.35>
ST_9 : Operation 195 [2/8] (4.24ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 195 'call' 'call_ret_i' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%r_V_4 = sext i10 %p_Val2_2 to i11" [firmware/myproject.cpp:50]   --->   Operation 196 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [2/8] (4.24ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 197 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 198 [2/8] (4.24ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 198 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [2/8] (4.24ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 199 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 200 [1/1] (0.72ns)   --->   "%r_V_34 = sub i11 0, %r_V_4" [firmware/myproject.cpp:51]   --->   Operation 200 'sub' 'r_V_34' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i6 %outcos_V_9 to i11" [firmware/myproject.cpp:51]   --->   Operation 201 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = sub i11 %r_V_34, %sext_ln703_6" [firmware/myproject.cpp:51]   --->   Operation 202 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 203 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V = add i11 51, %ret_V_29" [firmware/myproject.cpp:51]   --->   Operation 203 'add' 'ret_V' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i11 %ret_V to i16" [firmware/myproject.cpp:51]   --->   Operation 204 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i6 %outcos_V_2 to i16" [firmware/myproject.cpp:51]   --->   Operation 205 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.49ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln703 = mul i16 %sext_ln703_8, %sext_ln703_7" [firmware/myproject.cpp:51]   --->   Operation 206 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 207 [1/8] (2.32ns)   --->   "%call_ret_i6 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 207 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%outsin_V_10 = extractvalue { i6, i6 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 208 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %outsin_V_10, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 209 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i10 %rhs_V_1 to i16" [firmware/myproject.cpp:51]   --->   Operation 210 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_7 = sub i16 %mul_ln703, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 211 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/8] (2.32ns)   --->   "%call_ret_i7 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 212 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%outsin_V_11 = extractvalue { i6, i6 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 213 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%r_V_7 = sext i6 %outsin_V_11 to i7" [firmware/myproject.cpp:51]   --->   Operation 214 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.70ns) (out node of the LUT)   --->   "%r_V_36 = sub i7 0, %r_V_7" [firmware/myproject.cpp:51]   --->   Operation 215 'sub' 'r_V_36' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/8] (2.32ns)   --->   "%call_ret_i8 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 216 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%outcos_V_10 = extractvalue { i6, i6 } %call_ret_i8, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 217 'extractvalue' 'outcos_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%r_V_9 = sext i6 %outcos_V_10 to i12" [firmware/myproject.cpp:51]   --->   Operation 218 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (1.23ns)   --->   "%r_V_37 = mul i12 %r_V_9, %r_V_9" [firmware/myproject.cpp:51]   --->   Operation 219 'mul' 'r_V_37' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [2/8] (4.24ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 220 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 221 [2/8] (4.24ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 221 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 222 [3/8] (4.24ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 222 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%outsin_V_13 = extractvalue { i6, i6 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 223 'extractvalue' 'outsin_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node ret_V_13)   --->   "%sext_ln703_13 = sext i6 %outsin_V_13 to i7" [firmware/myproject.cpp:53]   --->   Operation 224 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_13 = add i7 6, %sext_ln703_13" [firmware/myproject.cpp:53]   --->   Operation 225 'add' 'ret_V_13' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i7 %ret_V_13 to i12" [firmware/myproject.cpp:53]   --->   Operation 226 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i7 %ret_V_13 to i12" [firmware/myproject.cpp:53]   --->   Operation 227 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (1.27ns)   --->   "%mul_ln1118 = mul i12 %sext_ln1118_7, %sext_ln1118_5" [firmware/myproject.cpp:53]   --->   Operation 228 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [2/8] (4.24ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 229 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 230 [3/8] (4.24ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 230 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i6 %outcos_V_10 to i7" [firmware/myproject.cpp:54]   --->   Operation 231 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.70ns)   --->   "%ret_V_19 = add i7 7, %sext_ln703_15" [firmware/myproject.cpp:54]   --->   Operation 232 'add' 'ret_V_19' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/8] (2.32ns)   --->   "%call_ret_i14 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 233 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i6, i6 } %call_ret_i14, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 234 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [2/8] (4.24ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 235 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 236 [2/8] (4.24ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 236 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 237 [1/8] (2.32ns)   --->   "%call_ret_i = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 237 'call' 'call_ret_i' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%outsin_V = extractvalue { i6, i6 } %call_ret_i, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 238 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node ret_V_25)   --->   "%sext_ln703_4 = sext i6 %outsin_V to i11" [firmware/myproject.cpp:50]   --->   Operation 239 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.72ns) (out node of the LUT)   --->   "%ret_V_25 = add i11 %sext_ln703_4, %r_V_4" [firmware/myproject.cpp:50]   --->   Operation 240 'add' 'ret_V_25' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/8] (2.32ns)   --->   "%call_ret_i1 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 241 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i6, i6 } %call_ret_i1, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 242 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i6 %outcos_V to i11" [firmware/myproject.cpp:50]   --->   Operation 243 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = sub i11 %ret_V_25, %sext_ln703_5" [firmware/myproject.cpp:50]   --->   Operation 244 'sub' 'ret_V_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 245 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i11 -320, %ret_V_26" [firmware/myproject.cpp:50]   --->   Operation 245 'add' 'add_ln1192' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 246 [1/8] (2.32ns)   --->   "%call_ret_i2 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 246 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i6, i6 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 247 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/8] (2.32ns)   --->   "%call_ret_i3 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 248 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%outsin_V_2 = extractvalue { i6, i6 } %call_ret_i3, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 249 'extractvalue' 'outsin_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %r_V_36, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 250 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i11 %lhs_V_1 to i12" [firmware/myproject.cpp:51]   --->   Operation 251 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.74ns)   --->   "%ret_V_8 = add i12 %r_V_37, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 252 'add' 'ret_V_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %ret_V_7 to i28" [firmware/myproject.cpp:51]   --->   Operation 253 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %ret_V_8 to i28" [firmware/myproject.cpp:51]   --->   Operation 254 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_11 = mul i28 %sext_ln1118_2, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 255 'mul' 'r_V_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 256 [1/8] (2.32ns)   --->   "%call_ret_i9 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 256 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i6, i6 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 257 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/8] (2.32ns)   --->   "%call_ret_i10 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 258 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%outsin_V_6 = extractvalue { i6, i6 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 259 'extractvalue' 'outsin_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i6, i6 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 260 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [2/8] (4.24ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 261 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %mul_ln1118, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 262 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %mul_ln1118, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 263 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i13 %shl_ln1118_5 to i15" [firmware/myproject.cpp:53]   --->   Operation 264 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.77ns)   --->   "%r_V_39 = add i15 %sext_ln1118_6, %shl_ln1118_4" [firmware/myproject.cpp:53]   --->   Operation 265 'add' 'r_V_39' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_38, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 266 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i15 %r_V_39 to i18" [firmware/myproject.cpp:53]   --->   Operation 267 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_33 = sub i18 %lhs_V_5, %sext_ln703_14" [firmware/myproject.cpp:53]   --->   Operation 268 'sub' 'ret_V_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 269 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_10 = add i18 6656, %ret_V_33" [firmware/myproject.cpp:53]   --->   Operation 269 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i18 %add_ln1192_10 to i30" [firmware/myproject.cpp:53]   --->   Operation 270 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i12 %r_V_37 to i30" [firmware/myproject.cpp:53]   --->   Operation 271 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i30 %sext_ln1118_13, %sext_ln1118_12" [firmware/myproject.cpp:53]   --->   Operation 272 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/8] (2.32ns)   --->   "%call_ret_i12 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 273 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i6, i6 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 274 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [2/8] (4.24ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 275 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i7 %ret_V_19 to i14" [firmware/myproject.cpp:54]   --->   Operation 276 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (1.27ns)   --->   "%r_V_20 = mul i14 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:54]   --->   Operation 277 'mul' 'r_V_20' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%r_V_21 = sext i6 %outsin_V_9 to i12" [firmware/myproject.cpp:54]   --->   Operation 278 'sext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (1.23ns)   --->   "%r_V_22 = mul i12 %r_V_21, %r_V_21" [firmware/myproject.cpp:54]   --->   Operation 279 'mul' 'r_V_22' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i14 %r_V_20 to i26" [firmware/myproject.cpp:54]   --->   Operation 280 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i12 %r_V_22 to i26" [firmware/myproject.cpp:54]   --->   Operation 281 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i26 %sext_ln1118_9, %sext_ln1116_8" [firmware/myproject.cpp:54]   --->   Operation 282 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 283 [1/8] (2.32ns)   --->   "%call_ret_i15 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 283 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%outcos_V_7 = extractvalue { i6, i6 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 284 'extractvalue' 'outcos_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/8] (2.32ns)   --->   "%call_ret_i16 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 285 'call' 'call_ret_i16' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i6, i6 } %call_ret_i16, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 286 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.25>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i11 %add_ln1192 to i17" [firmware/myproject.cpp:50]   --->   Operation 287 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i6 %outsin_V_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 288 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i17 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 289 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %ret_V_24, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 290 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i16 %lhs_V to i17" [firmware/myproject.cpp:50]   --->   Operation 291 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i17 %mul_ln700, %sext_ln728_3" [firmware/myproject.cpp:50]   --->   Operation 292 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i17 %add_ln700 to i18" [firmware/myproject.cpp:50]   --->   Operation 293 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%r_V = sext i6 %outsin_V_2 to i12" [firmware/myproject.cpp:50]   --->   Operation 294 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (1.23ns)   --->   "%r_V_33 = mul i12 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 295 'mul' 'r_V_33' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%rhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %r_V_33, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 296 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %rhs_V to i18" [firmware/myproject.cpp:50]   --->   Operation 297 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.79ns)   --->   "%ret_V_28 = add i18 %sext_ln700_3, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 298 'add' 'ret_V_28' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_28, i32 8, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 299 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i28 %r_V_11 to i34" [firmware/myproject.cpp:51]   --->   Operation 300 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %outsin_V_5 to i34" [firmware/myproject.cpp:51]   --->   Operation 301 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i34 %sext_ln1118_3, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 302 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 303 [1/8] (2.32ns)   --->   "%call_ret_i11 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 303 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%outsin_V_12 = extractvalue { i6, i6 } %call_ret_i11, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 304 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i30 %r_V_15 to i42" [firmware/myproject.cpp:53]   --->   Operation 305 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%r_V_16 = sext i6 %outcos_V_5 to i12" [firmware/myproject.cpp:53]   --->   Operation 306 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (1.23ns)   --->   "%r_V_17 = mul i12 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 307 'mul' 'r_V_17' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i12 %r_V_17 to i42" [firmware/myproject.cpp:53]   --->   Operation 308 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (3.02ns)   --->   "%mul_ln1192_5 = mul i42 %sext_ln1192_5, %sext_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 309 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/8] (2.32ns)   --->   "%call_ret_i13 = call fastcc { i6, i6 } @"generic_sincos<10, 6>"(i10 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 310 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i6, i6 } %call_ret_i13, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 311 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%r_V_18 = sext i6 %outcos_V_6 to i12" [firmware/myproject.cpp:53]   --->   Operation 312 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (1.23ns)   --->   "%r_V_19 = mul i12 %r_V_18, %r_V_18" [firmware/myproject.cpp:53]   --->   Operation 313 'mul' 'r_V_19' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%r_V_24 = sext i6 %outcos_V_7 to i12" [firmware/myproject.cpp:54]   --->   Operation 314 'sext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (1.23ns)   --->   "%r_V_25 = mul i12 %r_V_24, %r_V_24" [firmware/myproject.cpp:54]   --->   Operation 315 'mul' 'r_V_25' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i26 %r_V_23 to i38" [firmware/myproject.cpp:54]   --->   Operation 316 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i12 %r_V_25 to i38" [firmware/myproject.cpp:54]   --->   Operation 317 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_26 = mul i38 %sext_ln1118_10, %sext_ln1116_10" [firmware/myproject.cpp:54]   --->   Operation 318 'mul' 'r_V_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%r_V_29 = sext i6 %outcos_V_8 to i12" [firmware/myproject.cpp:54]   --->   Operation 319 'sext' 'r_V_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (1.23ns)   --->   "%r_V_30 = mul i12 %r_V_29, %r_V_29" [firmware/myproject.cpp:54]   --->   Operation 320 'mul' 'r_V_30' <Predicate = true> <Delay = 1.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.18>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i6 %outsin_V_6 to i34" [firmware/myproject.cpp:51]   --->   Operation 321 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (3.12ns)   --->   "%mul_ln1192_2 = mul i34 %sext_ln1192_2, %r_V_12" [firmware/myproject.cpp:51]   --->   Operation 322 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i12 %r_V_19 to i42" [firmware/myproject.cpp:53]   --->   Operation 323 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (3.53ns)   --->   "%mul_ln1192_6 = mul i42 %sext_ln1192_6, %mul_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 324 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i12 %r_V_30 to i38" [firmware/myproject.cpp:54]   --->   Operation 325 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (3.24ns)   --->   "%mul_ln1192_8 = mul i38 %sext_ln1192_7, %r_V_26" [firmware/myproject.cpp:54]   --->   Operation 326 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.94ns)   --->   "%ret_V_40 = add i38 -4294967296, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 327 'add' 'ret_V_40' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i10 @_ssdm_op_PartSelect.i10.i38.i32.i32(i38 %ret_V_40, i32 28, i32 37)" [firmware/myproject.cpp:54]   --->   Operation 328 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.02>
ST_13 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !262"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !268"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !274"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !280"   --->   Operation 332 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !286"   --->   Operation 333 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !292"   --->   Operation 334 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 335 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 336 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 337 'specinterface' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 338 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 339 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i6 %outcos_V_4 to i34" [firmware/myproject.cpp:51]   --->   Operation 340 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (3.12ns)   --->   "%mul_ln1192_3 = mul i34 %sext_ln1192_3, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 341 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (0.90ns)   --->   "%ret_V_30 = add i34 -234881024, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 342 'add' 'ret_V_30' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_30, i32 24, i32 33)" [firmware/myproject.cpp:51]   --->   Operation 343 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 344 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i6 %outsin_V_12 to i10" [firmware/myproject.cpp:52]   --->   Operation 345 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %sext_ln708)" [firmware/myproject.cpp:52]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.96ns)   --->   "%ret_V_36 = add i42 -68719476736, %mul_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 347 'add' 'ret_V_36' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i10 @_ssdm_op_PartSelect.i10.i42.i32.i32(i42 %ret_V_36, i32 32, i32 41)" [firmware/myproject.cpp:53]   --->   Operation 348 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_7)" [firmware/myproject.cpp:53]   --->   Operation 349 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 %trunc_ln708_10)" [firmware/myproject.cpp:54]   --->   Operation 350 'write' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 351 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000000000]
p_Val2_9           (partselect    ) [ 01111111111000]
sext_ln700         (sext          ) [ 00000000000000]
p_Val2_3           (partselect    ) [ 01110000000000]
p_Val2_2           (partselect    ) [ 01111111110000]
p_Val2_4           (partselect    ) [ 01111111111000]
trunc_ln51         (trunc         ) [ 01111111100000]
sub_ln703_1        (sub           ) [ 01111111100000]
p_Val2_20          (partselect    ) [ 01111111110000]
mul_ln700_2        (mul           ) [ 00000000000000]
rhs_V_4            (bitconcatenate) [ 00000000000000]
ret_V_37           (add           ) [ 00000000000000]
trunc_ln708_8      (partselect    ) [ 01111111110000]
sext_ln703         (sext          ) [ 00000000000000]
sext_ln1192        (sext          ) [ 00000000000000]
mul_ln1192         (mul           ) [ 00000000000000]
sext_ln1192_1      (sext          ) [ 00000000000000]
mul_ln1192_1       (mul           ) [ 00000000000000]
add_ln1192_2       (add           ) [ 01010000000000]
add_ln703_2        (add           ) [ 01011111110000]
shl_ln             (bitconcatenate) [ 00000000000000]
sext_ln1118        (sext          ) [ 00000000000000]
shl_ln1118_1       (bitconcatenate) [ 00000000000000]
sext_ln1118_1      (sext          ) [ 00000000000000]
r_V_35             (sub           ) [ 00000000000000]
trunc_ln708_2      (partselect    ) [ 01011111110000]
sub_ln1118         (sub           ) [ 00000000000000]
r_V_38             (sub           ) [ 01011111111000]
sext_ln1118_8      (sext          ) [ 00000000000000]
mul_ln1192_4       (mul           ) [ 00000000000000]
ret_V_34           (add           ) [ 00000000000000]
trunc_ln708_5      (partselect    ) [ 01011111111000]
mul_ln703_1        (mul           ) [ 00000000000000]
ret_V_16           (add           ) [ 01010000000000]
mul_ln1192_7       (mul           ) [ 00000000000000]
ret_V_38           (add           ) [ 00000000000000]
trunc_ln708_9      (partselect    ) [ 01011111111000]
r_V_40             (sub           ) [ 00000000000000]
shl_ln1118_6       (bitconcatenate) [ 00000000000000]
sext_ln1118_11     (sext          ) [ 00000000000000]
r_V_41             (sub           ) [ 00000000000000]
add_ln1192_18      (add           ) [ 00000000000000]
ret_V_39           (add           ) [ 00000000000000]
trunc_ln708_s      (partselect    ) [ 01011111111000]
r_V_31             (bitconcatenate) [ 00000000000000]
r_V_32             (bitconcatenate) [ 00000000000000]
sext_ln703_1       (sext          ) [ 00000000000000]
sext_ln703_2       (sext          ) [ 00000000000000]
ret_V_24           (sub           ) [ 01001111111100]
add_ln703          (add           ) [ 01001111111000]
ret_V_27           (add           ) [ 00000000000000]
trunc_ln           (partselect    ) [ 01001111111000]
sub_ln703          (sub           ) [ 00000000000000]
add_ln703_1        (add           ) [ 01001111111000]
add_ln703_3        (add           ) [ 01001111111000]
lhs_V_2            (sext          ) [ 00000000000000]
rhs_V_2            (sext          ) [ 00000000000000]
ret_V_31           (sub           ) [ 00000000000000]
lhs_V_3            (sext          ) [ 00000000000000]
ret_V_11           (add           ) [ 00000000000000]
sext_ln1118_4      (sext          ) [ 00000000000000]
lhs_V_4            (bitconcatenate) [ 00000000000000]
mul_ln1193         (mul           ) [ 00000000000000]
ret_V_32           (sub           ) [ 00000000000000]
trunc_ln708_4      (partselect    ) [ 01001111111100]
sext_ln700_4       (sext          ) [ 00000000000000]
sext_ln700_5       (sext          ) [ 00000000000000]
mul_ln700_1        (mul           ) [ 00000000000000]
rhs_V_3            (bitconcatenate) [ 00000000000000]
ret_V_35           (add           ) [ 00000000000000]
trunc_ln708_6      (partselect    ) [ 01001111111100]
call_ret_i4        (call          ) [ 00000000000000]
outcos_V_9         (extractvalue  ) [ 01000000010000]
call_ret_i5        (call          ) [ 00000000000000]
outcos_V_2         (extractvalue  ) [ 01000000010000]
r_V_4              (sext          ) [ 01000000001000]
r_V_34             (sub           ) [ 00000000000000]
sext_ln703_6       (sext          ) [ 00000000000000]
ret_V_29           (sub           ) [ 00000000000000]
ret_V              (add           ) [ 00000000000000]
sext_ln703_7       (sext          ) [ 00000000000000]
sext_ln703_8       (sext          ) [ 00000000000000]
mul_ln703          (mul           ) [ 00000000000000]
call_ret_i6        (call          ) [ 00000000000000]
outsin_V_10        (extractvalue  ) [ 00000000000000]
rhs_V_1            (bitconcatenate) [ 00000000000000]
sext_ln728_1       (sext          ) [ 00000000000000]
ret_V_7            (sub           ) [ 01000000001000]
call_ret_i7        (call          ) [ 00000000000000]
outsin_V_11        (extractvalue  ) [ 00000000000000]
r_V_7              (sext          ) [ 00000000000000]
r_V_36             (sub           ) [ 01000000001000]
call_ret_i8        (call          ) [ 00000000000000]
outcos_V_10        (extractvalue  ) [ 00000000000000]
r_V_9              (sext          ) [ 00000000000000]
r_V_37             (mul           ) [ 01000000001000]
outsin_V_13        (extractvalue  ) [ 00000000000000]
sext_ln703_13      (sext          ) [ 00000000000000]
ret_V_13           (add           ) [ 00000000000000]
sext_ln1118_5      (sext          ) [ 00000000000000]
sext_ln1118_7      (sext          ) [ 00000000000000]
mul_ln1118         (mul           ) [ 01000000001000]
sext_ln703_15      (sext          ) [ 00000000000000]
ret_V_19           (add           ) [ 01000000001000]
call_ret_i14       (call          ) [ 00000000000000]
outsin_V_9         (extractvalue  ) [ 01000000001000]
call_ret_i         (call          ) [ 00000000000000]
outsin_V           (extractvalue  ) [ 00000000000000]
sext_ln703_4       (sext          ) [ 00000000000000]
ret_V_25           (add           ) [ 00000000000000]
call_ret_i1        (call          ) [ 00000000000000]
outcos_V           (extractvalue  ) [ 00000000000000]
sext_ln703_5       (sext          ) [ 00000000000000]
ret_V_26           (sub           ) [ 00000000000000]
add_ln1192         (add           ) [ 01000000000100]
call_ret_i2        (call          ) [ 00000000000000]
outsin_V_1         (extractvalue  ) [ 01000000000100]
call_ret_i3        (call          ) [ 00000000000000]
outsin_V_2         (extractvalue  ) [ 01000000000100]
lhs_V_1            (bitconcatenate) [ 00000000000000]
sext_ln728_2       (sext          ) [ 00000000000000]
ret_V_8            (add           ) [ 00000000000000]
sext_ln1116        (sext          ) [ 00000000000000]
sext_ln1118_2      (sext          ) [ 00000000000000]
r_V_11             (mul           ) [ 01000000000100]
call_ret_i9        (call          ) [ 00000000000000]
outsin_V_5         (extractvalue  ) [ 01000000000100]
call_ret_i10       (call          ) [ 00000000000000]
outsin_V_6         (extractvalue  ) [ 01000000000110]
outcos_V_4         (extractvalue  ) [ 01000000000111]
shl_ln1118_4       (bitconcatenate) [ 00000000000000]
shl_ln1118_5       (bitconcatenate) [ 00000000000000]
sext_ln1118_6      (sext          ) [ 00000000000000]
r_V_39             (add           ) [ 00000000000000]
lhs_V_5            (bitconcatenate) [ 00000000000000]
sext_ln703_14      (sext          ) [ 00000000000000]
ret_V_33           (sub           ) [ 00000000000000]
add_ln1192_10      (add           ) [ 00000000000000]
sext_ln1118_12     (sext          ) [ 00000000000000]
sext_ln1118_13     (sext          ) [ 00000000000000]
r_V_15             (mul           ) [ 01000000000100]
call_ret_i12       (call          ) [ 00000000000000]
outcos_V_5         (extractvalue  ) [ 01000000000100]
sext_ln1116_6      (sext          ) [ 00000000000000]
r_V_20             (mul           ) [ 00000000000000]
r_V_21             (sext          ) [ 00000000000000]
r_V_22             (mul           ) [ 00000000000000]
sext_ln1116_8      (sext          ) [ 00000000000000]
sext_ln1118_9      (sext          ) [ 00000000000000]
r_V_23             (mul           ) [ 01000000000100]
call_ret_i15       (call          ) [ 00000000000000]
outcos_V_7         (extractvalue  ) [ 01000000000100]
call_ret_i16       (call          ) [ 00000000000000]
outcos_V_8         (extractvalue  ) [ 01000000000100]
sext_ln700_1       (sext          ) [ 00000000000000]
sext_ln700_2       (sext          ) [ 00000000000000]
mul_ln700          (mul           ) [ 00000000000000]
lhs_V              (bitconcatenate) [ 00000000000000]
sext_ln728_3       (sext          ) [ 00000000000000]
add_ln700          (add           ) [ 00000000000000]
sext_ln700_3       (sext          ) [ 00000000000000]
r_V                (sext          ) [ 00000000000000]
r_V_33             (mul           ) [ 00000000000000]
rhs_V              (bitconcatenate) [ 00000000000000]
sext_ln728         (sext          ) [ 00000000000000]
ret_V_28           (add           ) [ 00000000000000]
trunc_ln708_1      (partselect    ) [ 01000000000011]
sext_ln1116_1      (sext          ) [ 00000000000000]
sext_ln1118_3      (sext          ) [ 00000000000000]
r_V_12             (mul           ) [ 01000000000010]
call_ret_i11       (call          ) [ 00000000000000]
outsin_V_12        (extractvalue  ) [ 01000000000011]
sext_ln1192_4      (sext          ) [ 00000000000000]
r_V_16             (sext          ) [ 00000000000000]
r_V_17             (mul           ) [ 00000000000000]
sext_ln1192_5      (sext          ) [ 00000000000000]
mul_ln1192_5       (mul           ) [ 01000000000010]
call_ret_i13       (call          ) [ 00000000000000]
outcos_V_6         (extractvalue  ) [ 00000000000000]
r_V_18             (sext          ) [ 00000000000000]
r_V_19             (mul           ) [ 01000000000010]
r_V_24             (sext          ) [ 00000000000000]
r_V_25             (mul           ) [ 00000000000000]
sext_ln1116_10     (sext          ) [ 00000000000000]
sext_ln1118_10     (sext          ) [ 00000000000000]
r_V_26             (mul           ) [ 01000000000010]
r_V_29             (sext          ) [ 00000000000000]
r_V_30             (mul           ) [ 01000000000010]
sext_ln1192_2      (sext          ) [ 00000000000000]
mul_ln1192_2       (mul           ) [ 01000000000001]
sext_ln1192_6      (sext          ) [ 00000000000000]
mul_ln1192_6       (mul           ) [ 01000000000001]
sext_ln1192_7      (sext          ) [ 00000000000000]
mul_ln1192_8       (mul           ) [ 00000000000000]
ret_V_40           (add           ) [ 00000000000000]
trunc_ln708_10     (partselect    ) [ 01000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000]
specinterface_ln32 (specinterface ) [ 00000000000000]
specpipeline_ln33  (specpipeline  ) [ 00000000000000]
write_ln50         (write         ) [ 00000000000000]
sext_ln1192_3      (sext          ) [ 00000000000000]
mul_ln1192_3       (mul           ) [ 00000000000000]
ret_V_30           (add           ) [ 00000000000000]
trunc_ln708_3      (partselect    ) [ 00000000000000]
write_ln51         (write         ) [ 00000000000000]
sext_ln708         (sext          ) [ 00000000000000]
write_ln52         (write         ) [ 00000000000000]
ret_V_36           (add           ) [ 00000000000000]
trunc_ln708_7      (partselect    ) [ 00000000000000]
write_ln53         (write         ) [ 00000000000000]
write_ln54         (write         ) [ 00000000000000]
ret_ln56           (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i160P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<10, 6>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i10P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="x_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="160" slack="0"/>
<pin id="172" dir="0" index="1" bw="160" slack="0"/>
<pin id="173" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln50_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="2"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/13 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln51_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/13 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln52_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/13 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln53_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln54_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="1"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_generic_sincos_10_6_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="0"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_generic_sincos_10_6_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="10" slack="0"/>
<pin id="219" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i5/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_generic_sincos_10_6_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="0"/>
<pin id="224" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i6/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_generic_sincos_10_6_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i7/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_generic_sincos_10_6_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="1"/>
<pin id="234" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i8/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_generic_sincos_10_6_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="1"/>
<pin id="239" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i14/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_generic_sincos_10_6_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="2"/>
<pin id="244" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_generic_sincos_10_6_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_generic_sincos_10_6_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_generic_sincos_10_6_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="10" slack="0"/>
<pin id="259" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_generic_sincos_10_6_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="2"/>
<pin id="264" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i9/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_generic_sincos_10_6_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i10/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_generic_sincos_10_6_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="1"/>
<pin id="274" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i12/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_generic_sincos_10_6_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="1"/>
<pin id="279" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i15/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_generic_sincos_10_6_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="1"/>
<pin id="284" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i16/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_generic_sincos_10_6_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="10" slack="1"/>
<pin id="289" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i11/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_generic_sincos_10_6_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="1"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i13/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Val2_9_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="160" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="0" index="3" bw="9" slack="0"/>
<pin id="301" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln700_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="160" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Val2_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="160" slack="0"/>
<pin id="323" dir="0" index="2" bw="9" slack="0"/>
<pin id="324" dir="0" index="3" bw="9" slack="0"/>
<pin id="325" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="160" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln51_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="160" slack="0"/>
<pin id="342" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sub_ln703_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Val2_20_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="160" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_20/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="rhs_V_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="14" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln708_8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="14" slack="0"/>
<pin id="373" dir="0" index="2" bw="4" slack="0"/>
<pin id="374" dir="0" index="3" bw="5" slack="0"/>
<pin id="375" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln703_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln1192_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln1192_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="1"/>
<pin id="387" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln1192_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="10" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln703_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="1"/>
<pin id="397" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="13" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="1"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1118_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="0"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln1118_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="10" slack="1"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln1118_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="11" slack="0"/>
<pin id="420" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="r_V_35_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_35/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln708_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="14" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="0" index="3" bw="5" slack="0"/>
<pin id="433" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln1118_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="13" slack="0"/>
<pin id="442" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="r_V_38_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="0"/>
<pin id="447" dir="0" index="1" bw="11" slack="0"/>
<pin id="448" dir="1" index="2" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_38/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln1118_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="1"/>
<pin id="453" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln708_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="14" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln708_9_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="0" index="1" bw="14" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="r_V_40_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="0"/>
<pin id="474" dir="0" index="1" bw="10" slack="0"/>
<pin id="475" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_40/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="shl_ln1118_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="1"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln1118_11_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="0"/>
<pin id="487" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="r_V_41_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="0"/>
<pin id="492" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_41/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln1192_18_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="0" index="1" bw="14" slack="0"/>
<pin id="498" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="ret_V_39_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="14" slack="0"/>
<pin id="504" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln708_s_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="14" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="0" index="3" bw="5" slack="0"/>
<pin id="512" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="r_V_31_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="10" slack="2"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_31/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="r_V_32_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="0" index="1" bw="10" slack="2"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_32/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sext_ln703_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="11" slack="0"/>
<pin id="533" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln703_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="11" slack="0"/>
<pin id="537" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="ret_V_24_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="0" index="1" bw="11" slack="0"/>
<pin id="542" dir="1" index="2" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_24/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln703_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="2"/>
<pin id="547" dir="0" index="1" bw="10" slack="2"/>
<pin id="548" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="ret_V_27_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="0"/>
<pin id="552" dir="0" index="1" bw="14" slack="1"/>
<pin id="553" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="0"/>
<pin id="557" dir="0" index="1" bw="14" slack="0"/>
<pin id="558" dir="0" index="2" bw="4" slack="0"/>
<pin id="559" dir="0" index="3" bw="5" slack="0"/>
<pin id="560" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln703_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="2"/>
<pin id="568" dir="0" index="1" bw="10" slack="2"/>
<pin id="569" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln703_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln703_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="2"/>
<pin id="580" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="lhs_V_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="2"/>
<pin id="585" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="rhs_V_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="2"/>
<pin id="588" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="ret_V_31_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_31/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="lhs_V_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="ret_V_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="11" slack="0"/>
<pin id="602" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln1118_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="0"/>
<pin id="607" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="lhs_V_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="0"/>
<pin id="611" dir="0" index="1" bw="10" slack="2"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln708_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="14" slack="0"/>
<pin id="619" dir="0" index="2" bw="4" slack="0"/>
<pin id="620" dir="0" index="3" bw="5" slack="0"/>
<pin id="621" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln700_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="2"/>
<pin id="627" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln700_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="1"/>
<pin id="630" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="rhs_V_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="18" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="2"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln708_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="18" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="outcos_V_9_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="12" slack="0"/>
<pin id="649" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_9/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="outcos_V_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="0"/>
<pin id="653" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_2/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="r_V_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="8"/>
<pin id="657" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="r_V_34_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_34/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln703_6_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="1"/>
<pin id="666" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="ret_V_29_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="0"/>
<pin id="669" dir="0" index="1" bw="6" slack="0"/>
<pin id="670" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="ret_V_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="7" slack="0"/>
<pin id="675" dir="0" index="1" bw="11" slack="0"/>
<pin id="676" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln703_7_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="0"/>
<pin id="681" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/9 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln703_8_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="1"/>
<pin id="685" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="outsin_V_10_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="0"/>
<pin id="688" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_10/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="rhs_V_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="0" index="1" bw="6" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sext_ln728_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="outsin_V_11_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_11/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="r_V_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/9 "/>
</bind>
</comp>

<comp id="710" class="1004" name="r_V_36_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="6" slack="0"/>
<pin id="713" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_36/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="outcos_V_10_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_10/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="r_V_9_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="r_V_37_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="0" index="1" bw="6" slack="0"/>
<pin id="727" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="outsin_V_13_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="0"/>
<pin id="732" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_13/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln703_13_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_13/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="ret_V_13_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="0" index="1" bw="6" slack="0"/>
<pin id="741" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/9 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln1118_5_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="0"/>
<pin id="746" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sext_ln1118_7_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="mul_ln1118_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="0" index="1" bw="7" slack="0"/>
<pin id="755" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln703_15_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="0"/>
<pin id="760" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_15/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="ret_V_19_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="0"/>
<pin id="764" dir="0" index="1" bw="6" slack="0"/>
<pin id="765" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="outsin_V_9_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_9/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="outsin_V_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="0"/>
<pin id="774" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V/10 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln703_4_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="0"/>
<pin id="778" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="ret_V_25_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="0"/>
<pin id="782" dir="0" index="1" bw="10" slack="1"/>
<pin id="783" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/10 "/>
</bind>
</comp>

<comp id="785" class="1004" name="outcos_V_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="0"/>
<pin id="787" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln703_5_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="0"/>
<pin id="791" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/10 "/>
</bind>
</comp>

<comp id="793" class="1004" name="ret_V_26_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="11" slack="0"/>
<pin id="795" dir="0" index="1" bw="6" slack="0"/>
<pin id="796" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_26/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln1192_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="0" index="1" bw="11" slack="0"/>
<pin id="802" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="outsin_V_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_1/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="outsin_V_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="12" slack="0"/>
<pin id="811" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_2/10 "/>
</bind>
</comp>

<comp id="813" class="1004" name="lhs_V_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="11" slack="0"/>
<pin id="815" dir="0" index="1" bw="7" slack="1"/>
<pin id="816" dir="0" index="2" bw="1" slack="0"/>
<pin id="817" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln728_2_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="11" slack="0"/>
<pin id="822" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="ret_V_8_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="12" slack="1"/>
<pin id="826" dir="0" index="1" bw="11" slack="0"/>
<pin id="827" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="sext_ln1116_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="1"/>
<pin id="831" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sext_ln1118_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="0"/>
<pin id="834" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="outsin_V_5_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="12" slack="0"/>
<pin id="838" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_5/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="outsin_V_6_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="0"/>
<pin id="842" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_6/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="outcos_V_4_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="12" slack="0"/>
<pin id="846" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_4/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="shl_ln1118_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="15" slack="0"/>
<pin id="850" dir="0" index="1" bw="12" slack="1"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="shl_ln1118_5_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="13" slack="0"/>
<pin id="857" dir="0" index="1" bw="12" slack="1"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln1118_6_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="0"/>
<pin id="864" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="r_V_39_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="13" slack="0"/>
<pin id="868" dir="0" index="1" bw="15" slack="0"/>
<pin id="869" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_39/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="lhs_V_5_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="18" slack="0"/>
<pin id="874" dir="0" index="1" bw="14" slack="8"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/10 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sext_ln703_14_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="15" slack="0"/>
<pin id="881" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_14/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="ret_V_33_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="18" slack="0"/>
<pin id="885" dir="0" index="1" bw="15" slack="0"/>
<pin id="886" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_33/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln1192_10_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="0"/>
<pin id="891" dir="0" index="1" bw="18" slack="0"/>
<pin id="892" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_10/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln1118_12_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="18" slack="0"/>
<pin id="897" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/10 "/>
</bind>
</comp>

<comp id="899" class="1004" name="sext_ln1118_13_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="12" slack="1"/>
<pin id="901" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/10 "/>
</bind>
</comp>

<comp id="902" class="1004" name="outcos_V_5_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="12" slack="0"/>
<pin id="904" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_5/10 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln1116_6_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="1"/>
<pin id="908" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/10 "/>
</bind>
</comp>

<comp id="909" class="1004" name="r_V_20_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="0" index="1" bw="7" slack="0"/>
<pin id="912" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="r_V_21_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="1"/>
<pin id="917" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_21/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="r_V_22_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="0"/>
<pin id="920" dir="0" index="1" bw="6" slack="0"/>
<pin id="921" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/10 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln1116_8_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="14" slack="0"/>
<pin id="926" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/10 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sext_ln1118_9_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="12" slack="0"/>
<pin id="930" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="932" class="1004" name="outcos_V_7_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="12" slack="0"/>
<pin id="934" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_7/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="outcos_V_8_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="12" slack="0"/>
<pin id="938" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_8/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln700_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="11" slack="1"/>
<pin id="942" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/11 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln700_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="1"/>
<pin id="945" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/11 "/>
</bind>
</comp>

<comp id="946" class="1004" name="lhs_V_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="0" index="1" bw="12" slack="8"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln728_3_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="0"/>
<pin id="955" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="sext_ln700_3_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="17" slack="0"/>
<pin id="959" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/11 "/>
</bind>
</comp>

<comp id="960" class="1004" name="r_V_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="1"/>
<pin id="962" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="963" class="1004" name="r_V_33_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="0"/>
<pin id="965" dir="0" index="1" bw="6" slack="0"/>
<pin id="966" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/11 "/>
</bind>
</comp>

<comp id="969" class="1004" name="rhs_V_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="16" slack="0"/>
<pin id="971" dir="0" index="1" bw="12" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/11 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln728_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="0"/>
<pin id="979" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="ret_V_28_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="17" slack="0"/>
<pin id="983" dir="0" index="1" bw="16" slack="0"/>
<pin id="984" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/11 "/>
</bind>
</comp>

<comp id="987" class="1004" name="trunc_ln708_1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="10" slack="0"/>
<pin id="989" dir="0" index="1" bw="18" slack="0"/>
<pin id="990" dir="0" index="2" bw="5" slack="0"/>
<pin id="991" dir="0" index="3" bw="6" slack="0"/>
<pin id="992" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/11 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln1116_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="28" slack="1"/>
<pin id="999" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sext_ln1118_3_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="6" slack="1"/>
<pin id="1002" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="outsin_V_12_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="12" slack="0"/>
<pin id="1005" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_12/11 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sext_ln1192_4_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="30" slack="1"/>
<pin id="1009" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/11 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="r_V_16_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="6" slack="1"/>
<pin id="1012" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/11 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="r_V_17_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="6" slack="0"/>
<pin id="1015" dir="0" index="1" bw="6" slack="0"/>
<pin id="1016" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln1192_5_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="12" slack="0"/>
<pin id="1021" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="mul_ln1192_5_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="12" slack="0"/>
<pin id="1025" dir="0" index="1" bw="30" slack="0"/>
<pin id="1026" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/11 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="outcos_V_6_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="12" slack="0"/>
<pin id="1031" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_6/11 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="r_V_18_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="0"/>
<pin id="1035" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_18/11 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="r_V_19_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="0"/>
<pin id="1039" dir="0" index="1" bw="6" slack="0"/>
<pin id="1040" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/11 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="r_V_24_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="6" slack="1"/>
<pin id="1045" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_24/11 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="r_V_25_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="0"/>
<pin id="1048" dir="0" index="1" bw="6" slack="0"/>
<pin id="1049" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/11 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="sext_ln1116_10_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="26" slack="1"/>
<pin id="1054" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/11 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln1118_10_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="12" slack="0"/>
<pin id="1057" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/11 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="r_V_29_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="6" slack="1"/>
<pin id="1061" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_29/11 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="r_V_30_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="0" index="1" bw="6" slack="0"/>
<pin id="1065" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln1192_2_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="6" slack="2"/>
<pin id="1070" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/12 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="mul_ln1192_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="6" slack="0"/>
<pin id="1073" dir="0" index="1" bw="34" slack="1"/>
<pin id="1074" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/12 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sext_ln1192_6_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="12" slack="1"/>
<pin id="1078" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/12 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="mul_ln1192_6_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="12" slack="0"/>
<pin id="1081" dir="0" index="1" bw="42" slack="1"/>
<pin id="1082" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/12 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sext_ln1192_7_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="12" slack="1"/>
<pin id="1086" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/12 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="mul_ln1192_8_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="12" slack="0"/>
<pin id="1089" dir="0" index="1" bw="38" slack="1"/>
<pin id="1090" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/12 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="ret_V_40_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="33" slack="0"/>
<pin id="1094" dir="0" index="1" bw="38" slack="0"/>
<pin id="1095" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/12 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="trunc_ln708_10_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="10" slack="0"/>
<pin id="1100" dir="0" index="1" bw="38" slack="0"/>
<pin id="1101" dir="0" index="2" bw="6" slack="0"/>
<pin id="1102" dir="0" index="3" bw="7" slack="0"/>
<pin id="1103" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/12 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln1192_3_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="6" slack="3"/>
<pin id="1110" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/13 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="mul_ln1192_3_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="6" slack="0"/>
<pin id="1113" dir="0" index="1" bw="34" slack="1"/>
<pin id="1114" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/13 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="ret_V_30_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="29" slack="0"/>
<pin id="1118" dir="0" index="1" bw="34" slack="0"/>
<pin id="1119" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/13 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="trunc_ln708_3_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="10" slack="0"/>
<pin id="1124" dir="0" index="1" bw="34" slack="0"/>
<pin id="1125" dir="0" index="2" bw="6" slack="0"/>
<pin id="1126" dir="0" index="3" bw="7" slack="0"/>
<pin id="1127" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/13 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln708_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="6" slack="2"/>
<pin id="1135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/13 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="ret_V_36_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="37" slack="0"/>
<pin id="1139" dir="0" index="1" bw="42" slack="1"/>
<pin id="1140" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/13 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="trunc_ln708_7_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="0"/>
<pin id="1144" dir="0" index="1" bw="42" slack="0"/>
<pin id="1145" dir="0" index="2" bw="7" slack="0"/>
<pin id="1146" dir="0" index="3" bw="7" slack="0"/>
<pin id="1147" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/13 "/>
</bind>
</comp>

<comp id="1153" class="1007" name="grp_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="14" slack="0"/>
<pin id="1155" dir="0" index="1" bw="10" slack="0"/>
<pin id="1156" dir="0" index="2" bw="14" slack="0"/>
<pin id="1157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_2/1 ret_V_37/1 "/>
</bind>
</comp>

<comp id="1162" class="1007" name="grp_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="14" slack="0"/>
<pin id="1164" dir="0" index="1" bw="10" slack="0"/>
<pin id="1165" dir="0" index="2" bw="14" slack="0"/>
<pin id="1166" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/2 add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="1170" class="1007" name="grp_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="14" slack="0"/>
<pin id="1172" dir="0" index="1" bw="10" slack="0"/>
<pin id="1173" dir="0" index="2" bw="14" slack="0"/>
<pin id="1174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/2 ret_V_34/2 "/>
</bind>
</comp>

<comp id="1179" class="1007" name="grp_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="0"/>
<pin id="1181" dir="0" index="1" bw="10" slack="0"/>
<pin id="1182" dir="0" index="2" bw="16" slack="0"/>
<pin id="1183" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/2 ret_V_16/2 "/>
</bind>
</comp>

<comp id="1187" class="1007" name="grp_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="14" slack="0"/>
<pin id="1189" dir="0" index="1" bw="10" slack="0"/>
<pin id="1190" dir="0" index="2" bw="14" slack="0"/>
<pin id="1191" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/2 ret_V_38/2 "/>
</bind>
</comp>

<comp id="1196" class="1007" name="grp_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="12" slack="0"/>
<pin id="1198" dir="0" index="1" bw="12" slack="0"/>
<pin id="1199" dir="0" index="2" bw="14" slack="0"/>
<pin id="1200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/3 ret_V_32/3 "/>
</bind>
</comp>

<comp id="1205" class="1007" name="grp_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="10" slack="0"/>
<pin id="1207" dir="0" index="1" bw="16" slack="0"/>
<pin id="1208" dir="0" index="2" bw="18" slack="0"/>
<pin id="1209" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_1/3 ret_V_35/3 "/>
</bind>
</comp>

<comp id="1214" class="1007" name="grp_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="6" slack="0"/>
<pin id="1216" dir="0" index="1" bw="11" slack="0"/>
<pin id="1217" dir="0" index="2" bw="10" slack="0"/>
<pin id="1218" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln703/9 ret_V_7/9 "/>
</bind>
</comp>

<comp id="1222" class="1007" name="r_V_11_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="12" slack="0"/>
<pin id="1224" dir="0" index="1" bw="16" slack="0"/>
<pin id="1225" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/10 "/>
</bind>
</comp>

<comp id="1228" class="1007" name="r_V_15_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="12" slack="0"/>
<pin id="1230" dir="0" index="1" bw="18" slack="0"/>
<pin id="1231" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/10 "/>
</bind>
</comp>

<comp id="1234" class="1007" name="r_V_23_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="12" slack="0"/>
<pin id="1236" dir="0" index="1" bw="14" slack="0"/>
<pin id="1237" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/10 "/>
</bind>
</comp>

<comp id="1240" class="1007" name="grp_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="6" slack="0"/>
<pin id="1242" dir="0" index="1" bw="11" slack="0"/>
<pin id="1243" dir="0" index="2" bw="16" slack="0"/>
<pin id="1244" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700/11 add_ln700/11 "/>
</bind>
</comp>

<comp id="1249" class="1007" name="r_V_12_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="6" slack="0"/>
<pin id="1251" dir="0" index="1" bw="28" slack="0"/>
<pin id="1252" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/11 "/>
</bind>
</comp>

<comp id="1255" class="1007" name="r_V_26_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="12" slack="0"/>
<pin id="1257" dir="0" index="1" bw="26" slack="0"/>
<pin id="1258" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/11 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="p_Val2_9_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="10" slack="1"/>
<pin id="1263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="p_Val2_3_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="2"/>
<pin id="1273" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="p_Val2_2_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="10" slack="1"/>
<pin id="1279" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="p_Val2_4_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="10" slack="1"/>
<pin id="1288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="trunc_ln51_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="10" slack="1"/>
<pin id="1297" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="sub_ln703_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="10" slack="1"/>
<pin id="1302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="p_Val2_20_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="10" slack="1"/>
<pin id="1307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="trunc_ln708_8_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="10" slack="1"/>
<pin id="1317" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="add_ln1192_2_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="14" slack="1"/>
<pin id="1322" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_2 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="add_ln703_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="10" slack="1"/>
<pin id="1327" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="trunc_ln708_2_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="10" slack="1"/>
<pin id="1332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="r_V_38_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="14" slack="8"/>
<pin id="1337" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="r_V_38 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="trunc_ln708_5_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="10" slack="1"/>
<pin id="1342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="ret_V_16_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="16" slack="1"/>
<pin id="1347" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln708_9_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="10" slack="1"/>
<pin id="1352" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="trunc_ln708_s_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="10" slack="1"/>
<pin id="1357" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1360" class="1005" name="ret_V_24_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="12" slack="8"/>
<pin id="1362" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="ret_V_24 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="add_ln703_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="10" slack="1"/>
<pin id="1367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="trunc_ln_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="10" slack="1"/>
<pin id="1372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1375" class="1005" name="add_ln703_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="10" slack="1"/>
<pin id="1377" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="add_ln703_3_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="10" slack="1"/>
<pin id="1382" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="trunc_ln708_4_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="10" slack="1"/>
<pin id="1387" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="trunc_ln708_6_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="10" slack="1"/>
<pin id="1392" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="outcos_V_9_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="6" slack="1"/>
<pin id="1397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_9 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="outcos_V_2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="6" slack="1"/>
<pin id="1402" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_2 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="r_V_4_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="11" slack="1"/>
<pin id="1407" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="ret_V_7_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="16" slack="1"/>
<pin id="1412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="r_V_36_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="7" slack="1"/>
<pin id="1417" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="r_V_37_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="12" slack="1"/>
<pin id="1422" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="mul_ln1118_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="12" slack="1"/>
<pin id="1428" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="ret_V_19_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="7" slack="1"/>
<pin id="1434" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="outsin_V_9_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="6" slack="1"/>
<pin id="1439" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="add_ln1192_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="11" slack="1"/>
<pin id="1444" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="outsin_V_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="6" slack="1"/>
<pin id="1449" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_1 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="outsin_V_2_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="6" slack="1"/>
<pin id="1454" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_2 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="r_V_11_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="28" slack="1"/>
<pin id="1459" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="outsin_V_5_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="6" slack="1"/>
<pin id="1464" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="outsin_V_6_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="6" slack="2"/>
<pin id="1469" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="outcos_V_4_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="6" slack="3"/>
<pin id="1474" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="outcos_V_4 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="r_V_15_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="30" slack="1"/>
<pin id="1479" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="outcos_V_5_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="6" slack="1"/>
<pin id="1484" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_5 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="r_V_23_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="26" slack="1"/>
<pin id="1489" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="outcos_V_7_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="6" slack="1"/>
<pin id="1494" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_7 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="outcos_V_8_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="6" slack="1"/>
<pin id="1499" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_8 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="trunc_ln708_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="10" slack="2"/>
<pin id="1504" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="r_V_12_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="34" slack="1"/>
<pin id="1509" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="outsin_V_12_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="6" slack="2"/>
<pin id="1514" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_12 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="mul_ln1192_5_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="42" slack="1"/>
<pin id="1519" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_5 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="r_V_19_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="12" slack="1"/>
<pin id="1524" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="r_V_26_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="38" slack="1"/>
<pin id="1529" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="r_V_30_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="12" slack="1"/>
<pin id="1534" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="mul_ln1192_2_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="34" slack="1"/>
<pin id="1539" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="mul_ln1192_6_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="42" slack="1"/>
<pin id="1544" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="trunc_ln708_10_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="10" slack="1"/>
<pin id="1549" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="152" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="152" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="152" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="152" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="152" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="170" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="170" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="170" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="24" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="170" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="170" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="349"><net_src comp="296" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="310" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="170" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="352" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="54" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="394" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="58" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="60" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="407" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="438"><net_src comp="428" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="407" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="418" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="46" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="407" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="382" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="56" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="451" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="472" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="78" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="44" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="48" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="522"><net_src comp="60" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="60" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="517" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="524" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="531" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="545" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="554"><net_src comp="80" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="44" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="46" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="48" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="565"><net_src comp="555" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="574"><net_src comp="82" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="570" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="577" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="593"><net_src comp="583" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="40" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="46" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="636"><net_src comp="88" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="90" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="92" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="94" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="96" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="650"><net_src comp="211" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="216" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="662"><net_src comp="98" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="671"><net_src comp="658" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="664" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="100" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="221" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="42" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="226" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="104" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="231" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="231" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="106" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="734" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="738" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="744" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="716" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="108" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="236" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="241" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="246" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="780" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="110" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="251" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="256" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="112" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="42" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="813" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="261" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="266" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="241" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="853"><net_src comp="114" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="58" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="116" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="62" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="855" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="848" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="877"><net_src comp="118" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="42" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="882"><net_src comp="866" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="872" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="120" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="883" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="905"><net_src comp="271" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="906" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="909" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="918" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="276" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="281" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="951"><net_src comp="122" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="42" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="956"><net_src comp="946" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="967"><net_src comp="960" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="960" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="974"><net_src comp="122" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="963" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="42" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="969" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="957" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="92" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="981" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="94" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="96" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1006"><net_src comp="286" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="1013" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1007" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="291" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1050"><net_src comp="1043" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1058"><net_src comp="1046" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1075"><net_src comp="1068" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1083"><net_src comp="1076" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1091"><net_src comp="1084" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="124" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1104"><net_src comp="126" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="128" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1107"><net_src comp="130" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1115"><net_src comp="1108" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="154" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1111" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1128"><net_src comp="156" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1130"><net_src comp="158" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1131"><net_src comp="160" pin="0"/><net_sink comp="1122" pin=3"/></net>

<net id="1132"><net_src comp="1122" pin="4"/><net_sink comp="183" pin=2"/></net>

<net id="1136"><net_src comp="1133" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1141"><net_src comp="162" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1148"><net_src comp="164" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1137" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="166" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="168" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1152"><net_src comp="1142" pin="4"/><net_sink comp="197" pin=2"/></net>

<net id="1158"><net_src comp="38" pin="0"/><net_sink comp="1153" pin=0"/></net>

<net id="1159"><net_src comp="306" pin="1"/><net_sink comp="1153" pin=1"/></net>

<net id="1160"><net_src comp="362" pin="3"/><net_sink comp="1153" pin=2"/></net>

<net id="1161"><net_src comp="1153" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="1167"><net_src comp="50" pin="0"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="382" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="388" pin="2"/><net_sink comp="1162" pin=2"/></net>

<net id="1175"><net_src comp="66" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="451" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="68" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1178"><net_src comp="1170" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="1184"><net_src comp="70" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="379" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="72" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1192"><net_src comp="74" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="451" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1194"><net_src comp="76" pin="0"/><net_sink comp="1187" pin=2"/></net>

<net id="1195"><net_src comp="1187" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="1201"><net_src comp="605" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="605" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="609" pin="3"/><net_sink comp="1196" pin=2"/></net>

<net id="1204"><net_src comp="1196" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="1210"><net_src comp="625" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="628" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1212"><net_src comp="631" pin="3"/><net_sink comp="1205" pin=2"/></net>

<net id="1213"><net_src comp="1205" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="1219"><net_src comp="683" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1220"><net_src comp="679" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1221"><net_src comp="698" pin="1"/><net_sink comp="1214" pin=2"/></net>

<net id="1226"><net_src comp="832" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1227"><net_src comp="829" pin="1"/><net_sink comp="1222" pin=1"/></net>

<net id="1232"><net_src comp="899" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1233"><net_src comp="895" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1238"><net_src comp="928" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="924" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1245"><net_src comp="943" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="940" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1247"><net_src comp="953" pin="1"/><net_sink comp="1240" pin=2"/></net>

<net id="1248"><net_src comp="1240" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="1253"><net_src comp="1000" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="997" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="1055" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="1052" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1264"><net_src comp="296" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1266"><net_src comp="1261" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="1267"><net_src comp="1261" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1268"><net_src comp="1261" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1269"><net_src comp="1261" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1270"><net_src comp="1261" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1274"><net_src comp="310" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1280"><net_src comp="320" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1284"><net_src comp="1277" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1285"><net_src comp="1277" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1289"><net_src comp="330" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1292"><net_src comp="1286" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1293"><net_src comp="1286" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1294"><net_src comp="1286" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1298"><net_src comp="340" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1303"><net_src comp="345" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1308"><net_src comp="352" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1311"><net_src comp="1305" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1312"><net_src comp="1305" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1313"><net_src comp="1305" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1314"><net_src comp="1305" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1318"><net_src comp="370" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1323"><net_src comp="1162" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1328"><net_src comp="394" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1333"><net_src comp="428" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1338"><net_src comp="445" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="1343"><net_src comp="454" pin="4"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1348"><net_src comp="1179" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1353"><net_src comp="463" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1358"><net_src comp="507" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1363"><net_src comp="539" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1368"><net_src comp="545" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1373"><net_src comp="555" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1378"><net_src comp="570" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1383"><net_src comp="577" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1388"><net_src comp="616" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1393"><net_src comp="638" pin="4"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1398"><net_src comp="647" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1403"><net_src comp="651" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1408"><net_src comp="655" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1413"><net_src comp="1214" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1418"><net_src comp="710" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1423"><net_src comp="724" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1429"><net_src comp="752" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1435"><net_src comp="762" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1440"><net_src comp="768" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1445"><net_src comp="799" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1450"><net_src comp="805" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1455"><net_src comp="809" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1460"><net_src comp="1222" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1465"><net_src comp="836" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1470"><net_src comp="840" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1475"><net_src comp="844" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1480"><net_src comp="1228" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1485"><net_src comp="902" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1490"><net_src comp="1234" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1495"><net_src comp="932" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1500"><net_src comp="936" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1505"><net_src comp="987" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1510"><net_src comp="1249" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1515"><net_src comp="1003" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1520"><net_src comp="1023" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1525"><net_src comp="1037" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1530"><net_src comp="1255" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1535"><net_src comp="1062" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1540"><net_src comp="1071" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1545"><net_src comp="1079" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1550"><net_src comp="1098" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="204" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {13 }
	Port: y_1_V | {13 }
	Port: y_2_V | {13 }
	Port: y_3_V | {13 }
	Port: y_4_V | {13 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln700 : 1
		call_ret_i4 : 1
		sub_ln703_1 : 1
		call_ret_i5 : 2
		mul_ln700_2 : 2
		rhs_V_4 : 1
		ret_V_37 : 3
		trunc_ln708_8 : 4
	State 2
		mul_ln1192 : 1
		mul_ln1192_1 : 1
		add_ln1192_2 : 2
		call_ret_i6 : 1
		sext_ln1118 : 1
		sext_ln1118_1 : 1
		r_V_35 : 2
		trunc_ln708_2 : 3
		call_ret_i7 : 4
		sub_ln1118 : 2
		r_V_38 : 3
		mul_ln1192_4 : 1
		ret_V_34 : 2
		trunc_ln708_5 : 3
		mul_ln703_1 : 1
		ret_V_16 : 2
		mul_ln1192_7 : 1
		ret_V_38 : 2
		trunc_ln708_9 : 3
		r_V_40 : 2
		sext_ln1118_11 : 1
		r_V_41 : 2
		add_ln1192_18 : 3
		ret_V_39 : 4
		trunc_ln708_s : 5
	State 3
		sext_ln703_1 : 1
		sext_ln703_2 : 1
		ret_V_24 : 2
		call_ret_i1 : 1
		trunc_ln : 1
		call_ret_i2 : 2
		add_ln703_1 : 1
		call_ret_i3 : 2
		call_ret_i10 : 1
		ret_V_31 : 1
		lhs_V_3 : 2
		ret_V_11 : 3
		sext_ln1118_4 : 4
		mul_ln1193 : 5
		ret_V_32 : 6
		trunc_ln708_4 : 7
		mul_ln700_1 : 1
		ret_V_35 : 2
		trunc_ln708_6 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
		outcos_V_9 : 1
		outcos_V_2 : 1
	State 9
		r_V_34 : 1
		ret_V_29 : 2
		ret_V : 3
		sext_ln703_7 : 4
		mul_ln703 : 5
		outsin_V_10 : 1
		rhs_V_1 : 2
		sext_ln728_1 : 3
		ret_V_7 : 6
		outsin_V_11 : 1
		r_V_7 : 2
		r_V_36 : 3
		outcos_V_10 : 1
		r_V_9 : 2
		r_V_37 : 3
		outsin_V_13 : 1
		sext_ln703_13 : 2
		ret_V_13 : 3
		sext_ln1118_5 : 4
		sext_ln1118_7 : 4
		mul_ln1118 : 5
		sext_ln703_15 : 2
		ret_V_19 : 3
		outsin_V_9 : 1
	State 10
		outsin_V : 1
		sext_ln703_4 : 2
		ret_V_25 : 3
		outcos_V : 1
		sext_ln703_5 : 2
		ret_V_26 : 4
		add_ln1192 : 5
		outsin_V_1 : 1
		outsin_V_2 : 1
		sext_ln728_2 : 1
		ret_V_8 : 2
		sext_ln1118_2 : 3
		r_V_11 : 4
		outsin_V_5 : 1
		outsin_V_6 : 1
		outcos_V_4 : 1
		sext_ln1118_6 : 1
		r_V_39 : 2
		sext_ln703_14 : 3
		ret_V_33 : 4
		add_ln1192_10 : 5
		sext_ln1118_12 : 6
		r_V_15 : 7
		outcos_V_5 : 1
		r_V_20 : 1
		r_V_22 : 1
		sext_ln1116_8 : 2
		sext_ln1118_9 : 2
		r_V_23 : 3
		outcos_V_7 : 1
		outcos_V_8 : 1
	State 11
		mul_ln700 : 1
		sext_ln728_3 : 1
		add_ln700 : 2
		sext_ln700_3 : 3
		r_V_33 : 1
		rhs_V : 2
		sext_ln728 : 3
		ret_V_28 : 4
		trunc_ln708_1 : 5
		r_V_12 : 1
		outsin_V_12 : 1
		r_V_17 : 1
		sext_ln1192_5 : 2
		mul_ln1192_5 : 3
		outcos_V_6 : 1
		r_V_18 : 2
		r_V_19 : 3
		r_V_25 : 1
		sext_ln1118_10 : 2
		r_V_26 : 3
		r_V_30 : 1
	State 12
		mul_ln1192_2 : 1
		mul_ln1192_6 : 1
		mul_ln1192_8 : 1
		ret_V_40 : 2
		trunc_ln708_10 : 3
	State 13
		mul_ln1192_3 : 1
		ret_V_30 : 2
		trunc_ln708_3 : 3
		write_ln51 : 4
		write_ln52 : 1
		trunc_ln708_7 : 1
		write_ln53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_10_6_s_fu_211 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_216 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_221 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_226 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_231 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_236 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_241 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_246 |    2    |   170   |   1582  |
|   call   | grp_generic_sincos_10_6_s_fu_251 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_256 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_261 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_266 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_271 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_276 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_281 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_286 |    2    |   170   |   1582  |
|          | grp_generic_sincos_10_6_s_fu_291 |    2    |   170   |   1582  |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln703_2_fu_394        |    0    |    0    |    17   |
|          |       add_ln1192_18_fu_495       |    0    |    0    |    18   |
|          |          ret_V_39_fu_501         |    0    |    0    |    18   |
|          |         add_ln703_fu_545         |    0    |    0    |    17   |
|          |          ret_V_27_fu_550         |    0    |    0    |    21   |
|          |        add_ln703_1_fu_570        |    0    |    0    |    18   |
|          |        add_ln703_3_fu_577        |    0    |    0    |    17   |
|          |          ret_V_11_fu_599         |    0    |    0    |    18   |
|          |           ret_V_fu_673           |    0    |    0    |    18   |
|    add   |          ret_V_13_fu_738         |    0    |    0    |    15   |
|          |          ret_V_19_fu_762         |    0    |    0    |    15   |
|          |          ret_V_25_fu_780         |    0    |    0    |    17   |
|          |         add_ln1192_fu_799        |    0    |    0    |    18   |
|          |          ret_V_8_fu_824          |    0    |    0    |    19   |
|          |           r_V_39_fu_866          |    0    |    0    |    22   |
|          |       add_ln1192_10_fu_889       |    0    |    0    |    18   |
|          |          ret_V_28_fu_981         |    0    |    0    |    24   |
|          |         ret_V_40_fu_1092         |    0    |    0    |    45   |
|          |         ret_V_30_fu_1116         |    0    |    0    |    41   |
|          |         ret_V_36_fu_1137         |    0    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|
|          |        mul_ln1192_1_fu_388       |    0    |    0    |    62   |
|          |           r_V_37_fu_724          |    0    |    0    |    23   |
|          |         mul_ln1118_fu_752        |    0    |    0    |    33   |
|          |           r_V_20_fu_909          |    0    |    0    |    33   |
|          |           r_V_22_fu_918          |    0    |    0    |    23   |
|          |           r_V_33_fu_963          |    0    |    0    |    23   |
|          |          r_V_17_fu_1013          |    0    |    0    |    23   |
|          |       mul_ln1192_5_fu_1023       |    2    |    0    |    30   |
|          |          r_V_19_fu_1037          |    0    |    0    |    23   |
|    mul   |          r_V_25_fu_1046          |    0    |    0    |    23   |
|          |          r_V_30_fu_1062          |    0    |    0    |    23   |
|          |       mul_ln1192_2_fu_1071       |    2    |    0    |    22   |
|          |       mul_ln1192_6_fu_1079       |    2    |    0    |    26   |
|          |       mul_ln1192_8_fu_1087       |    2    |    0    |    26   |
|          |       mul_ln1192_3_fu_1111       |    2    |    0    |    22   |
|          |          r_V_11_fu_1222          |    1    |    0    |    0    |
|          |          r_V_15_fu_1228          |    1    |    0    |    0    |
|          |          r_V_23_fu_1234          |    1    |    0    |    0    |
|          |          r_V_12_fu_1249          |    1    |    0    |    0    |
|          |          r_V_26_fu_1255          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sub_ln703_1_fu_345        |    0    |    0    |    17   |
|          |           r_V_35_fu_422          |    0    |    0    |    20   |
|          |         sub_ln1118_fu_439        |    0    |    0    |    18   |
|          |           r_V_38_fu_445          |    0    |    0    |    18   |
|          |           r_V_40_fu_472          |    0    |    0    |    20   |
|          |           r_V_41_fu_489          |    0    |    0    |    20   |
|    sub   |          ret_V_24_fu_539         |    0    |    0    |    18   |
|          |         sub_ln703_fu_566         |    0    |    0    |    18   |
|          |          ret_V_31_fu_589         |    0    |    0    |    17   |
|          |           r_V_34_fu_658          |    0    |    0    |    17   |
|          |          ret_V_29_fu_667         |    0    |    0    |    18   |
|          |           r_V_36_fu_710          |    0    |    0    |    15   |
|          |          ret_V_26_fu_793         |    0    |    0    |    18   |
|          |          ret_V_33_fu_883         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1153           |    1    |    0    |    0    |
|          |            grp_fu_1162           |    1    |    0    |    0    |
|          |            grp_fu_1170           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1179           |    1    |    0    |    0    |
|          |            grp_fu_1187           |    1    |    0    |    0    |
|          |            grp_fu_1205           |    1    |    0    |    0    |
|          |            grp_fu_1240           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mulsub  |            grp_fu_1196           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mul_sub |            grp_fu_1214           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_170       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_176     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_183     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_190     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_197     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_204     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_9_fu_296         |    0    |    0    |    0    |
|          |          p_Val2_3_fu_310         |    0    |    0    |    0    |
|          |          p_Val2_2_fu_320         |    0    |    0    |    0    |
|          |          p_Val2_4_fu_330         |    0    |    0    |    0    |
|          |         p_Val2_20_fu_352         |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_370       |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_428       |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_454       |    0    |    0    |    0    |
|partselect|       trunc_ln708_9_fu_463       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_507       |    0    |    0    |    0    |
|          |          trunc_ln_fu_555         |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_616       |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_638       |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_987       |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_1098      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1122      |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_1142      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln700_fu_306        |    0    |    0    |    0    |
|          |         sext_ln703_fu_379        |    0    |    0    |    0    |
|          |        sext_ln1192_fu_382        |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_385       |    0    |    0    |    0    |
|          |        sext_ln1118_fu_407        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_418       |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_451       |    0    |    0    |    0    |
|          |       sext_ln1118_11_fu_485      |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_531       |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_535       |    0    |    0    |    0    |
|          |          lhs_V_2_fu_583          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_586          |    0    |    0    |    0    |
|          |          lhs_V_3_fu_595          |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_605       |    0    |    0    |    0    |
|          |        sext_ln700_4_fu_625       |    0    |    0    |    0    |
|          |        sext_ln700_5_fu_628       |    0    |    0    |    0    |
|          |           r_V_4_fu_655           |    0    |    0    |    0    |
|          |        sext_ln703_6_fu_664       |    0    |    0    |    0    |
|          |        sext_ln703_7_fu_679       |    0    |    0    |    0    |
|          |        sext_ln703_8_fu_683       |    0    |    0    |    0    |
|          |        sext_ln728_1_fu_698       |    0    |    0    |    0    |
|          |           r_V_7_fu_706           |    0    |    0    |    0    |
|          |           r_V_9_fu_720           |    0    |    0    |    0    |
|          |       sext_ln703_13_fu_734       |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_744       |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_748       |    0    |    0    |    0    |
|          |       sext_ln703_15_fu_758       |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_776       |    0    |    0    |    0    |
|          |        sext_ln703_5_fu_789       |    0    |    0    |    0    |
|          |        sext_ln728_2_fu_820       |    0    |    0    |    0    |
|   sext   |        sext_ln1116_fu_829        |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_832       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_862       |    0    |    0    |    0    |
|          |       sext_ln703_14_fu_879       |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_895      |    0    |    0    |    0    |
|          |       sext_ln1118_13_fu_899      |    0    |    0    |    0    |
|          |       sext_ln1116_6_fu_906       |    0    |    0    |    0    |
|          |           r_V_21_fu_915          |    0    |    0    |    0    |
|          |       sext_ln1116_8_fu_924       |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_928       |    0    |    0    |    0    |
|          |        sext_ln700_1_fu_940       |    0    |    0    |    0    |
|          |        sext_ln700_2_fu_943       |    0    |    0    |    0    |
|          |        sext_ln728_3_fu_953       |    0    |    0    |    0    |
|          |        sext_ln700_3_fu_957       |    0    |    0    |    0    |
|          |            r_V_fu_960            |    0    |    0    |    0    |
|          |         sext_ln728_fu_977        |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_997       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_1000      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_1007      |    0    |    0    |    0    |
|          |          r_V_16_fu_1010          |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1019      |    0    |    0    |    0    |
|          |          r_V_18_fu_1033          |    0    |    0    |    0    |
|          |          r_V_24_fu_1043          |    0    |    0    |    0    |
|          |      sext_ln1116_10_fu_1052      |    0    |    0    |    0    |
|          |      sext_ln1118_10_fu_1055      |    0    |    0    |    0    |
|          |          r_V_29_fu_1059          |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_1068      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1076      |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_1084      |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_1108      |    0    |    0    |    0    |
|          |        sext_ln708_fu_1133        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln51_fu_340        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          rhs_V_4_fu_362          |    0    |    0    |    0    |
|          |           shl_ln_fu_400          |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_411       |    0    |    0    |    0    |
|          |        shl_ln1118_6_fu_478       |    0    |    0    |    0    |
|          |           r_V_31_fu_517          |    0    |    0    |    0    |
|          |           r_V_32_fu_524          |    0    |    0    |    0    |
|          |          lhs_V_4_fu_609          |    0    |    0    |    0    |
|bitconcatenate|          rhs_V_3_fu_631          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_690          |    0    |    0    |    0    |
|          |          lhs_V_1_fu_813          |    0    |    0    |    0    |
|          |        shl_ln1118_4_fu_848       |    0    |    0    |    0    |
|          |        shl_ln1118_5_fu_855       |    0    |    0    |    0    |
|          |          lhs_V_5_fu_872          |    0    |    0    |    0    |
|          |           lhs_V_fu_946           |    0    |    0    |    0    |
|          |           rhs_V_fu_969           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         outcos_V_9_fu_647        |    0    |    0    |    0    |
|          |         outcos_V_2_fu_651        |    0    |    0    |    0    |
|          |        outsin_V_10_fu_686        |    0    |    0    |    0    |
|          |        outsin_V_11_fu_702        |    0    |    0    |    0    |
|          |        outcos_V_10_fu_716        |    0    |    0    |    0    |
|          |        outsin_V_13_fu_730        |    0    |    0    |    0    |
|          |         outsin_V_9_fu_768        |    0    |    0    |    0    |
|          |          outsin_V_fu_772         |    0    |    0    |    0    |
|          |          outcos_V_fu_785         |    0    |    0    |    0    |
|extractvalue|         outsin_V_1_fu_805        |    0    |    0    |    0    |
|          |         outsin_V_2_fu_809        |    0    |    0    |    0    |
|          |         outsin_V_5_fu_836        |    0    |    0    |    0    |
|          |         outsin_V_6_fu_840        |    0    |    0    |    0    |
|          |         outcos_V_4_fu_844        |    0    |    0    |    0    |
|          |         outcos_V_5_fu_902        |    0    |    0    |    0    |
|          |         outcos_V_7_fu_932        |    0    |    0    |    0    |
|          |         outcos_V_8_fu_936        |    0    |    0    |    0    |
|          |        outsin_V_12_fu_1003       |    0    |    0    |    0    |
|          |        outcos_V_6_fu_1029        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    58   |   2890  |  28006  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_2_reg_1320 |   14   |
|  add_ln1192_reg_1442  |   11   |
|  add_ln703_1_reg_1375 |   10   |
|  add_ln703_2_reg_1325 |   10   |
|  add_ln703_3_reg_1380 |   10   |
|   add_ln703_reg_1365  |   10   |
|  mul_ln1118_reg_1426  |   12   |
| mul_ln1192_2_reg_1537 |   34   |
| mul_ln1192_5_reg_1517 |   42   |
| mul_ln1192_6_reg_1542 |   42   |
|  outcos_V_2_reg_1400  |    6   |
|  outcos_V_4_reg_1472  |    6   |
|  outcos_V_5_reg_1482  |    6   |
|  outcos_V_7_reg_1492  |    6   |
|  outcos_V_8_reg_1497  |    6   |
|  outcos_V_9_reg_1395  |    6   |
|  outsin_V_12_reg_1512 |    6   |
|  outsin_V_1_reg_1447  |    6   |
|  outsin_V_2_reg_1452  |    6   |
|  outsin_V_5_reg_1462  |    6   |
|  outsin_V_6_reg_1467  |    6   |
|  outsin_V_9_reg_1437  |    6   |
|   p_Val2_20_reg_1305  |   10   |
|   p_Val2_2_reg_1277   |   10   |
|   p_Val2_3_reg_1271   |   10   |
|   p_Val2_4_reg_1286   |   10   |
|   p_Val2_9_reg_1261   |   10   |
|    r_V_11_reg_1457    |   28   |
|    r_V_12_reg_1507    |   34   |
|    r_V_15_reg_1477    |   30   |
|    r_V_19_reg_1522    |   12   |
|    r_V_23_reg_1487    |   26   |
|    r_V_26_reg_1527    |   38   |
|    r_V_30_reg_1532    |   12   |
|    r_V_36_reg_1415    |    7   |
|    r_V_37_reg_1420    |   12   |
|    r_V_38_reg_1335    |   14   |
|     r_V_4_reg_1405    |   11   |
|   ret_V_16_reg_1345   |   16   |
|   ret_V_19_reg_1432   |    7   |
|   ret_V_24_reg_1360   |   12   |
|    ret_V_7_reg_1410   |   16   |
|  sub_ln703_1_reg_1300 |   10   |
|  trunc_ln51_reg_1295  |   10   |
|trunc_ln708_10_reg_1547|   10   |
| trunc_ln708_1_reg_1502|   10   |
| trunc_ln708_2_reg_1330|   10   |
| trunc_ln708_4_reg_1385|   10   |
| trunc_ln708_5_reg_1340|   10   |
| trunc_ln708_6_reg_1390|   10   |
| trunc_ln708_8_reg_1315|   10   |
| trunc_ln708_9_reg_1350|   10   |
| trunc_ln708_s_reg_1355|   10   |
|   trunc_ln_reg_1370   |   10   |
+-----------------------+--------+
|         Total         |   712  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_10_6_s_fu_211 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_216 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_221 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_226 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_246 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_251 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_256 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_266 |  p1  |   2  |  10  |   20   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   160  ||  4.824  ||    72   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   58   |    -   |  2890  |  28006 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |   712  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   58   |    4   |  3602  |  28078 |
+-----------+--------+--------+--------+--------+
