

================================================================
== Vivado HLS Report for 'normalize_array_array_ap_fixed_5u_config20_s'
================================================================
* Date:           Sun Nov 14 10:23:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.264|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 5 [1/1] (2.18ns)   --->   "%empty = call { i14, i14, i14, i14, i14 } @_ssdm_op_Read.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P(i14* %data_V_data_0_V, i14* %data_V_data_1_V, i14* %data_V_data_2_V, i14* %data_V_data_3_V, i14* %data_V_data_4_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 5 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_56_0 = extractvalue { i14, i14, i14, i14, i14 } %empty, 0" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 6 'extractvalue' 'tmp_data_V_56_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V_56_1 = extractvalue { i14, i14, i14, i14, i14 } %empty, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 7 'extractvalue' 'tmp_data_V_56_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_56_2 = extractvalue { i14, i14, i14, i14, i14 } %empty, 2" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 8 'extractvalue' 'tmp_data_V_56_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V_56_3 = extractvalue { i14, i14, i14, i14, i14 } %empty, 3" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 9 'extractvalue' 'tmp_data_V_56_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V_56_4 = extractvalue { i14, i14, i14, i14, i14 } %empty, 4" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 10 'extractvalue' 'tmp_data_V_56_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %tmp_data_V_56_0 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 11 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (3.34ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, 725" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 12 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %tmp_data_V_56_1 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 13 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.34ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_1, 635" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 14 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %tmp_data_V_56_2 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 15 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.34ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_2, 1184" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 16 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %tmp_data_V_56_3 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 17 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.34ns)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118_3, 1064" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 18 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %tmp_data_V_56_4 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 19 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.34ns)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1118_4, 782" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 20 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.34>
ST_3 : Operation 21 [1/2] (3.34ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, 725" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 21 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 22 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (3.34ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_1, 635" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 23 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (3.34ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_2, 1184" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 25 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_4, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 26 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.34ns)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118_3, 1064" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 27 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_5, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 28 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.34ns)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1118_4, 782" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 29 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_6, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 30 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str53, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_mult.h:71->firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 41 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str71) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str71)" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:49]   --->   Operation 44 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_3, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln1192 = add i16 %shl_ln, 2260" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 46 'add' 'add_ln1192' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 47 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_4, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 48 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.07ns)   --->   "%add_ln1192_1 = add i16 %shl_ln728_s, 2680" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 49 'add' 'add_ln1192_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_1, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 50 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_5, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 51 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.07ns)   --->   "%add_ln1192_2 = add i16 %shl_ln728_1, -1836" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 52 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_2, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 53 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_6, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 54 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.07ns)   --->   "%add_ln1192_3 = add i16 %shl_ln728_2, 8204" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 55 'add' 'add_ln1192_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_3, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 56 'partselect' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_7, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 57 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.07ns)   --->   "%add_ln1192_4 = add i16 %shl_ln728_3, 2240" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 58 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_4, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 59 'partselect' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P(i14* %res_V_data_0_V, i14* %res_V_data_1_V, i14* %res_V_data_2_V, i14* %res_V_data_3_V, i14* %res_V_data_4_V, i14 %tmp_data_0_V, i14 %tmp_data_1_V, i14 %tmp_data_2_V, i14 %tmp_data_3_V, i14 %tmp_data_4_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:66]   --->   Operation 60 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str71, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:67]   --->   Operation 61 'specregionend' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:68]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_batchnorm_stream.h:51) [25]  (2.19 ns)

 <State 2>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63) [32]  (3.35 ns)

 <State 3>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63) [32]  (3.35 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'add' operation ('add_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:63) [35]  (2.08 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_batchnorm_stream.h:66) [61]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
