


ARM Macro Assembler    Page 1 


    1 00000000                 AREA             L1, CODE
    2 00000000                 INCLUDE          LPC1768.inc
    1 00000000         ;*******************************************************
                       ********************************
    2 00000000         ; Assembler Include File: Definition of peripheral regis
                       ters for Cortex-M3 NXP LPC1768 *
    3 00000000         ; from: LPC176x,5x User manual (UM10360) v4.1    Pages: 
                       p.xxx/851                      *
    4 00000000         ; Hochschule Mannheim / Institut für Embedded Systems / 
                       Bernhard Pohlner               *
    5 00000000         ; Version 2019-1118                                     
                                                      *
    6 00000000         ; for:                                                  
                                                      *
    7 00000000         ; Chapter  4: LPC176x/5x Clocking and power control     
                             p. 32/851                *
    8 00000000         ; Chapter  8: LPC176x/5x Pin connect block              
                             p.117/851                *
    9 00000000         ; Chapter  9: LPC176x/5x General Purpose Input/Output (G
                       PIO)  p.132-139/851            *
   10 00000000         ; Chapter 14: LPC176x/5x UART0/2/3                      
                             p.310/851                *
   11 00000000         ; Chapter 15: LPC176x/5x UART1                          
                             p.330/851                *
   12 00000000         ; Chapter 21: LPC176x/5x Timer 0/1/2/3                  
                             p.503/851                *
   13 00000000         ;*******************************************************
                       ********************************
   14 00000000         ; Name  EQU Address    ; Access  Reset Value  Descriptio
                       n
   15 00000000         
   16 00000000         ; Chapter  4: LPC176x/5x Clocking and power control     
                             p. 32/851
   17 00000000         
   18 00000000         ; Clock source selection
   19 00000000 400FC10C 
                       CLKSRCSEL
                               EQU              0x400FC10C  ; R/W 0  Clock Sour
                                                            ce Select Register
   20 00000000         ; Phase Locked Loop (PLL0, Main PLL)
   21 00000000 400FC080 
                       PLL0CON EQU              0x400FC080  ; R/W 0  PLL0 Contr
                                                            ol Register
   22 00000000 400FC084 
                       PLL0CFG EQU              0x400FC084  ; R/W 0  PLL0 Confi
                                                            guration Register
   23 00000000 400FC088 
                       PLL0STAT
                               EQU              0x400FC088  ; RO  0  PLL0 Statu
                                                            s Register
   24 00000000 400FC08C 
                       PLL0FEED
                               EQU              0x400FC08C  ; WO NA  PLL0 Feed 
                                                            Register
   25 00000000         ; Phase Locked Loop (PLL1, USB PLL)
   26 00000000 400FC0A0 
                       PLL1CON EQU              0x400FC0A0  ; R/W 0  PLL1 Contr
                                                            ol Register
   27 00000000 400FC0A4 



ARM Macro Assembler    Page 2 


                       PLL1CFG EQU              0x400FC0A4  ; R/W 0  PLL1 Confi
                                                            guration Register
   28 00000000 400FC0A8 
                       PLL1STAT
                               EQU              0x400FC0A8  ; PLL1 Status Regis
                                                            ter RO 0
   29 00000000 400FC0AC 
                       PLL1FEED
                               EQU              0x400FC0AC  ; PLL1 Feed Registe
                                                            r WO NA
   30 00000000         ; Clock dividers
   31 00000000 400FC104 
                       CCLKCFG EQU              0x400FC104  ; R/W 0  CPU Clock 
                                                            Configuration Regis
                                                            ter
   32 00000000 400FC108 
                       USBCLKCFG
                               EQU              0x400FC108  ; R/W 0  USB Clock 
                                                            Configuration Regis
                                                            ter
   33 00000000 400FC1A8 
                       PCLKSEL0
                               EQU              0x400FC1A8  ; R/W 0  Peripheral
                                                             Clock Selection re
                                                            gister 0.
   34 00000000 400FC1AC 
                       PCLKSEL1
                               EQU              0x400FC1AC  ; R/W 0  Peripheral
                                                             Clock Selection re
                                                            gister 1.
   35 00000000         ; Power control
   36 00000000 400FC0C0 
                       PCON    EQU              0x400FC0C0  ; R/W 0  Power Cont
                                                            rol Register      p
                                                            . 63/851
   37 00000000 400FC0C4 
                       PCONP   EQU              0x400FC0C4  ; R/W 0x03BE  Power
                                                             Control for Periph
                                                            erals Register p. 6
                                                            5/851
   38 00000000         ; Utility
   39 00000000 400FC1C8 
                       CLKOUTCFG
                               EQU              0x400FC1C8  ; R/W 0  Clock Outp
                                                            ut Configuration Re
                                                            gister
   40 00000000         
   41 00000000         ; Chapter 8: LPC176x/5x Pin connect block  p.117/851
   42 00000000         
   43 00000000 4002C000 
                       PINSEL0 EQU              0x4002C000  ; R/W 0  Pin functi
                                                            on select register 
                                                            0
   44 00000000 4002C004 
                       PINSEL1 EQU              0x4002C004  ; R/W 0  Pin functi
                                                            on select register 
                                                            1
   45 00000000 4002C008 
                       PINSEL2 EQU              0x4002C008  ; R/W 0  Pin functi



ARM Macro Assembler    Page 3 


                                                            on select register 
                                                            2
   46 00000000 4002C00C 
                       PINSEL3 EQU              0x4002C00C  ; R/W 0  Pin functi
                                                            on select register 
                                                            3
   47 00000000 4002C010 
                       PINSEL4 EQU              0x4002C010  ; R/W 0  Pin functi
                                                            on select register 
                                                            4
   48 00000000 4002C01C 
                       PINSEL7 EQU              0x4002C01C  ; R/W 0  Pin functi
                                                            on select register 
                                                            7
   49 00000000 4002C020 
                       PINSEL8 EQU              0x4002C020  ; R/W 0  Pin functi
                                                            on select register 
                                                            8
   50 00000000 4002C024 
                       PINSEL9 EQU              0x4002C024  ; R/W 0  Pin functi
                                                            on select register 
                                                            9
   51 00000000 4002C028 
                       PINSEL10
                               EQU              0x4002C028  ; R/W 0  Pin functi
                                                            on select register 
                                                            10
   52 00000000 4002C040 
                       PINMODE0
                               EQU              0x4002C040  ; R/W 0  Pin mode s
                                                            elect register 0
   53 00000000 4002C044 
                       PINMODE1
                               EQU              0x4002C044  ; R/W 0  Pin mode s
                                                            elect register 1
   54 00000000 4002C048 
                       PINMODE2
                               EQU              0x4002C048  ; R/W 0  Pin mode s
                                                            elect register 2
   55 00000000 4002C04C 
                       PINMODE3
                               EQU              0x4002C04C  ; R/W 0  Pin mode s
                                                            elect register 3
   56 00000000 4002C050 
                       PINMODE4
                               EQU              0x4002C050  ; R/W 0  Pin mode s
                                                            elect register 4
   57 00000000 4002C054 
                       PINMODE5
                               EQU              0x4002C054  ; R/W 0  Pin mode s
                                                            elect register 5
   58 00000000 4002C058 
                       PINMODE6
                               EQU              0x4002C058  ; R/W 0  Pin mode s
                                                            elect register 6
   59 00000000 4002C05C 
                       PINMODE7
                               EQU              0x4002C05C  ; R/W 0  Pin mode s
                                                            elect register 7



ARM Macro Assembler    Page 4 


   60 00000000 4002C064 
                       PINMODE9
                               EQU              0x4002C064  ; R/W 0  Pin mode s
                                                            elect register 9
   61 00000000         
   62 00000000 4002C068 
                       PINMODE_OD0
                               EQU              0x4002C068  ; R/W 0  Open drain
                                                             mode control regis
                                                            ter 0
   63 00000000 4002C06C 
                       PINMODE_OD1
                               EQU              0x4002C06C  ; R/W 0  Open drain
                                                             mode control regis
                                                            ter 1
   64 00000000 4002C070 
                       PINMODE_OD2
                               EQU              0x4002C070  ; R/W 0  Open drain
                                                             mode control regis
                                                            ter 2
   65 00000000 4002C074 
                       PINMODE_OD3
                               EQU              0x4002C074  ; R/W 0  Open drain
                                                             mode control regis
                                                            ter 3
   66 00000000 4002C078 
                       PINMODE_OD4
                               EQU              0x4002C078  ; R/W 0  Open drain
                                                             mode control regis
                                                            ter 4
   67 00000000         
   68 00000000 4002C07C 
                       I2CPADCFG
                               EQU              0x4002C07C  ; R/W 0  I2C Pin Co
                                                            nfiguration registe
                                                            r
   69 00000000         
   70 00000000         ; Chapter 9: LPC176x/5x General Purpose Input/Output (GP
                       IO)  p.132/851
   71 00000000         
   72 00000000 2009C000 
                       FIO0DIR EQU              0x2009C000  ; R/W 0  FIODIR Fas
                                                            t GPIO Port Directi
                                                            on control register
                                                            .
   73 00000000 2009C020 
                       FIO1DIR EQU              0x2009C020  ; This register ind
                                                            ividually controls 
                                                            the direction of ea
                                                            ch port pin.
   74 00000000 2009C040 
                       FIO2DIR EQU              0x2009C040
   75 00000000 2009C060 
                       FIO3DIR EQU              0x2009C060
   76 00000000 2009C080 
                       FIO4DIR EQU              0x2009C080
   77 00000000         
   78 00000000 2009C010 
                       FIO0MASK



ARM Macro Assembler    Page 5 


                               EQU              0x2009C010  ; R/W 0  FIOMASK Fa
                                                            st Mask register fo
                                                            r port.
   79 00000000 2009C030 
                       FIO1MASK
                               EQU              0x2009C030  ; Writes, sets, cle
                                                            ars, and reads to p
                                                            ort
   80 00000000 2009C050 
                       FIO2MASK
                               EQU              0x2009C050  ; (done via writes 
                                                            to FIOPIN, FIOSET, 
                                                            and FIOCLR, and rea
                                                            ds of FIOPIN)
   81 00000000 2009C070 
                       FIO3MASK
                               EQU              0x2009C070  ; alter or return o
                                                            nly the bits enable
                                                            d by zeros in this 
                                                            register.
   82 00000000 2009C090 
                       FIO4MASK
                               EQU              0x2009C090
   83 00000000         
   84 00000000 2009C014 
                       FIO0PIN EQU              0x2009C014  ; R/W 0  FIOPIN Fas
                                                            t Port Pin value re
                                                            gister using FIOMAS
                                                            K.
   85 00000000 2009C034 
                       FIO1PIN EQU              0x2009C034  ; The current state
                                                             of digital port pi
                                                            ns can be read from
                                                             this register,
   86 00000000 2009C054 
                       FIO2PIN EQU              0x2009C054  ; regardless of pin
                                                             direction or alter
                                                            nate function selec
                                                            tion
   87 00000000 2009C074 
                       FIO3PIN EQU              0x2009C074  ; (as long as pins 
                                                            are not configured 
                                                            as an input to ADC)
                                                            .
   88 00000000 2009C094 
                       FIO4PIN EQU              0x2009C094  ; The value read is
                                                             masked by ANDing w
                                                            ith inverted FIOMAS
                                                            K.
   89 00000000         ; Writing to this register places corresponding values i
                       n all bits enabled by zeros in FIOMASK.
   90 00000000         ;
   91 00000000         ; Important: if an FIOPIN register is read, its bit(s) m
                       asked with 1 in the FIOMASK register
   92 00000000         ; will be read as 0 regardless of the physical pin state
                       .
   93 00000000         
   94 00000000 2009C018 
                       FIO0SET EQU              0x2009C018  ; R/W 0  FIOSET Fas



ARM Macro Assembler    Page 6 


                                                            t Port Output Set r
                                                            egister using FIOMA
                                                            SK.
   95 00000000 2009C038 
                       FIO1SET EQU              0x2009C038  ; This register con
                                                            trols the state of 
                                                            output pins.
   96 00000000 2009C058 
                       FIO2SET EQU              0x2009C058  ; Writing 1s produc
                                                            es highs at the cor
                                                            responding port pin
                                                            s.
   97 00000000 2009C078 
                       FIO3SET EQU              0x2009C078  ; Writing 0s has no
                                                             effect.
   98 00000000 2009C098 
                       FIO4SET EQU              0x2009C098  ; Only bits enabled
                                                             by 0 in FIOMASK ca
                                                            n be altered.
   99 00000000         ; Reading this register returns the current contents of 
                       the port output register.
  100 00000000         
  101 00000000 2009C01C 
                       FIO0CLR EQU              0x2009C01C  ; WO  0  FIOCLR Fas
                                                            t Port Output Clear
                                                             register using FIO
                                                            MASK.
  102 00000000 2009C03C 
                       FIO1CLR EQU              0x2009C03C  ; This register con
                                                            trols the state of 
                                                            output pins.
  103 00000000 2009C05C 
                       FIO2CLR EQU              0x2009C05C  ; Writing 1s produc
                                                            es lows at the corr
                                                            esponding port pins
                                                            .
  104 00000000 2009C07C 
                       FIO3CLR EQU              0x2009C07C  ; Writing 0s has no
                                                             effect.
  105 00000000 2009C09C 
                       FIO4CLR EQU              0x2009C09C  ; Only bits enabled
                                                             by 0 in FIOMASK ca
                                                            n be altered.
  106 00000000         
  107 00000000         
  108 00000000         ; Chapter 9: LPC176x/5x General Purpose Input/Output (GP
                       IO)  p.133/851
  109 00000000         
  110 00000000         
  111 00000000 40028090 
                       IO0IntEnR
                               EQU              0x40028090  ; R/W 0  IntEnR GPI
                                                            O Interrupt Enable 
                                                            for Rising edge.
  112 00000000 400280B0 
                       IO2IntEnR
                               EQU              0x400280B0
  113 00000000         
  114 00000000 40028094 



ARM Macro Assembler    Page 7 


                       IO0IntEnF
                               EQU              0x40028094  ; R/W 0  IntEnF GPI
                                                            O Interrupt Enable 
                                                            for Falling edge.  
                                                            Druckfehler: IO0Int
                                                            EnR
  115 00000000 400280B4 
                       IO2IntEnF
                               EQU              0x400280B4  ;                  
                                                                               
                                                                               
                                                                        IO2IntE
                                                            nR
  116 00000000         
  117 00000000 40028084 
                       IO0IntStatR
                               EQU              0x40028084  ; RO  0  IntStatR G
                                                            PIO Interrupt Statu
                                                            s for Rising edge.
  118 00000000 400280A4 
                       IO2IntStatR
                               EQU              0x400280A4
  119 00000000         
  120 00000000 40028088 
                       IO0IntStatF
                               EQU              0x40028088  ; RO  0  IntStatF G
                                                            PIO Interrupt Statu
                                                            s for Falling edge.
                                                            
  121 00000000 400280A8 
                       IO2IntStatF
                               EQU              0x400280A8
  122 00000000         
  123 00000000 4002808C 
                       IO0IntClr
                               EQU              0x4002808C  ; WO  0  IntClr GPI
                                                            O Interrupt Clear.
  124 00000000 400280AC 
                       IO2IntClr
                               EQU              0x400280AC
  125 00000000         
  126 00000000 40028080 
                       IOIntStatus
                               EQU              0x40028080  ; RO  0  IntStatus 
                                                            GPIO overall Interr
                                                            upt Status.
  127 00000000         
  128 00000000         
  129 00000000         ; Chapter 9: LPC176x/5x General Purpose Input/Output (GP
                       IO)  p.134/851
  130 00000000         
  131 00000000         
  132 00000000 2009C000 
                       FIO0DIR0
                               EQU              0x2009C000  ; R/W 0x00  FIOxDIR
                                                            0 Fast GPIO Port x 
                                                            Direction control r
                                                            egister 0.
  133 00000000 2009C020 



ARM Macro Assembler    Page 8 


                       FIO1DIR0
                               EQU              0x2009C020  ; Bit 0 in FIOxDIR0
                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 7 to pin Px.7.
  134 00000000 2009C040 
                       FIO2DIR0
                               EQU              0x2009C040  ; 8 (byte)
  135 00000000 2009C060 
                       FIO3DIR0
                               EQU              0x2009C060
  136 00000000 2009C080 
                       FIO4DIR0
                               EQU              0x2009C080
  137 00000000         
  138 00000000 2009C001 
                       FIO0DIR1
                               EQU              0x2009C001  ; R/W 0x00  FIOxDIR
                                                            1 Fast GPIO Port x 
                                                            Direction control r
                                                            egister 1.
  139 00000000 2009C021 
                       FIO1DIR1
                               EQU              0x2009C021  ; Bit 0 in FIOxDIR1
                                                             register correspon
                                                            ds to pin Px.8  bi
                                                            t 7 to pin Px.15.
  140 00000000 2009C041 
                       FIO2DIR1
                               EQU              0x2009C041  ; 8 (byte)
  141 00000000 2009C061 
                       FIO3DIR1
                               EQU              0x2009C061
  142 00000000 2009C081 
                       FIO4DIR1
                               EQU              0x2009C081
  143 00000000         
  144 00000000 2009C002 
                       FIO0DIR2
                               EQU              0x2009C002  ; R/W 0x00  FIOxDIR
                                                            2 Fast GPIO Port x 
                                                            Direction control r
                                                            egister 2.
  145 00000000 2009C022 
                       FIO1DIR2
                               EQU              0x2009C022  ; Bit 0 in FIOxDIR2
                                                             register correspon
                                                            ds to pin Px.16  b
                                                            it 7 to pin Px.23.
  146 00000000 2009C042 
                       FIO2DIR2
                               EQU              0x2009C042  ; 8 (byte)
  147 00000000 2009C062 
                       FIO3DIR2
                               EQU              0x2009C062
  148 00000000 2009C082 
                       FIO4DIR2
                               EQU              0x2009C082
  149 00000000         



ARM Macro Assembler    Page 9 


  150 00000000 2009C003 
                       FIO0DIR3
                               EQU              0x2009C003  ; R/W 0x00  FIOxDIR
                                                            3 Fast GPIO Port x 
                                                            Direction control r
                                                            egister 3.
  151 00000000 2009C023 
                       FIO1DIR3
                               EQU              0x2009C023  ; Bit 0 in FIOxDIR3
                                                             register correspon
                                                            ds to pin Px.24  b
                                                            it 7 to pin Px.31.
  152 00000000 2009C043 
                       FIO2DIR3
                               EQU              0x2009C043  ; 8 (byte)
  153 00000000 2009C063 
                       FIO3DIR3
                               EQU              0x2009C063
  154 00000000 2009C083 
                       FIO4DIR3
                               EQU              0x2009C083
  155 00000000         
  156 00000000 2009C000 
                       FIO0DIRL
                               EQU              0x2009C000  ; R/W 0x0000  FIOxD
                                                            IRL Fast GPIO Port 
                                                            x Direction control
                                                             Lower half-word re
                                                            gister.
  157 00000000 2009C020 
                       FIO1DIRL
                               EQU              0x2009C020  ; Bit 0 in FIOxDIRL
                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 15 to pin Px.15.
  158 00000000 2009C040 
                       FIO2DIRL
                               EQU              0x2009C040  ; 16 (half-word)
  159 00000000 2009C060 
                       FIO3DIRL
                               EQU              0x2009C060
  160 00000000 2009C080 
                       FIO4DIRL
                               EQU              0x2009C080
  161 00000000         
  162 00000000 2009C002 
                       FIO0DIRU
                               EQU              0x2009C002  ; R/W 0x0000  FIOxD
                                                            IRU Fast GPIO Port 
                                                            x Direction control
                                                             Upper half-word re
                                                            gister.
  163 00000000 2009C022 
                       FIO1DIRU
                               EQU              0x2009C022  ; Bit 0 in FIOxDIRU
                                                             register correspon
                                                            ds to Px.16  bit 1
                                                            5 to Px.31.
  164 00000000 2009C042 



ARM Macro Assembler    Page 10 


                       FIO2DIRU
                               EQU              0x2009C042  ; 16 (half-word)
  165 00000000 2009C062 
                       FIO3DIRU
                               EQU              0x2009C062
  166 00000000 2009C082 
                       FIO4DIRU
                               EQU              0x2009C082
  167 00000000         
  168 00000000         ; Chapter 9: LPC176x/5x General Purpose Input/Output (GP
                       IO)  p.135/851
  169 00000000         
  170 00000000 2009C018 
                       FIO0SET0
                               EQU              0x2009C018  ; R/W 0x00  FIOxSET
                                                            0 Fast GPIO Port x 
                                                            output Set register
                                                             0.
  171 00000000 2009C038 
                       FIO1SET0
                               EQU              0x2009C038  ; Bit 0 in FIOxSET0
                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 7 to pin Px.7.
  172 00000000 2009C058 
                       FIO2SET0
                               EQU              0x2009C058  ; 8 (byte)
  173 00000000 2009C078 
                       FIO3SET0
                               EQU              0x2009C078
  174 00000000 2009C098 
                       FIO4SET0
                               EQU              0x2009C098
  175 00000000         
  176 00000000 2009C019 
                       FIO0SET1
                               EQU              0x2009C019  ; R/W 0x00  FIOxSET
                                                            1 Fast GPIO Port x 
                                                            output Set register
                                                             1.
  177 00000000 2009C039 
                       FIO1SET1
                               EQU              0x2009C039  ; Bit 0 in FIOxSET1
                                                             register correspon
                                                            ds to pin Px.8  bi
                                                            t 7 to pin Px.15.
  178 00000000 2009C059 
                       FIO2SET1
                               EQU              0x2009C059  ; 8 (byte)
  179 00000000 2009C079 
                       FIO3SET1
                               EQU              0x2009C079
  180 00000000 2009C099 
                       FIO4SET1
                               EQU              0x2009C099
  181 00000000         
  182 00000000 2009C01A 
                       FIO0SET2
                               EQU              0x2009C01A  ; R/W 0x00  FIOxSET



ARM Macro Assembler    Page 11 


                                                            2 Fast GPIO Port x 
                                                            output Set register
                                                             2.
  183 00000000 2009C03A 
                       FIO1SET2
                               EQU              0x2009C03A  ; Bit 0 in FIOxSET2
                                                             register correspon
                                                            ds to pin Px.16  b
                                                            it 7 to pin Px.23.
  184 00000000 2009C05A 
                       FIO2SET2
                               EQU              0x2009C05A  ; 8 (byte)
  185 00000000 2009C07A 
                       FIO3SET2
                               EQU              0x2009C07A
  186 00000000 2009C09A 
                       FIO4SET2
                               EQU              0x2009C09A
  187 00000000         
  188 00000000 2009C01B 
                       FIO0SET3
                               EQU              0x2009C01B  ; R/W 0x00  FIOxSET
                                                            3 Fast GPIO Port x 
                                                            output Set register
                                                             3.
  189 00000000 2009C03B 
                       FIO1SET3
                               EQU              0x2009C03B  ; Bit 0 in FIOxSET3
                                                             register correspon
                                                            ds to pin Px.24  b
                                                            it 7 to pin Px.31.
  190 00000000 2009C05B 
                       FIO2SET3
                               EQU              0x2009C05B  ; 8 (byte)
  191 00000000 2009C07B 
                       FIO3SET3
                               EQU              0x2009C07B
  192 00000000 2009C09B 
                       FIO4SET3
                               EQU              0x2009C09B
  193 00000000         
  194 00000000 2009C018 
                       FIO0SETL
                               EQU              0x2009C018  ; R/W 0x0000  FIOxS
                                                            ETL Fast GPIO Port 
                                                            x output Set Lower 
                                                            half-word register.
                                                            
  195 00000000 2009C038 
                       FIO1SETL
                               EQU              0x2009C038  ; Bit 0 in FIOxSETL
                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 15 to pin Px.15.
  196 00000000 2009C058 
                       FIO2SETL
                               EQU              0x2009C058  ; 16 (half-word)
  197 00000000 2009C078 
                       FIO3SETL



ARM Macro Assembler    Page 12 


                               EQU              0x2009C078
  198 00000000 2009C098 
                       FIO4SETL
                               EQU              0x2009C098
  199 00000000         
  200 00000000 2009C01A 
                       FIO0SETU
                               EQU              0x2009C01A  ; R/W 0x0000  FIOxS
                                                            ETU Fast GPIO Port 
                                                            x output Set Upper 
                                                            half-word register.
                                                            
  201 00000000 2009C03A 
                       FIO1SETU
                               EQU              0x2009C03A  ; Bit 0 in FIOxSETU
                                                             register correspon
                                                            ds to Px.16  bit 1
                                                            5 to Px.31.
  202 00000000 2009C05A 
                       FIO2SETU
                               EQU              0x2009C05A  ; 16 (half-word)
  203 00000000 2009C07A 
                       FIO3SETU
                               EQU              0x2009C07A
  204 00000000 2009C09A 
                       FIO4SETU
                               EQU              0x2009C09A
  205 00000000         
  206 00000000         ; Chapter 9: LPC176x/5x General Purpose Input/Output (GP
                       IO)  p.136+137/851
  207 00000000         
  208 00000000 2009C01C 
                       FIO0CLR0
                               EQU              0x2009C01C  ; WO  0x00  FIOxCLR
                                                            0 Fast GPIO Port x 
                                                            output Clear regist
                                                            er 0.
  209 00000000 2009C03C 
                       FIO1CLR0
                               EQU              0x2009C03C  ; Bit 0 in FIOxCLR0
                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 7 to pin Px.7.
  210 00000000 2009C05C 
                       FIO2CLR0
                               EQU              0x2009C05C  ; 8 (byte)
  211 00000000 2009C07C 
                       FIO3CLR0
                               EQU              0x2009C07C
  212 00000000 2009C09C 
                       FIO4CLR0
                               EQU              0x2009C09C
  213 00000000         
  214 00000000 2009C01D 
                       FIO0CLR1
                               EQU              0x2009C01D  ; WO  0x00  FIOxCLR
                                                            1 Fast GPIO Port x 
                                                            output Clear regist
                                                            er 1.



ARM Macro Assembler    Page 13 


  215 00000000 2009C03D 
                       FIO1CLR1
                               EQU              0x2009C03D  ; Bit 0 in FIOxCLR1
                                                             register correspon
                                                            ds to pin Px.8  bi
                                                            t 7 to pin Px.15.
  216 00000000 2009C05D 
                       FIO2CLR1
                               EQU              0x2009C05D  ; 8 (byte)
  217 00000000 2009C07D 
                       FIO3CLR1
                               EQU              0x2009C07D
  218 00000000 2009C09D 
                       FIO4CLR1
                               EQU              0x2009C09D
  219 00000000         
  220 00000000 2009C01E 
                       FIO0CLR2
                               EQU              0x2009C01E  ; WO  0x00  FIOxCLR
                                                            2 Fast GPIO Port x 
                                                            output Clear regist
                                                            er 2.
  221 00000000 2009C03E 
                       FIO1CLR2
                               EQU              0x2009C03E  ; Bit 0 in FIOxCLR2
                                                             register correspon
                                                            ds to pin Px.16  b
                                                            it 7 to pin Px.23.
  222 00000000 2009C05E 
                       FIO2CLR2
                               EQU              0x2009C05E  ; 8 (byte)
  223 00000000 2009C07E 
                       FIO3CLR2
                               EQU              0x2009C07E
  224 00000000 2009C09E 
                       FIO4CLR2
                               EQU              0x2009C09E
  225 00000000         
  226 00000000 2009C01F 
                       FIO0CLR3
                               EQU              0x2009C01F  ; WO  0x00  FIOxCLR
                                                            3 Fast GPIO Port x 
                                                            output
  227 00000000 2009C03F 
                       FIO1CLR3
                               EQU              0x2009C03F  ; Clear register 3.
                                                             Bit 0 in FIOxCLR3 
                                                            register correspond
                                                            s to pin Px.24  bi
                                                            t 7 to pin Px.31.
  228 00000000 2009C05F 
                       FIO2CLR3
                               EQU              0x2009C05F  ; 8 (byte)
  229 00000000 2009C07F 
                       FIO3CLR3
                               EQU              0x2009C07F
  230 00000000 2009C09F 
                       FIO4CLR3
                               EQU              0x2009C09F



ARM Macro Assembler    Page 14 


  231 00000000         
  232 00000000 2009C01C 
                       FIO0CLRL
                               EQU              0x2009C01C  ; WO  0x0000  FIOxC
                                                            LRL Fast GPIO Port 
                                                            x output Clear Lowe
                                                            r half-word registe
                                                            r.
  233 00000000 2009C03C 
                       FIO1CLRL
                               EQU              0x2009C03C  ; Bit 0 in FIOxCLRL
                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 15 to pin Px.15.
  234 00000000 2009C05C 
                       FIO2CLRL
                               EQU              0x2009C05C  ; 16 (half-word)
  235 00000000 2009C07C 
                       FIO3CLRL
                               EQU              0x2009C07C
  236 00000000 2009C09C 
                       FIO4CLRL
                               EQU              0x2009C09C
  237 00000000         
  238 00000000 2009C01E 
                       FIO0CLRU
                               EQU              0x2009C01E  ; WO  0x0000  FIOxC
                                                            LRU Fast GPIO Port 
                                                            x output eaClr Uppe
                                                            r half-word registe
                                                            r.
  239 00000000 2009C03E 
                       FIO1CLRU
                               EQU              0x2009C03E  ; Bit 0 in FIOxCLRU
                                                             register correspon
                                                            ds to pin Px.16  b
                                                            it 15 to Px.31.
  240 00000000 2009C05E 
                       FIO2CLRU
                               EQU              0x2009C05E  ; 16 (half-word)
  241 00000000 2009C07E 
                       FIO3CLRU
                               EQU              0x2009C07E
  242 00000000 2009C09E 
                       FIO4CLRU
                               EQU              0x2009C09E
  243 00000000         
  244 00000000         ; Chapter 9: LPC176x/5x General Purpose Input/Output (GP
                       IO)  p.138+139/851
  245 00000000         
  246 00000000 2009C014 
                       FIO0PIN0
                               EQU              0x2009C014  ; R/W 0x00  FIOxPIN
                                                            0 Fast GPIO Port x 
                                                            Pin value register 
                                                            0.
  247 00000000 2009C034 
                       FIO1PIN0
                               EQU              0x2009C034  ; Bit 0 in FIOxPIN0



ARM Macro Assembler    Page 15 


                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 7 to pin Px.7.
  248 00000000 2009C054 
                       FIO2PIN0
                               EQU              0x2009C054  ; 8 (byte)
  249 00000000 2009C074 
                       FIO3PIN0
                               EQU              0x2009C074
  250 00000000 2009C094 
                       FIO4PIN0
                               EQU              0x2009C094
  251 00000000         
  252 00000000 2009C015 
                       FIO0PIN1
                               EQU              0x2009C015  ; R/W 0x00  FIOxPIN
                                                            1 Fast GPIO Port x 
                                                            Pin value register 
                                                            1.
  253 00000000 2009C035 
                       FIO1PIN1
                               EQU              0x2009C035  ; Bit 0 in FIOxPIN1
                                                             register correspon
                                                            ds to pin Px.8  bi
                                                            t 7 to pin Px.15.
  254 00000000 2009C055 
                       FIO2PIN1
                               EQU              0x2009C055  ; 8 (byte)
  255 00000000 2009C075 
                       FIO3PIN1
                               EQU              0x2009C075
  256 00000000 2009C095 
                       FIO4PIN1
                               EQU              0x2009C095
  257 00000000         
  258 00000000 2009C016 
                       FIO0PIN2
                               EQU              0x2009C016  ; R/W 0x00  FIOxPIN
                                                            2 Fast GPIO Port x 
                                                            Pin value register 
                                                            2.
  259 00000000 2009C036 
                       FIO1PIN2
                               EQU              0x2009C036  ; Bit 0 in FIOxPIN2
                                                             register correspon
                                                            ds to pin Px.16  b
                                                            it 7 to pin Px.23.
  260 00000000 2009C056 
                       FIO2PIN2
                               EQU              0x2009C056  ; 8 (byte)
  261 00000000 2009C076 
                       FIO3PIN2
                               EQU              0x2009C076
  262 00000000 2009C096 
                       FIO4PIN2
                               EQU              0x2009C096
  263 00000000         
  264 00000000 2009C017 
                       FIO0PIN3



ARM Macro Assembler    Page 16 


                               EQU              0x2009C017  ; R/W 0x00  FIOxPIN
                                                            3 Fast GPIO Port x 
                                                            Pin value register 
                                                            3.
  265 00000000 2009C037 
                       FIO1PIN3
                               EQU              0x2009C037  ; Bit 0 in FIOxPIN3
                                                             register correspon
                                                            ds to pin Px.24  b
                                                            it 7 to pin Px.31.
  266 00000000 2009C057 
                       FIO2PIN3
                               EQU              0x2009C057  ; 8 (byte)
  267 00000000 2009C077 
                       FIO3PIN3
                               EQU              0x2009C077
  268 00000000 2009C097 
                       FIO4PIN3
                               EQU              0x2009C097
  269 00000000         
  270 00000000 2009C014 
                       FIO0PINL
                               EQU              0x2009C014  ; R/W 0x0000  FIOxP
                                                            INL Fast GPIO Port 
                                                            x Pin value Lower h
                                                            alf-word register.
  271 00000000 2009C034 
                       FIO1PINL
                               EQU              0x2009C034  ; Bit 0 in FIOxPINL
                                                             register correspon
                                                            ds to pin Px.0  bi
                                                            t 15 to pin Px.15.
  272 00000000 2009C054 
                       FIO2PINL
                               EQU              0x2009C054  ; 16 (half-word)
  273 00000000 2009C074 
                       FIO3PINL
                               EQU              0x2009C074
  274 00000000 2009C094 
                       FIO4PINL
                               EQU              0x2009C094
  275 00000000         
  276 00000000 2009C016 
                       FIO0PINU
                               EQU              0x2009C016  ; R/W 0x0000  FIOxP
                                                            INU Fast GPIO Port 
                                                            x Pin value Upper h
                                                            alf-word register.
  277 00000000 2009C036 
                       FIO1PINU
                               EQU              0x2009C036  ; Bit 0 in FIOxPINU
                                                             register correspon
                                                            ds to pin Px.16  b
                                                            it 15 to Px.31.
  278 00000000 2009C056 
                       FIO2PINU
                               EQU              0x2009C056  ; 16 (half-word)
  279 00000000 2009C076 
                       FIO3PINU



ARM Macro Assembler    Page 17 


                               EQU              0x2009C076
  280 00000000 2009C096 
                       FIO4PINU
                               EQU              0x2009C096
  281 00000000         
  282 00000000         ; Chapter 9: LPC176x/5x General Purpose Input/Output (GP
                       IO)  p.138+139/851
  283 00000000         
  284 00000000 2009C010 
                       FIO0MASK0
                               EQU              0x2009C010  ; R/W 0x0  FIOxMASK
                                                            0 Fast GPIO Port x 
                                                            Mask register 0.
  285 00000000 2009C030 
                       FIO1MASK0
                               EQU              0x2009C030  ; Bit 0 in FIOxMASK
                                                            0 register correspo
                                                            nds to pin Px.0  b
                                                            it 7 to pin Px.7.
  286 00000000 2009C050 
                       FIO2MASK0
                               EQU              0x2009C050  ; 8 (byte)
  287 00000000 2009C070 
                       FIO3MASK0
                               EQU              0x2009C070
  288 00000000 2009C090 
                       FIO4MASK0
                               EQU              0x2009C090
  289 00000000         
  290 00000000 2009C011 
                       FIO0MASK1
                               EQU              0x2009C011  ; R/W 0x0  FIOxMASK
                                                            1 Fast GPIO Port x 
                                                            Mask register 1.
  291 00000000 2009C031 
                       FIO1MASK1
                               EQU              0x2009C031  ; Bit 0 in FIOxMASK
                                                            1 register correspo
                                                            nds to pin Px.8  b
                                                            it 7 to pin Px.15.
  292 00000000 2009C051 
                       FIO2MASK1
                               EQU              0x2009C051  ; 8 (byte)
  293 00000000 2009C071 
                       FIO3MASK1
                               EQU              0x2009C071
  294 00000000 2009C091 
                       FIO4MASK1
                               EQU              0x2009C091
  295 00000000         
  296 00000000 2009C012 
                       FIO0MASK2
                               EQU              0x2009C012  ; R/W 0x0  FIOxMASK
                                                            2 Fast GPIO Port x 
                                                            Mask register 2.
  297 00000000 2009C032 
                       FIO1MASK2
                               EQU              0x2009C032  ; Bit 0 in FIOxMASK
                                                            2 register correspo



ARM Macro Assembler    Page 18 


                                                            nds to pin Px.16  
                                                            bit 7 to pin Px.23.
                                                            
  298 00000000 2009C052 
                       FIO2MASK2
                               EQU              0x2009C052  ; 8 (byte)
  299 00000000 2009C072 
                       FIO3MASK2
                               EQU              0x2009C072
  300 00000000 2009C092 
                       FIO4MASK2
                               EQU              0x2009C092
  301 00000000         
  302 00000000 2009C013 
                       FIO0MASK3
                               EQU              0x2009C013  ; R/W 0x0  FIOxMASK
                                                            3 Fast GPIO Port x 
                                                            Mask register 3.
  303 00000000 2009C033 
                       FIO1MASK3
                               EQU              0x2009C033  ; Bit 0 in FIOxMASK
                                                            3 register correspo
                                                            nds to pin Px.24  
                                                            bit 7 to pin Px.31.
                                                            
  304 00000000 2009C053 
                       FIO2MASK3
                               EQU              0x2009C053  ; 8 (byte)
  305 00000000 2009C073 
                       FIO3MASK3
                               EQU              0x2009C073
  306 00000000 2009C093 
                       FIO4MASK3
                               EQU              0x2009C093
  307 00000000         
  308 00000000 2009C010 
                       FIO0MASKL
                               EQU              0x2009C010  ; R/W 0x0  FIOxMASK
                                                            L Fast GPIO Port x 
                                                            Mask Lower half-wor
                                                            d register.
  309 00000000 2009C030 
                       FIO1MASKL
                               EQU              0x2009C030  ; Bit 0 in FIOxMASK
                                                            L register correspo
                                                            nds to pin Px.0  b
                                                            it 15 to pin Px.15.
                                                            
  310 00000000 2009C050 
                       FIO2MASKL
                               EQU              0x2009C050  ; 16 (half-word)
  311 00000000 2009C070 
                       FIO3MASKL
                               EQU              0x2009C070
  312 00000000 2009C090 
                       FIO4MASKL
                               EQU              0x2009C090
  313 00000000         
  314 00000000 2009C012 



ARM Macro Assembler    Page 19 


                       FIO0MASKU
                               EQU              0x2009C012  ; R/W 0x0  FIOxMASK
                                                            U Fast GPIO Port x 
                                                            Mask Upper half-wor
                                                            d register.
  315 00000000 2009C032 
                       FIO1MASKU
                               EQU              0x2009C032  ; Bit 0 in FIOxMASK
                                                            U register correspo
                                                            nds to pin Px.16  
                                                            bit 15 to Px.31.
  316 00000000 2009C052 
                       FIO2MASKU
                               EQU              0x2009C052  ; 16 (half-word)
  317 00000000 2009C072 
                       FIO3MASKU
                               EQU              0x2009C072
  318 00000000 2009C092 
                       FIO4MASKU
                               EQU              0x2009C092
  319 00000000         
  320 00000000         ; Chapter 14: LPC176x/5x UART0/2/3  p.310/851
  321 00000000         
  322 00000000 4000C000 
                       U0RBR   EQU              0x4000C000  ; RO  NA    RBR (wh
                                                            en DLAB =0) Receive
                                                            r Buffer Register.
  323 00000000 40098000 
                       U2RBR   EQU              0x40098000  ; Contains the next
                                                             received character
                                                             to be read.
  324 00000000 4009C000 
                       U3RBR   EQU              0x4009C000  ; RBR 7:0  contains
                                                             the oldest receive
                                                            d byte in the UARTn
                                                             Rx FIFO.  p.311/85
                                                            1
  325 00000000         
  326 00000000 4000C000 
                       U0THR   EQU              0x4000C000  ; WO  NA    THR (wh
                                                            en DLAB =0) Transmi
                                                            t Holding Register.
                                                            
  327 00000000 40098000 
                       U2THR   EQU              0x40098000  ; The next characte
                                                            r to be transmitted
                                                             is written here.
  328 00000000 4009C000 
                       U3THR   EQU              0x4009C000  ; THR 7:0  Writing 
                                                            causes the data to 
                                                            be stored in the UA
                                                            RTn transmit FIFO.
  329 00000000         ; The byte will be sent when it reaches the bottom of th
                       e FIFO and the transmitter is available.  p.311/851
  330 00000000         
  331 00000000 4000C000 
                       U0DLL   EQU              0x4000C000  ; R/W 0x01  DLL (wh
                                                            en DLAB =1) Divisor
                                                             Latch LSB.



ARM Macro Assembler    Page 20 


  332 00000000 40098000 
                       U2DLL   EQU              0x40098000  ; Least significant
                                                             byte of the baud r
                                                            ate divisor value.
  333 00000000 4009C000 
                       U3DLL   EQU              0x4009C000  ; The full divisor 
                                                            is used to generate
                                                             a baud rate from t
                                                            he fractional rate 
                                                            divider.
  334 00000000         ; UnDLL:  DLLSB 7:0  Divisor Latch LSB  p.312/851
  335 00000000         
  336 00000000 4000C004 
                       U0DLM   EQU              0x4000C004  ; R/W 0x00  DLM (wh
                                                            en DLAB =1) Divisor
                                                             Latch MSB.
  337 00000000 40098004 
                       U2DLM   EQU              0x40098004  ; Most significant 
                                                            byte of the baud ra
                                                            te divisor value.
  338 00000000 4009C004 
                       U3DLM   EQU              0x4009C004  ; The full divisor 
                                                            is used to generate
                                                             a baud rate from t
                                                            he fractional rate 
                                                            divider.
  339 00000000         ; UnDLM:  DLMSB 7:0  Divisor Latch MSB  p.312/851
  340 00000000         
  341 00000000 4000C004 
                       U0IER   EQU              0x4000C004  ; R/W 0x00  IER (wh
                                                            en DLAB =0) Interru
                                                            pt Enable Register.
                                                            
  342 00000000 40098004 
                       U2IER   EQU              0x40098004  ; Contains individu
                                                            al interrupt enable
                                                             bits for the 7 pot
                                                            ential UART interru
                                                            pts.
  343 00000000 4009C004 
                       U3IER   EQU              0x4009C004  ;
  344 00000000         ; IER:  ABTOIntEn 9   ABEOIntEn 8   Reserved 7:3   RX Li
                       ne Status Interrupt Enable 2   THRE Interrupt Enable 1  
                        RBR Interrupt Enable 0  p.312/851
  345 00000000         
  346 00000000 4000C008 
                       U0IIR   EQU              0x4000C008  ; RO  0x01  IIR Int
                                                            errupt ID Register.
                                                            
  347 00000000 40098008 
                       U2IIR   EQU              0x40098008  ; Identifies which 
                                                            interrupt(s) are pe
                                                            nding.
  348 00000000 4009C008 
                       U3IIR   EQU              0x4009C008  ; IIR:  ABTOInt 9  
                                                             ABEOInt 8   FIFO E
                                                            nable 7:6   Reserve
                                                            d 5:4   IntId 3:1  
                                                             IntStatus 0  p.313



ARM Macro Assembler    Page 21 


                                                            /851
  349 00000000         
  350 00000000 4000C008 
                       U0FCR   EQU              0x4000C008  ; WO  0x00  FCR FIF
                                                            O Control Register.
                                                            
  351 00000000 40098008 
                       U2FCR   EQU              0x40098008  ; Controls UART FIF
                                                            O usage and modes.
  352 00000000 4009C008 
                       U3FCR   EQU              0x4009C008  ; FCR:  RX Trigger 
                                                            7:6   Reserved 5:4
  353 00000000         ; DMA Mode Select 3   TX FIFO Reset 2   RX FIFO Reset 1 
                         FIFO Enable 0  p.315/851
  354 00000000         
  355 00000000 4000C00C 
                       U0LCR   EQU              0x4000C00C  ; R/W 0x00  LCR Lin
                                                            e Control Register.
                                                            
  356 00000000 4009800C 
                       U2LCR   EQU              0x4009800C  ; Contains controls
                                                             for frame formatti
                                                            ng and break genera
                                                            tion.
  357 00000000 4009C00C 
                       U3LCR   EQU              0x4009C00C  ; LCR:  Divisor Lat
                                                            ch Access Bit (DLAB
                                                            ) 7   Break Control
                                                             6   Parity Select 
                                                            5:4
  358 00000000         ; Parity Enable 3   Stop Bit Select 2   Word Length Sele
                       ct 1:0
  359 00000000         ; Word Length Select: 00=5-bit character length ... 11=8
                       -bit character length  p.316/851
  360 00000000         
  361 00000000 4000C014 
                       U0LSR   EQU              0x4000C014  ; RO  0x60  LSR Lin
                                                            e Status Register.
  362 00000000 40098014 
                       U2LSR   EQU              0x40098014  ; Contains flags fo
                                                            r transmit and rece
                                                            ive status, includi
                                                            ng line errors.
  363 00000000 4009C014 
                       U3LSR   EQU              0x4009C014  ; LSR:  Error in RX
                                                             FIFO (RXFE) 7   Tr
                                                            ansmitter Empty (TE
                                                            MT) 6   Transmitter
                                                             Holding Register E
                                                            mpty (THRE)) 5   Br
                                                            eak Interrupt (BI) 
                                                            4
  364 00000000         ; Framing Error (FE) 3   Parity Error (PE) 2   Overrun E
                       rror (OE) 1   Receiver Data Ready (RDR) 0  p.316-318/851
                       
  365 00000000         
  366 00000000 4000C01C 
                       U0SCR   EQU              0x4000C01C  ; R/W 0x00  SCR Scr
                                                            atch Pad Register.



ARM Macro Assembler    Page 22 


  367 00000000 4009801C 
                       U2SCR   EQU              0x4009801C  ; 8-bit temporary s
                                                            torage for software
                                                            .
  368 00000000 4009C01C 
                       U3SCR   EQU              0x4009C01C  ; SCR:  Pad 7:0  A 
                                                            readable, writable 
                                                            byte.  p.318/851
  369 00000000         
  370 00000000 4000C020 
                       U0ACR   EQU              0x4000C020  ; R/W 0x00  ACR Aut
                                                            o-baud Control Regi
                                                            ster.
  371 00000000 40098020 
                       U2ACR   EQU              0x40098020  ; Contains controls
                                                             for the auto-baud 
                                                            feature.
  372 00000000 4009C020 
                       U3ACR   EQU              0x4009C020  ; ACR:  AutoRestart
                                                             2   Mode 1   Start
                                                             0  p.316-318/851
  373 00000000         
  374 00000000 4000C024 
                       U0ICR   EQU              0x4000C024  ; R/W 0x00  ICR IrD
                                                            A Control Register.
                                                            
  375 00000000 40098024 
                       U2ICR   EQU              0x40098024  ; Enables and confi
                                                            gures the IrDA mode
                                                            .
  376 00000000 4009C024 
                       U3ICR   EQU              0x4009C024  ;
  377 00000000         
  378 00000000 4000C028 
                       U0FDR   EQU              0x4000C028  ; R/W 0x10  FDR Fra
                                                            ctional Divider Reg
                                                            ister.
  379 00000000 40098028 
                       U2FDR   EQU              0x40098028  ; Generates a clock
                                                             input for the baud
                                                             rate divider.
  380 00000000 4009C028 
                       U3FDR   EQU              0x4009C028  ;
  381 00000000         
  382 00000000 4000C030 
                       U0TER   EQU              0x4000C030  ; R/W 0x80  TER Tra
                                                            nsmit Enable Regist
                                                            er.
  383 00000000 40098030 
                       U2TER   EQU              0x40098030  ; Turns off UART tr
                                                            ansmitter for use w
                                                            ith software flow c
                                                            ontrol.
  384 00000000 4009C030 
                       U3TER   EQU              0x4009C030  ;
  385 00000000         
  386 00000000         ; Chapter 15: LPC176x/5x UART1  p.330/851
  387 00000000         
  388 00000000 40010000 



ARM Macro Assembler    Page 23 


                       U1RBR   EQU              0x40010000  ; RO NA  RBR (when 
                                                            DLAB =0) Receiver B
                                                            uffer Register.
  389 00000000         ; Contains the next received character to be read.
  390 00000000         
  391 00000000 40010000 
                       U1THR   EQU              0x40010000  ; WO NA  THR (when 
                                                            DLAB =0) Transmit H
                                                            olding Register.
  392 00000000         ; The next character to be transmitted is written here.
  393 00000000         
  394 00000000 40010000 
                       U1DLL   EQU              0x40010000  ; R/W 0x01  DLL (wh
                                                            en DLAB =1) Divisor
                                                             Latch LSB.
  395 00000000         ; Least significant byte of the baud rate divisor value.
                       
  396 00000000         ; The full divisor is used to generate a baud rate from 
                       the fractional rate divider.
  397 00000000         
  398 00000000 40010004 
                       U1DLM   EQU              0x40010004  ; R/W 0x00  DLM (wh
                                                            en DLAB =1) Divisor
                                                             Latch MSB.
  399 00000000         ; Most significant byte of the baud rate divisor value.
  400 00000000         ; The full divisor is used to generate a baud rate from 
                       the fractional rate divider.
  401 00000000         
  402 00000000 40010004 
                       U1IER   EQU              0x40010004  ; R/W 0x00  IER (wh
                                                            en DLAB =0) Interru
                                                            pt Enable Register.
                                                            
  403 00000000         ; Contains individual interrupt enable bits for the 7 po
                       tential UART1 interrupts.
  404 00000000         
  405 00000000 40010008 
                       U1IIR   EQU              0x40010008  ; RO 0x01  IIR Inte
                                                            rrupt ID Register.
  406 00000000         ; Identifies which interrupt(s) are pending.
  407 00000000         
  408 00000000 40010008 
                       U1FCR   EQU              0x40010008  ; WO 0x00  FIFO Con
                                                            trol Register. Cont
                                                            rols UART1 FIFO usa
                                                            ge and modes.
  409 00000000         
  410 00000000 4001000C 
                       U1LCR   EQU              0x4001000C  ; R/W 0x00  LCR Lin
                                                            e Control Register.
                                                            
  411 00000000         ; Contains controls for frame formatting and break gener
                       ation.
  412 00000000         
  413 00000000 40010010 
                       U1MCR   EQU              0x40010010  ; R/W 0x00  MCR Mod
                                                            em Control Register
                                                            .
  414 00000000         ; Contains controls for flow control handshaking and loo



ARM Macro Assembler    Page 24 


                       pback mode.
  415 00000000         
  416 00000000 40010014 
                       U1LSR   EQU              0x40010014  ; RO  0x60  LSR Lin
                                                            e Status Register.
  417 00000000         ; Contains flags for transmit and receive status, includ
                       ing line errors.
  418 00000000         
  419 00000000 40010018 
                       U1MSR   EQU              0x40010018  ; RO 0x00  MSR Mode
                                                            m Status Register.
  420 00000000         ; Contains handshake signal status flags.
  421 00000000         
  422 00000000 4001001C 
                       U1SCR   EQU              0x4001001C  ; R/W 0x00  SCR Scr
                                                            atch Pad Register. 
                                                            8-bit temporary sto
                                                            rage for software.
  423 00000000         
  424 00000000 40010020 
                       U1ACR   EQU              0x40010020  ; R/W 0x00  ACR Aut
                                                            o-baud Control Regi
                                                            ster.
  425 00000000         ; Contains controls for the auto-baud feature.
  426 00000000         
  427 00000000 40010028 
                       U1FDR   EQU              0x40010028  ; R/W 0x10  FDR Fra
                                                            ctional Divider Reg
                                                            ister.
  428 00000000         ; Generates a clock input for the baud rate divider.
  429 00000000         
  430 00000000 40010030 
                       U1TER   EQU              0x40010030  ; R/W 0x80  TER Tra
                                                            nsmit Enable Regist
                                                            er.
  431 00000000         ; Turns off UART transmitter for use with software flow 
                       control.
  432 00000000         
  433 00000000 4001004C 
                       U1RS485CTRL
                               EQU              0x4001004C  ; R/W 0x00  RS-485/
                                                            EIA-485 Control.
  434 00000000         ; Contains controls to configure various aspects of RS-4
                       85/EIA-485 modes.
  435 00000000         
  436 00000000 40010050 
                       U1ADRMATCH
                               EQU              0x40010050  ; R/W 0x00  RS-485/
                                                            EIA-485 address mat
                                                            ch.
  437 00000000         ; Contains the address match value for RS-485/EIA-485 mo
                       de.
  438 00000000         
  439 00000000 40010054 
                       U1RS485DLY
                               EQU              0x40010054  ; R/W 0x00  RS-485/
                                                            EIA-485 direction c
                                                            ontrol delay.
  440 00000000         



ARM Macro Assembler    Page 25 


  441 00000000         ; Chapter 21: LPC176x/5x Timer 0/1/2/3                  
                             p.503/851
  442 00000000         
  443 00000000 40004000 
                       T0IR    EQU              0x40004000  ; R/W 0  IR Interru
                                                            pt Register.
  444 00000000 40008000 
                       T1IR    EQU              0x40008000  ; The IR can be wri
                                                            tten to clear inter
                                                            rupts.
  445 00000000 40090000 
                       T2IR    EQU              0x40090000  ; The IR can be rea
                                                            d to identify
  446 00000000 40094000 
                       T3IR    EQU              0x40094000  ; which of eight po
                                                            ssible interrupt so
                                                            urces are pending.
  447 00000000         
  448 00000000 40004004 
                       T0TCR   EQU              0x40004004  ; R/W 0  TCR Timer 
                                                            Control Register.
  449 00000000 40008004 
                       T1TCR   EQU              0x40008004  ; The TCR is used t
                                                            o control the Timer
                                                             Counter functions.
                                                            
  450 00000000 40090004 
                       T2TCR   EQU              0x40090004  ; The Timer Counter
                                                             can be disabled or
                                                             reset through the 
                                                            TCR.
  451 00000000 40094004 
                       T3TCR   EQU              0x40094004  ;
  452 00000000         
  453 00000000 40004008 
                       T0TC    EQU              0x40004008  ; R/W 0  TC Timer C
                                                            ounter.
  454 00000000 40008008 
                       T1TC    EQU              0x40008008  ; The 32-bit TC is 
                                                            incremented every P
                                                            R+1 cycles of PCLK.
                                                            
  455 00000000 40090008 
                       T2TC    EQU              0x40090008  ; The TC is control
                                                            led through the TCR
                                                            .
  456 00000000 40094008 
                       T3TC    EQU              0x40094008  ;
  457 00000000         
  458 00000000 4000400C 
                       T0PR    EQU              0x4000400C  ; R/W 0  PR Prescal
                                                            e Register.
  459 00000000 4000800C 
                       T1PR    EQU              0x4000800C  ; When the Prescale
                                                             Counter (below) is
                                                             equal to this valu
                                                            e,
  460 00000000 4009000C 
                       T2PR    EQU              0x4009000C  ; the next clock in



ARM Macro Assembler    Page 26 


                                                            crements the TC and
                                                             clears the PC.
  461 00000000 4009400C 
                       T3PR    EQU              0x4009400C  ;
  462 00000000         
  463 00000000 40004010 
                       T0PC    EQU              0x40004010  ; R/W 0  PC Prescal
                                                            e Counter.
  464 00000000 40008010 
                       T1PC    EQU              0x40008010  ; The 32-bit PC is 
                                                            a counter which is 
                                                            incremented to the 
                                                            value stored in PR.
                                                            
  465 00000000 40090010 
                       T2PC    EQU              0x40090010  ; When the value in
                                                             PR is reached, the
                                                             TC is incremented 
                                                            and the PC is clear
                                                            ed.
  466 00000000 40094010 
                       T3PC    EQU              0x40094010  ; The PC is observa
                                                            ble and controllabl
                                                            e through the bus i
                                                            nterface.
  467 00000000         
  468 00000000 40004014 
                       T0MCR   EQU              0x40004014  ; R/W 0  MCR Match 
                                                            Control Register.
  469 00000000 40008014 
                       T1MCR   EQU              0x40008014  ; The MCR is used t
                                                            o control if an int
                                                            errupt is generated
                                                            
  470 00000000 40090014 
                       T2MCR   EQU              0x40090014  ; and if the TC is 
                                                            reset when a Match 
                                                            occurs.
  471 00000000 40094014 
                       T3MCR   EQU              0x40094014  ;
  472 00000000         
  473 00000000 40004018 
                       T0MR0   EQU              0x40004018  ; R/W 0  MR0 Match 
                                                            Register 0.
  474 00000000 40008018 
                       T1MR0   EQU              0x40008018  ; MR0 can be enable
                                                            d through the MCR t
                                                            o reset the TC, sto
                                                            p both the TC and P
                                                            C,
  475 00000000 40090018 
                       T2MR0   EQU              0x40090018  ; and/or generate a
                                                            n interrupt every t
                                                            ime MR0 matches the
                                                             TC.
  476 00000000 40094018 
                       T3MR0   EQU              0x40094018  ;
  477 00000000         
  478 00000000 4000401C 



ARM Macro Assembler    Page 27 


                       T0MR1   EQU              0x4000401C  ; R/W 0  MR1 Match 
                                                            Register 1.
  479 00000000 4000801C 
                       T1MR1   EQU              0x4000801C  ; See MR0 descripti
                                                            on.
  480 00000000 4009001C 
                       T2MR1   EQU              0x4009001C  ;
  481 00000000 4009401C 
                       T3MR1   EQU              0x4009401C  ;
  482 00000000         
  483 00000000 40004020 
                       T0MR2   EQU              0x40004020  ; R/W 0  MR2 Match 
                                                            Register 2.
  484 00000000 40008020 
                       T1MR2   EQU              0x40008020  ; See MR0 descripti
                                                            on.
  485 00000000 40090020 
                       T2MR2   EQU              0x40090020  ;
  486 00000000 40094020 
                       T3MR2   EQU              0x40094020  ;
  487 00000000         
  488 00000000 40004024 
                       T0MR3   EQU              0x40004024  ; R/W 0  MR3 Match 
                                                            Register 3.
  489 00000000 40008024 
                       T1MR3   EQU              0x40008024  ; See MR0 descripti
                                                            on.
  490 00000000 40090024 
                       T2MR3   EQU              0x40090024  ;
  491 00000000 40094024 
                       T3MR3   EQU              0x40094024  ;
  492 00000000         
  493 00000000 40004028 
                       T0CCR   EQU              0x40004028  ; R/W 0  CCR Captur
                                                            e Control Register.
                                                            
  494 00000000 40008028 
                       T1CCR   EQU              0x40008028  ; The CCR controls 
                                                            which edges of the 
                                                            capture inputs are 
                                                            used
  495 00000000 40090028 
                       T2CCR   EQU              0x40090028  ; to load the Captu
                                                            re Registers and wh
                                                            ether
  496 00000000 40094028 
                       T3CCR   EQU              0x40094028  ; or not an interru
                                                            pt is generated whe
                                                            n a capture takes p
                                                            lace.
  497 00000000         
  498 00000000 4000402C 
                       T0CR0   EQU              0x4000402C  ; RO 0  CR0 Capture
                                                             Register 0.
  499 00000000 4000802C 
                       T1CR0   EQU              0x4000802C  ; CR0 is loaded wit
                                                            h the value of TC w
                                                            hen there is an eve
                                                            nt



ARM Macro Assembler    Page 28 


  500 00000000 4009002C 
                       T2CR0   EQU              0x4009002C  ; on the CAPn.0 (CA
                                                            P0.0 or CAP1.0 resp
                                                            ectively) input.
  501 00000000 4009402C 
                       T3CR0   EQU              0x4009402C  ;
  502 00000000         
  503 00000000 40004030 
                       T0CR1   EQU              0x40004030  ; RO 0  CR1 Capture
                                                             Register 1.
  504 00000000 40008030 
                       T1CR1   EQU              0x40008030  ; See CR0 descripti
                                                            on.
  505 00000000 40090030 
                       T2CR1   EQU              0x40090030  ;
  506 00000000 40094030 
                       T3CR1   EQU              0x40094030  ;
  507 00000000         
  508 00000000 4000403C 
                       T0EMR   EQU              0x4000403C  ; R/W 0  EMR Extern
                                                            al Match Register.
  509 00000000 4000803C 
                       T1EMR   EQU              0x4000803C  ; The EMR controls 
                                                            the external match 
                                                            pins
  510 00000000 4009003C 
                       T2EMR   EQU              0x4009003C  ; MATn.0-3 (MAT0.0-
                                                            3 and MAT1.0-3 resp
                                                            ectively).
  511 00000000 4009403C 
                       T3EMR   EQU              0x4009403C  ;
  512 00000000         
  513 00000000 40004070 
                       T0CTCR  EQU              0x40004070  ; R/W 0  CTCR Count
                                                             Control Register.
  514 00000000 40008070 
                       T1CTCR  EQU              0x40008070  ; The CTCR selects 
                                                            between Timer and C
                                                            ounter mode,
  515 00000000 40090070 
                       T2CTCR  EQU              0x40090070  ; and in Counter mo
                                                            de selects the sign
                                                            al and edge(s) for 
                                                            counting.
  516 00000000 40094070 
                       T3CTCR  EQU              0x40094070  ;
  517 00000000         
  518 00000000         
  519 00000000                 END
    3 00000000                 EXPORT           __main
    4 00000000                 ALIGN
    5 00000000         
    6 00000000                 ENTRY
    7 00000000         
    8 00000000         __main  PROC
    9 00000000         
   10 00000000 4808            LDR              R0, = FIO2DIR0
   11 00000002 6801            LDR              R1, [R0]
   12 00000004 F041 0104       ORR              R1, R1, #0x4



ARM Macro Assembler    Page 29 


   13 00000008 7001            STRB             R1, [R0]
   14 0000000A         
   15 0000000A 4807            LDR              R0, = FIO2MASK
   16 0000000C 6801            LDR              R1, [R0]
   17 0000000E 4B07            LDR              R3, =0xFFFFFBFB
   18 00000010 EA41 0103       ORR              R1, R1, R3
   19 00000014 6001            STR              R1, [R0]
   20 00000016         
   21 00000016         LOOP
   22 00000016         
   23 00000016 4A06            LDR              R2, = FIO2PIN0
   24 00000018 4906            LDR              R1, = FIO2PIN1
   25 0000001A 680B            LDR              R3, [R1]
   26 0000001C F083 030F       EOR              R3, R3, #0xf
   27 00000020 6013            STR              R3, [R2]
   28 00000022         
   29 00000022         
   30 00000022 E7F8            B                LOOP
   31 00000024                 ENDP
   32 00000024                 END
              2009C040 
              2009C050 
              FFFFFBFB 
              2009C054 
              2009C055 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\l1.1.d -o.\objects\l1.1.o -I.\RTE\Device\LPC1768 -I.\RTE
\_Target_1 -IC:\Users\Labor\AppData\Local\Arm\Packs\ARM\CMSIS\5.8.0\CMSIS\Core\
Include -IC:\Users\Labor\AppData\Local\Arm\Packs\Keil\LPC1700_DFP\2.7.1\Device\
Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 536" --
predefine="_RTE_ SETA 1" --predefine="LPC175x_6x SETA 1" --predefine="_RTE_ SET
A 1" --list=.\listings\l1.1.lst L1.1.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

L1 00000000

Symbol: L1
   Definitions
      At line 1 in file L1.1.s
   Uses
      None
Comment: L1 unused
LOOP 00000016

Symbol: LOOP
   Definitions
      At line 21 in file L1.1.s
   Uses
      At line 30 in file L1.1.s
Comment: LOOP used once
__main 00000000

Symbol: __main
   Definitions
      At line 8 in file L1.1.s
   Uses
      At line 3 in file L1.1.s
Comment: __main used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

CCLKCFG 400FC104

Symbol: CCLKCFG
   Definitions
      At line 31 in file LPC1768.inc
   Uses
      None
Comment: CCLKCFG unused
CLKOUTCFG 400FC1C8

Symbol: CLKOUTCFG
   Definitions
      At line 39 in file LPC1768.inc
   Uses
      None
Comment: CLKOUTCFG unused
CLKSRCSEL 400FC10C

Symbol: CLKSRCSEL
   Definitions
      At line 19 in file LPC1768.inc
   Uses
      None
Comment: CLKSRCSEL unused
FIO0CLR 2009C01C

Symbol: FIO0CLR
   Definitions
      At line 101 in file LPC1768.inc
   Uses
      None
Comment: FIO0CLR unused
FIO0CLR0 2009C01C

Symbol: FIO0CLR0
   Definitions
      At line 208 in file LPC1768.inc
   Uses
      None
Comment: FIO0CLR0 unused
FIO0CLR1 2009C01D

Symbol: FIO0CLR1
   Definitions
      At line 214 in file LPC1768.inc
   Uses
      None
Comment: FIO0CLR1 unused
FIO0CLR2 2009C01E

Symbol: FIO0CLR2
   Definitions
      At line 220 in file LPC1768.inc
   Uses
      None
Comment: FIO0CLR2 unused
FIO0CLR3 2009C01F

Symbol: FIO0CLR3



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 226 in file LPC1768.inc
   Uses
      None
Comment: FIO0CLR3 unused
FIO0CLRL 2009C01C

Symbol: FIO0CLRL
   Definitions
      At line 232 in file LPC1768.inc
   Uses
      None
Comment: FIO0CLRL unused
FIO0CLRU 2009C01E

Symbol: FIO0CLRU
   Definitions
      At line 238 in file LPC1768.inc
   Uses
      None
Comment: FIO0CLRU unused
FIO0DIR 2009C000

Symbol: FIO0DIR
   Definitions
      At line 72 in file LPC1768.inc
   Uses
      None
Comment: FIO0DIR unused
FIO0DIR0 2009C000

Symbol: FIO0DIR0
   Definitions
      At line 132 in file LPC1768.inc
   Uses
      None
Comment: FIO0DIR0 unused
FIO0DIR1 2009C001

Symbol: FIO0DIR1
   Definitions
      At line 138 in file LPC1768.inc
   Uses
      None
Comment: FIO0DIR1 unused
FIO0DIR2 2009C002

Symbol: FIO0DIR2
   Definitions
      At line 144 in file LPC1768.inc
   Uses
      None
Comment: FIO0DIR2 unused
FIO0DIR3 2009C003

Symbol: FIO0DIR3
   Definitions
      At line 150 in file LPC1768.inc
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: FIO0DIR3 unused
FIO0DIRL 2009C000

Symbol: FIO0DIRL
   Definitions
      At line 156 in file LPC1768.inc
   Uses
      None
Comment: FIO0DIRL unused
FIO0DIRU 2009C002

Symbol: FIO0DIRU
   Definitions
      At line 162 in file LPC1768.inc
   Uses
      None
Comment: FIO0DIRU unused
FIO0MASK 2009C010

Symbol: FIO0MASK
   Definitions
      At line 78 in file LPC1768.inc
   Uses
      None
Comment: FIO0MASK unused
FIO0MASK0 2009C010

Symbol: FIO0MASK0
   Definitions
      At line 284 in file LPC1768.inc
   Uses
      None
Comment: FIO0MASK0 unused
FIO0MASK1 2009C011

Symbol: FIO0MASK1
   Definitions
      At line 290 in file LPC1768.inc
   Uses
      None
Comment: FIO0MASK1 unused
FIO0MASK2 2009C012

Symbol: FIO0MASK2
   Definitions
      At line 296 in file LPC1768.inc
   Uses
      None
Comment: FIO0MASK2 unused
FIO0MASK3 2009C013

Symbol: FIO0MASK3
   Definitions
      At line 302 in file LPC1768.inc
   Uses
      None
Comment: FIO0MASK3 unused
FIO0MASKL 2009C010



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: FIO0MASKL
   Definitions
      At line 308 in file LPC1768.inc
   Uses
      None
Comment: FIO0MASKL unused
FIO0MASKU 2009C012

Symbol: FIO0MASKU
   Definitions
      At line 314 in file LPC1768.inc
   Uses
      None
Comment: FIO0MASKU unused
FIO0PIN 2009C014

Symbol: FIO0PIN
   Definitions
      At line 84 in file LPC1768.inc
   Uses
      None
Comment: FIO0PIN unused
FIO0PIN0 2009C014

Symbol: FIO0PIN0
   Definitions
      At line 246 in file LPC1768.inc
   Uses
      None
Comment: FIO0PIN0 unused
FIO0PIN1 2009C015

Symbol: FIO0PIN1
   Definitions
      At line 252 in file LPC1768.inc
   Uses
      None
Comment: FIO0PIN1 unused
FIO0PIN2 2009C016

Symbol: FIO0PIN2
   Definitions
      At line 258 in file LPC1768.inc
   Uses
      None
Comment: FIO0PIN2 unused
FIO0PIN3 2009C017

Symbol: FIO0PIN3
   Definitions
      At line 264 in file LPC1768.inc
   Uses
      None
Comment: FIO0PIN3 unused
FIO0PINL 2009C014

Symbol: FIO0PINL
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 270 in file LPC1768.inc
   Uses
      None
Comment: FIO0PINL unused
FIO0PINU 2009C016

Symbol: FIO0PINU
   Definitions
      At line 276 in file LPC1768.inc
   Uses
      None
Comment: FIO0PINU unused
FIO0SET 2009C018

Symbol: FIO0SET
   Definitions
      At line 94 in file LPC1768.inc
   Uses
      None
Comment: FIO0SET unused
FIO0SET0 2009C018

Symbol: FIO0SET0
   Definitions
      At line 170 in file LPC1768.inc
   Uses
      None
Comment: FIO0SET0 unused
FIO0SET1 2009C019

Symbol: FIO0SET1
   Definitions
      At line 176 in file LPC1768.inc
   Uses
      None
Comment: FIO0SET1 unused
FIO0SET2 2009C01A

Symbol: FIO0SET2
   Definitions
      At line 182 in file LPC1768.inc
   Uses
      None
Comment: FIO0SET2 unused
FIO0SET3 2009C01B

Symbol: FIO0SET3
   Definitions
      At line 188 in file LPC1768.inc
   Uses
      None
Comment: FIO0SET3 unused
FIO0SETL 2009C018

Symbol: FIO0SETL
   Definitions
      At line 194 in file LPC1768.inc
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: FIO0SETL unused
FIO0SETU 2009C01A

Symbol: FIO0SETU
   Definitions
      At line 200 in file LPC1768.inc
   Uses
      None
Comment: FIO0SETU unused
FIO1CLR 2009C03C

Symbol: FIO1CLR
   Definitions
      At line 102 in file LPC1768.inc
   Uses
      None
Comment: FIO1CLR unused
FIO1CLR0 2009C03C

Symbol: FIO1CLR0
   Definitions
      At line 209 in file LPC1768.inc
   Uses
      None
Comment: FIO1CLR0 unused
FIO1CLR1 2009C03D

Symbol: FIO1CLR1
   Definitions
      At line 215 in file LPC1768.inc
   Uses
      None
Comment: FIO1CLR1 unused
FIO1CLR2 2009C03E

Symbol: FIO1CLR2
   Definitions
      At line 221 in file LPC1768.inc
   Uses
      None
Comment: FIO1CLR2 unused
FIO1CLR3 2009C03F

Symbol: FIO1CLR3
   Definitions
      At line 227 in file LPC1768.inc
   Uses
      None
Comment: FIO1CLR3 unused
FIO1CLRL 2009C03C

Symbol: FIO1CLRL
   Definitions
      At line 233 in file LPC1768.inc
   Uses
      None
Comment: FIO1CLRL unused
FIO1CLRU 2009C03E




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: FIO1CLRU
   Definitions
      At line 239 in file LPC1768.inc
   Uses
      None
Comment: FIO1CLRU unused
FIO1DIR 2009C020

Symbol: FIO1DIR
   Definitions
      At line 73 in file LPC1768.inc
   Uses
      None
Comment: FIO1DIR unused
FIO1DIR0 2009C020

Symbol: FIO1DIR0
   Definitions
      At line 133 in file LPC1768.inc
   Uses
      None
Comment: FIO1DIR0 unused
FIO1DIR1 2009C021

Symbol: FIO1DIR1
   Definitions
      At line 139 in file LPC1768.inc
   Uses
      None
Comment: FIO1DIR1 unused
FIO1DIR2 2009C022

Symbol: FIO1DIR2
   Definitions
      At line 145 in file LPC1768.inc
   Uses
      None
Comment: FIO1DIR2 unused
FIO1DIR3 2009C023

Symbol: FIO1DIR3
   Definitions
      At line 151 in file LPC1768.inc
   Uses
      None
Comment: FIO1DIR3 unused
FIO1DIRL 2009C020

Symbol: FIO1DIRL
   Definitions
      At line 157 in file LPC1768.inc
   Uses
      None
Comment: FIO1DIRL unused
FIO1DIRU 2009C022

Symbol: FIO1DIRU
   Definitions
      At line 163 in file LPC1768.inc



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: FIO1DIRU unused
FIO1MASK 2009C030

Symbol: FIO1MASK
   Definitions
      At line 79 in file LPC1768.inc
   Uses
      None
Comment: FIO1MASK unused
FIO1MASK0 2009C030

Symbol: FIO1MASK0
   Definitions
      At line 285 in file LPC1768.inc
   Uses
      None
Comment: FIO1MASK0 unused
FIO1MASK1 2009C031

Symbol: FIO1MASK1
   Definitions
      At line 291 in file LPC1768.inc
   Uses
      None
Comment: FIO1MASK1 unused
FIO1MASK2 2009C032

Symbol: FIO1MASK2
   Definitions
      At line 297 in file LPC1768.inc
   Uses
      None
Comment: FIO1MASK2 unused
FIO1MASK3 2009C033

Symbol: FIO1MASK3
   Definitions
      At line 303 in file LPC1768.inc
   Uses
      None
Comment: FIO1MASK3 unused
FIO1MASKL 2009C030

Symbol: FIO1MASKL
   Definitions
      At line 309 in file LPC1768.inc
   Uses
      None
Comment: FIO1MASKL unused
FIO1MASKU 2009C032

Symbol: FIO1MASKU
   Definitions
      At line 315 in file LPC1768.inc
   Uses
      None
Comment: FIO1MASKU unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

FIO1PIN 2009C034

Symbol: FIO1PIN
   Definitions
      At line 85 in file LPC1768.inc
   Uses
      None
Comment: FIO1PIN unused
FIO1PIN0 2009C034

Symbol: FIO1PIN0
   Definitions
      At line 247 in file LPC1768.inc
   Uses
      None
Comment: FIO1PIN0 unused
FIO1PIN1 2009C035

Symbol: FIO1PIN1
   Definitions
      At line 253 in file LPC1768.inc
   Uses
      None
Comment: FIO1PIN1 unused
FIO1PIN2 2009C036

Symbol: FIO1PIN2
   Definitions
      At line 259 in file LPC1768.inc
   Uses
      None
Comment: FIO1PIN2 unused
FIO1PIN3 2009C037

Symbol: FIO1PIN3
   Definitions
      At line 265 in file LPC1768.inc
   Uses
      None
Comment: FIO1PIN3 unused
FIO1PINL 2009C034

Symbol: FIO1PINL
   Definitions
      At line 271 in file LPC1768.inc
   Uses
      None
Comment: FIO1PINL unused
FIO1PINU 2009C036

Symbol: FIO1PINU
   Definitions
      At line 277 in file LPC1768.inc
   Uses
      None
Comment: FIO1PINU unused
FIO1SET 2009C038

Symbol: FIO1SET



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 95 in file LPC1768.inc
   Uses
      None
Comment: FIO1SET unused
FIO1SET0 2009C038

Symbol: FIO1SET0
   Definitions
      At line 171 in file LPC1768.inc
   Uses
      None
Comment: FIO1SET0 unused
FIO1SET1 2009C039

Symbol: FIO1SET1
   Definitions
      At line 177 in file LPC1768.inc
   Uses
      None
Comment: FIO1SET1 unused
FIO1SET2 2009C03A

Symbol: FIO1SET2
   Definitions
      At line 183 in file LPC1768.inc
   Uses
      None
Comment: FIO1SET2 unused
FIO1SET3 2009C03B

Symbol: FIO1SET3
   Definitions
      At line 189 in file LPC1768.inc
   Uses
      None
Comment: FIO1SET3 unused
FIO1SETL 2009C038

Symbol: FIO1SETL
   Definitions
      At line 195 in file LPC1768.inc
   Uses
      None
Comment: FIO1SETL unused
FIO1SETU 2009C03A

Symbol: FIO1SETU
   Definitions
      At line 201 in file LPC1768.inc
   Uses
      None
Comment: FIO1SETU unused
FIO2CLR 2009C05C

Symbol: FIO2CLR
   Definitions
      At line 103 in file LPC1768.inc
   Uses



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      None
Comment: FIO2CLR unused
FIO2CLR0 2009C05C

Symbol: FIO2CLR0
   Definitions
      At line 210 in file LPC1768.inc
   Uses
      None
Comment: FIO2CLR0 unused
FIO2CLR1 2009C05D

Symbol: FIO2CLR1
   Definitions
      At line 216 in file LPC1768.inc
   Uses
      None
Comment: FIO2CLR1 unused
FIO2CLR2 2009C05E

Symbol: FIO2CLR2
   Definitions
      At line 222 in file LPC1768.inc
   Uses
      None
Comment: FIO2CLR2 unused
FIO2CLR3 2009C05F

Symbol: FIO2CLR3
   Definitions
      At line 228 in file LPC1768.inc
   Uses
      None
Comment: FIO2CLR3 unused
FIO2CLRL 2009C05C

Symbol: FIO2CLRL
   Definitions
      At line 234 in file LPC1768.inc
   Uses
      None
Comment: FIO2CLRL unused
FIO2CLRU 2009C05E

Symbol: FIO2CLRU
   Definitions
      At line 240 in file LPC1768.inc
   Uses
      None
Comment: FIO2CLRU unused
FIO2DIR 2009C040

Symbol: FIO2DIR
   Definitions
      At line 74 in file LPC1768.inc
   Uses
      None
Comment: FIO2DIR unused
FIO2DIR0 2009C040



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols


Symbol: FIO2DIR0
   Definitions
      At line 134 in file LPC1768.inc
   Uses
      At line 10 in file L1.1.s
Comment: FIO2DIR0 used once
FIO2DIR1 2009C041

Symbol: FIO2DIR1
   Definitions
      At line 140 in file LPC1768.inc
   Uses
      None
Comment: FIO2DIR1 unused
FIO2DIR2 2009C042

Symbol: FIO2DIR2
   Definitions
      At line 146 in file LPC1768.inc
   Uses
      None
Comment: FIO2DIR2 unused
FIO2DIR3 2009C043

Symbol: FIO2DIR3
   Definitions
      At line 152 in file LPC1768.inc
   Uses
      None
Comment: FIO2DIR3 unused
FIO2DIRL 2009C040

Symbol: FIO2DIRL
   Definitions
      At line 158 in file LPC1768.inc
   Uses
      None
Comment: FIO2DIRL unused
FIO2DIRU 2009C042

Symbol: FIO2DIRU
   Definitions
      At line 164 in file LPC1768.inc
   Uses
      None
Comment: FIO2DIRU unused
FIO2MASK 2009C050

Symbol: FIO2MASK
   Definitions
      At line 80 in file LPC1768.inc
   Uses
      At line 15 in file L1.1.s
Comment: FIO2MASK used once
FIO2MASK0 2009C050

Symbol: FIO2MASK0
   Definitions



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

      At line 286 in file LPC1768.inc
   Uses
      None
Comment: FIO2MASK0 unused
FIO2MASK1 2009C051

Symbol: FIO2MASK1
   Definitions
      At line 292 in file LPC1768.inc
   Uses
      None
Comment: FIO2MASK1 unused
FIO2MASK2 2009C052

Symbol: FIO2MASK2
   Definitions
      At line 298 in file LPC1768.inc
   Uses
      None
Comment: FIO2MASK2 unused
FIO2MASK3 2009C053

Symbol: FIO2MASK3
   Definitions
      At line 304 in file LPC1768.inc
   Uses
      None
Comment: FIO2MASK3 unused
FIO2MASKL 2009C050

Symbol: FIO2MASKL
   Definitions
      At line 310 in file LPC1768.inc
   Uses
      None
Comment: FIO2MASKL unused
FIO2MASKU 2009C052

Symbol: FIO2MASKU
   Definitions
      At line 316 in file LPC1768.inc
   Uses
      None
Comment: FIO2MASKU unused
FIO2PIN 2009C054

Symbol: FIO2PIN
   Definitions
      At line 86 in file LPC1768.inc
   Uses
      None
Comment: FIO2PIN unused
FIO2PIN0 2009C054

Symbol: FIO2PIN0
   Definitions
      At line 248 in file LPC1768.inc
   Uses
      At line 23 in file L1.1.s



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

Comment: FIO2PIN0 used once
FIO2PIN1 2009C055

Symbol: FIO2PIN1
   Definitions
      At line 254 in file LPC1768.inc
   Uses
      At line 24 in file L1.1.s
Comment: FIO2PIN1 used once
FIO2PIN2 2009C056

Symbol: FIO2PIN2
   Definitions
      At line 260 in file LPC1768.inc
   Uses
      None
Comment: FIO2PIN2 unused
FIO2PIN3 2009C057

Symbol: FIO2PIN3
   Definitions
      At line 266 in file LPC1768.inc
   Uses
      None
Comment: FIO2PIN3 unused
FIO2PINL 2009C054

Symbol: FIO2PINL
   Definitions
      At line 272 in file LPC1768.inc
   Uses
      None
Comment: FIO2PINL unused
FIO2PINU 2009C056

Symbol: FIO2PINU
   Definitions
      At line 278 in file LPC1768.inc
   Uses
      None
Comment: FIO2PINU unused
FIO2SET 2009C058

Symbol: FIO2SET
   Definitions
      At line 96 in file LPC1768.inc
   Uses
      None
Comment: FIO2SET unused
FIO2SET0 2009C058

Symbol: FIO2SET0
   Definitions
      At line 172 in file LPC1768.inc
   Uses
      None
Comment: FIO2SET0 unused
FIO2SET1 2009C059




ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

Symbol: FIO2SET1
   Definitions
      At line 178 in file LPC1768.inc
   Uses
      None
Comment: FIO2SET1 unused
FIO2SET2 2009C05A

Symbol: FIO2SET2
   Definitions
      At line 184 in file LPC1768.inc
   Uses
      None
Comment: FIO2SET2 unused
FIO2SET3 2009C05B

Symbol: FIO2SET3
   Definitions
      At line 190 in file LPC1768.inc
   Uses
      None
Comment: FIO2SET3 unused
FIO2SETL 2009C058

Symbol: FIO2SETL
   Definitions
      At line 196 in file LPC1768.inc
   Uses
      None
Comment: FIO2SETL unused
FIO2SETU 2009C05A

Symbol: FIO2SETU
   Definitions
      At line 202 in file LPC1768.inc
   Uses
      None
Comment: FIO2SETU unused
FIO3CLR 2009C07C

Symbol: FIO3CLR
   Definitions
      At line 104 in file LPC1768.inc
   Uses
      None
Comment: FIO3CLR unused
FIO3CLR0 2009C07C

Symbol: FIO3CLR0
   Definitions
      At line 211 in file LPC1768.inc
   Uses
      None
Comment: FIO3CLR0 unused
FIO3CLR1 2009C07D

Symbol: FIO3CLR1
   Definitions
      At line 217 in file LPC1768.inc



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: FIO3CLR1 unused
FIO3CLR2 2009C07E

Symbol: FIO3CLR2
   Definitions
      At line 223 in file LPC1768.inc
   Uses
      None
Comment: FIO3CLR2 unused
FIO3CLR3 2009C07F

Symbol: FIO3CLR3
   Definitions
      At line 229 in file LPC1768.inc
   Uses
      None
Comment: FIO3CLR3 unused
FIO3CLRL 2009C07C

Symbol: FIO3CLRL
   Definitions
      At line 235 in file LPC1768.inc
   Uses
      None
Comment: FIO3CLRL unused
FIO3CLRU 2009C07E

Symbol: FIO3CLRU
   Definitions
      At line 241 in file LPC1768.inc
   Uses
      None
Comment: FIO3CLRU unused
FIO3DIR 2009C060

Symbol: FIO3DIR
   Definitions
      At line 75 in file LPC1768.inc
   Uses
      None
Comment: FIO3DIR unused
FIO3DIR0 2009C060

Symbol: FIO3DIR0
   Definitions
      At line 135 in file LPC1768.inc
   Uses
      None
Comment: FIO3DIR0 unused
FIO3DIR1 2009C061

Symbol: FIO3DIR1
   Definitions
      At line 141 in file LPC1768.inc
   Uses
      None
Comment: FIO3DIR1 unused



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

FIO3DIR2 2009C062

Symbol: FIO3DIR2
   Definitions
      At line 147 in file LPC1768.inc
   Uses
      None
Comment: FIO3DIR2 unused
FIO3DIR3 2009C063

Symbol: FIO3DIR3
   Definitions
      At line 153 in file LPC1768.inc
   Uses
      None
Comment: FIO3DIR3 unused
FIO3DIRL 2009C060

Symbol: FIO3DIRL
   Definitions
      At line 159 in file LPC1768.inc
   Uses
      None
Comment: FIO3DIRL unused
FIO3DIRU 2009C062

Symbol: FIO3DIRU
   Definitions
      At line 165 in file LPC1768.inc
   Uses
      None
Comment: FIO3DIRU unused
FIO3MASK 2009C070

Symbol: FIO3MASK
   Definitions
      At line 81 in file LPC1768.inc
   Uses
      None
Comment: FIO3MASK unused
FIO3MASK0 2009C070

Symbol: FIO3MASK0
   Definitions
      At line 287 in file LPC1768.inc
   Uses
      None
Comment: FIO3MASK0 unused
FIO3MASK1 2009C071

Symbol: FIO3MASK1
   Definitions
      At line 293 in file LPC1768.inc
   Uses
      None
Comment: FIO3MASK1 unused
FIO3MASK2 2009C072

Symbol: FIO3MASK2



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 299 in file LPC1768.inc
   Uses
      None
Comment: FIO3MASK2 unused
FIO3MASK3 2009C073

Symbol: FIO3MASK3
   Definitions
      At line 305 in file LPC1768.inc
   Uses
      None
Comment: FIO3MASK3 unused
FIO3MASKL 2009C070

Symbol: FIO3MASKL
   Definitions
      At line 311 in file LPC1768.inc
   Uses
      None
Comment: FIO3MASKL unused
FIO3MASKU 2009C072

Symbol: FIO3MASKU
   Definitions
      At line 317 in file LPC1768.inc
   Uses
      None
Comment: FIO3MASKU unused
FIO3PIN 2009C074

Symbol: FIO3PIN
   Definitions
      At line 87 in file LPC1768.inc
   Uses
      None
Comment: FIO3PIN unused
FIO3PIN0 2009C074

Symbol: FIO3PIN0
   Definitions
      At line 249 in file LPC1768.inc
   Uses
      None
Comment: FIO3PIN0 unused
FIO3PIN1 2009C075

Symbol: FIO3PIN1
   Definitions
      At line 255 in file LPC1768.inc
   Uses
      None
Comment: FIO3PIN1 unused
FIO3PIN2 2009C076

Symbol: FIO3PIN2
   Definitions
      At line 261 in file LPC1768.inc
   Uses



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

      None
Comment: FIO3PIN2 unused
FIO3PIN3 2009C077

Symbol: FIO3PIN3
   Definitions
      At line 267 in file LPC1768.inc
   Uses
      None
Comment: FIO3PIN3 unused
FIO3PINL 2009C074

Symbol: FIO3PINL
   Definitions
      At line 273 in file LPC1768.inc
   Uses
      None
Comment: FIO3PINL unused
FIO3PINU 2009C076

Symbol: FIO3PINU
   Definitions
      At line 279 in file LPC1768.inc
   Uses
      None
Comment: FIO3PINU unused
FIO3SET 2009C078

Symbol: FIO3SET
   Definitions
      At line 97 in file LPC1768.inc
   Uses
      None
Comment: FIO3SET unused
FIO3SET0 2009C078

Symbol: FIO3SET0
   Definitions
      At line 173 in file LPC1768.inc
   Uses
      None
Comment: FIO3SET0 unused
FIO3SET1 2009C079

Symbol: FIO3SET1
   Definitions
      At line 179 in file LPC1768.inc
   Uses
      None
Comment: FIO3SET1 unused
FIO3SET2 2009C07A

Symbol: FIO3SET2
   Definitions
      At line 185 in file LPC1768.inc
   Uses
      None
Comment: FIO3SET2 unused
FIO3SET3 2009C07B



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols


Symbol: FIO3SET3
   Definitions
      At line 191 in file LPC1768.inc
   Uses
      None
Comment: FIO3SET3 unused
FIO3SETL 2009C078

Symbol: FIO3SETL
   Definitions
      At line 197 in file LPC1768.inc
   Uses
      None
Comment: FIO3SETL unused
FIO3SETU 2009C07A

Symbol: FIO3SETU
   Definitions
      At line 203 in file LPC1768.inc
   Uses
      None
Comment: FIO3SETU unused
FIO4CLR 2009C09C

Symbol: FIO4CLR
   Definitions
      At line 105 in file LPC1768.inc
   Uses
      None
Comment: FIO4CLR unused
FIO4CLR0 2009C09C

Symbol: FIO4CLR0
   Definitions
      At line 212 in file LPC1768.inc
   Uses
      None
Comment: FIO4CLR0 unused
FIO4CLR1 2009C09D

Symbol: FIO4CLR1
   Definitions
      At line 218 in file LPC1768.inc
   Uses
      None
Comment: FIO4CLR1 unused
FIO4CLR2 2009C09E

Symbol: FIO4CLR2
   Definitions
      At line 224 in file LPC1768.inc
   Uses
      None
Comment: FIO4CLR2 unused
FIO4CLR3 2009C09F

Symbol: FIO4CLR3
   Definitions



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

      At line 230 in file LPC1768.inc
   Uses
      None
Comment: FIO4CLR3 unused
FIO4CLRL 2009C09C

Symbol: FIO4CLRL
   Definitions
      At line 236 in file LPC1768.inc
   Uses
      None
Comment: FIO4CLRL unused
FIO4CLRU 2009C09E

Symbol: FIO4CLRU
   Definitions
      At line 242 in file LPC1768.inc
   Uses
      None
Comment: FIO4CLRU unused
FIO4DIR 2009C080

Symbol: FIO4DIR
   Definitions
      At line 76 in file LPC1768.inc
   Uses
      None
Comment: FIO4DIR unused
FIO4DIR0 2009C080

Symbol: FIO4DIR0
   Definitions
      At line 136 in file LPC1768.inc
   Uses
      None
Comment: FIO4DIR0 unused
FIO4DIR1 2009C081

Symbol: FIO4DIR1
   Definitions
      At line 142 in file LPC1768.inc
   Uses
      None
Comment: FIO4DIR1 unused
FIO4DIR2 2009C082

Symbol: FIO4DIR2
   Definitions
      At line 148 in file LPC1768.inc
   Uses
      None
Comment: FIO4DIR2 unused
FIO4DIR3 2009C083

Symbol: FIO4DIR3
   Definitions
      At line 154 in file LPC1768.inc
   Uses
      None



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

Comment: FIO4DIR3 unused
FIO4DIRL 2009C080

Symbol: FIO4DIRL
   Definitions
      At line 160 in file LPC1768.inc
   Uses
      None
Comment: FIO4DIRL unused
FIO4DIRU 2009C082

Symbol: FIO4DIRU
   Definitions
      At line 166 in file LPC1768.inc
   Uses
      None
Comment: FIO4DIRU unused
FIO4MASK 2009C090

Symbol: FIO4MASK
   Definitions
      At line 82 in file LPC1768.inc
   Uses
      None
Comment: FIO4MASK unused
FIO4MASK0 2009C090

Symbol: FIO4MASK0
   Definitions
      At line 288 in file LPC1768.inc
   Uses
      None
Comment: FIO4MASK0 unused
FIO4MASK1 2009C091

Symbol: FIO4MASK1
   Definitions
      At line 294 in file LPC1768.inc
   Uses
      None
Comment: FIO4MASK1 unused
FIO4MASK2 2009C092

Symbol: FIO4MASK2
   Definitions
      At line 300 in file LPC1768.inc
   Uses
      None
Comment: FIO4MASK2 unused
FIO4MASK3 2009C093

Symbol: FIO4MASK3
   Definitions
      At line 306 in file LPC1768.inc
   Uses
      None
Comment: FIO4MASK3 unused
FIO4MASKL 2009C090




ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

Symbol: FIO4MASKL
   Definitions
      At line 312 in file LPC1768.inc
   Uses
      None
Comment: FIO4MASKL unused
FIO4MASKU 2009C092

Symbol: FIO4MASKU
   Definitions
      At line 318 in file LPC1768.inc
   Uses
      None
Comment: FIO4MASKU unused
FIO4PIN 2009C094

Symbol: FIO4PIN
   Definitions
      At line 88 in file LPC1768.inc
   Uses
      None
Comment: FIO4PIN unused
FIO4PIN0 2009C094

Symbol: FIO4PIN0
   Definitions
      At line 250 in file LPC1768.inc
   Uses
      None
Comment: FIO4PIN0 unused
FIO4PIN1 2009C095

Symbol: FIO4PIN1
   Definitions
      At line 256 in file LPC1768.inc
   Uses
      None
Comment: FIO4PIN1 unused
FIO4PIN2 2009C096

Symbol: FIO4PIN2
   Definitions
      At line 262 in file LPC1768.inc
   Uses
      None
Comment: FIO4PIN2 unused
FIO4PIN3 2009C097

Symbol: FIO4PIN3
   Definitions
      At line 268 in file LPC1768.inc
   Uses
      None
Comment: FIO4PIN3 unused
FIO4PINL 2009C094

Symbol: FIO4PINL
   Definitions
      At line 274 in file LPC1768.inc



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: FIO4PINL unused
FIO4PINU 2009C096

Symbol: FIO4PINU
   Definitions
      At line 280 in file LPC1768.inc
   Uses
      None
Comment: FIO4PINU unused
FIO4SET 2009C098

Symbol: FIO4SET
   Definitions
      At line 98 in file LPC1768.inc
   Uses
      None
Comment: FIO4SET unused
FIO4SET0 2009C098

Symbol: FIO4SET0
   Definitions
      At line 174 in file LPC1768.inc
   Uses
      None
Comment: FIO4SET0 unused
FIO4SET1 2009C099

Symbol: FIO4SET1
   Definitions
      At line 180 in file LPC1768.inc
   Uses
      None
Comment: FIO4SET1 unused
FIO4SET2 2009C09A

Symbol: FIO4SET2
   Definitions
      At line 186 in file LPC1768.inc
   Uses
      None
Comment: FIO4SET2 unused
FIO4SET3 2009C09B

Symbol: FIO4SET3
   Definitions
      At line 192 in file LPC1768.inc
   Uses
      None
Comment: FIO4SET3 unused
FIO4SETL 2009C098

Symbol: FIO4SETL
   Definitions
      At line 198 in file LPC1768.inc
   Uses
      None
Comment: FIO4SETL unused



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

FIO4SETU 2009C09A

Symbol: FIO4SETU
   Definitions
      At line 204 in file LPC1768.inc
   Uses
      None
Comment: FIO4SETU unused
I2CPADCFG 4002C07C

Symbol: I2CPADCFG
   Definitions
      At line 68 in file LPC1768.inc
   Uses
      None
Comment: I2CPADCFG unused
IO0IntClr 4002808C

Symbol: IO0IntClr
   Definitions
      At line 123 in file LPC1768.inc
   Uses
      None
Comment: IO0IntClr unused
IO0IntEnF 40028094

Symbol: IO0IntEnF
   Definitions
      At line 114 in file LPC1768.inc
   Uses
      None
Comment: IO0IntEnF unused
IO0IntEnR 40028090

Symbol: IO0IntEnR
   Definitions
      At line 111 in file LPC1768.inc
   Uses
      None
Comment: IO0IntEnR unused
IO0IntStatF 40028088

Symbol: IO0IntStatF
   Definitions
      At line 120 in file LPC1768.inc
   Uses
      None
Comment: IO0IntStatF unused
IO0IntStatR 40028084

Symbol: IO0IntStatR
   Definitions
      At line 117 in file LPC1768.inc
   Uses
      None
Comment: IO0IntStatR unused
IO2IntClr 400280AC

Symbol: IO2IntClr



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 124 in file LPC1768.inc
   Uses
      None
Comment: IO2IntClr unused
IO2IntEnF 400280B4

Symbol: IO2IntEnF
   Definitions
      At line 115 in file LPC1768.inc
   Uses
      None
Comment: IO2IntEnF unused
IO2IntEnR 400280B0

Symbol: IO2IntEnR
   Definitions
      At line 112 in file LPC1768.inc
   Uses
      None
Comment: IO2IntEnR unused
IO2IntStatF 400280A8

Symbol: IO2IntStatF
   Definitions
      At line 121 in file LPC1768.inc
   Uses
      None
Comment: IO2IntStatF unused
IO2IntStatR 400280A4

Symbol: IO2IntStatR
   Definitions
      At line 118 in file LPC1768.inc
   Uses
      None
Comment: IO2IntStatR unused
IOIntStatus 40028080

Symbol: IOIntStatus
   Definitions
      At line 126 in file LPC1768.inc
   Uses
      None
Comment: IOIntStatus unused
PCLKSEL0 400FC1A8

Symbol: PCLKSEL0
   Definitions
      At line 33 in file LPC1768.inc
   Uses
      None
Comment: PCLKSEL0 unused
PCLKSEL1 400FC1AC

Symbol: PCLKSEL1
   Definitions
      At line 34 in file LPC1768.inc
   Uses



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

      None
Comment: PCLKSEL1 unused
PCON 400FC0C0

Symbol: PCON
   Definitions
      At line 36 in file LPC1768.inc
   Uses
      None
Comment: PCON unused
PCONP 400FC0C4

Symbol: PCONP
   Definitions
      At line 37 in file LPC1768.inc
   Uses
      None
Comment: PCONP unused
PINMODE0 4002C040

Symbol: PINMODE0
   Definitions
      At line 52 in file LPC1768.inc
   Uses
      None
Comment: PINMODE0 unused
PINMODE1 4002C044

Symbol: PINMODE1
   Definitions
      At line 53 in file LPC1768.inc
   Uses
      None
Comment: PINMODE1 unused
PINMODE2 4002C048

Symbol: PINMODE2
   Definitions
      At line 54 in file LPC1768.inc
   Uses
      None
Comment: PINMODE2 unused
PINMODE3 4002C04C

Symbol: PINMODE3
   Definitions
      At line 55 in file LPC1768.inc
   Uses
      None
Comment: PINMODE3 unused
PINMODE4 4002C050

Symbol: PINMODE4
   Definitions
      At line 56 in file LPC1768.inc
   Uses
      None
Comment: PINMODE4 unused
PINMODE5 4002C054



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols


Symbol: PINMODE5
   Definitions
      At line 57 in file LPC1768.inc
   Uses
      None
Comment: PINMODE5 unused
PINMODE6 4002C058

Symbol: PINMODE6
   Definitions
      At line 58 in file LPC1768.inc
   Uses
      None
Comment: PINMODE6 unused
PINMODE7 4002C05C

Symbol: PINMODE7
   Definitions
      At line 59 in file LPC1768.inc
   Uses
      None
Comment: PINMODE7 unused
PINMODE9 4002C064

Symbol: PINMODE9
   Definitions
      At line 60 in file LPC1768.inc
   Uses
      None
Comment: PINMODE9 unused
PINMODE_OD0 4002C068

Symbol: PINMODE_OD0
   Definitions
      At line 62 in file LPC1768.inc
   Uses
      None
Comment: PINMODE_OD0 unused
PINMODE_OD1 4002C06C

Symbol: PINMODE_OD1
   Definitions
      At line 63 in file LPC1768.inc
   Uses
      None
Comment: PINMODE_OD1 unused
PINMODE_OD2 4002C070

Symbol: PINMODE_OD2
   Definitions
      At line 64 in file LPC1768.inc
   Uses
      None
Comment: PINMODE_OD2 unused
PINMODE_OD3 4002C074

Symbol: PINMODE_OD3
   Definitions



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

      At line 65 in file LPC1768.inc
   Uses
      None
Comment: PINMODE_OD3 unused
PINMODE_OD4 4002C078

Symbol: PINMODE_OD4
   Definitions
      At line 66 in file LPC1768.inc
   Uses
      None
Comment: PINMODE_OD4 unused
PINSEL0 4002C000

Symbol: PINSEL0
   Definitions
      At line 43 in file LPC1768.inc
   Uses
      None
Comment: PINSEL0 unused
PINSEL1 4002C004

Symbol: PINSEL1
   Definitions
      At line 44 in file LPC1768.inc
   Uses
      None
Comment: PINSEL1 unused
PINSEL10 4002C028

Symbol: PINSEL10
   Definitions
      At line 51 in file LPC1768.inc
   Uses
      None
Comment: PINSEL10 unused
PINSEL2 4002C008

Symbol: PINSEL2
   Definitions
      At line 45 in file LPC1768.inc
   Uses
      None
Comment: PINSEL2 unused
PINSEL3 4002C00C

Symbol: PINSEL3
   Definitions
      At line 46 in file LPC1768.inc
   Uses
      None
Comment: PINSEL3 unused
PINSEL4 4002C010

Symbol: PINSEL4
   Definitions
      At line 47 in file LPC1768.inc
   Uses
      None



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

Comment: PINSEL4 unused
PINSEL7 4002C01C

Symbol: PINSEL7
   Definitions
      At line 48 in file LPC1768.inc
   Uses
      None
Comment: PINSEL7 unused
PINSEL8 4002C020

Symbol: PINSEL8
   Definitions
      At line 49 in file LPC1768.inc
   Uses
      None
Comment: PINSEL8 unused
PINSEL9 4002C024

Symbol: PINSEL9
   Definitions
      At line 50 in file LPC1768.inc
   Uses
      None
Comment: PINSEL9 unused
PLL0CFG 400FC084

Symbol: PLL0CFG
   Definitions
      At line 22 in file LPC1768.inc
   Uses
      None
Comment: PLL0CFG unused
PLL0CON 400FC080

Symbol: PLL0CON
   Definitions
      At line 21 in file LPC1768.inc
   Uses
      None
Comment: PLL0CON unused
PLL0FEED 400FC08C

Symbol: PLL0FEED
   Definitions
      At line 24 in file LPC1768.inc
   Uses
      None
Comment: PLL0FEED unused
PLL0STAT 400FC088

Symbol: PLL0STAT
   Definitions
      At line 23 in file LPC1768.inc
   Uses
      None
Comment: PLL0STAT unused
PLL1CFG 400FC0A4




ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

Symbol: PLL1CFG
   Definitions
      At line 27 in file LPC1768.inc
   Uses
      None
Comment: PLL1CFG unused
PLL1CON 400FC0A0

Symbol: PLL1CON
   Definitions
      At line 26 in file LPC1768.inc
   Uses
      None
Comment: PLL1CON unused
PLL1FEED 400FC0AC

Symbol: PLL1FEED
   Definitions
      At line 29 in file LPC1768.inc
   Uses
      None
Comment: PLL1FEED unused
PLL1STAT 400FC0A8

Symbol: PLL1STAT
   Definitions
      At line 28 in file LPC1768.inc
   Uses
      None
Comment: PLL1STAT unused
T0CCR 40004028

Symbol: T0CCR
   Definitions
      At line 493 in file LPC1768.inc
   Uses
      None
Comment: T0CCR unused
T0CR0 4000402C

Symbol: T0CR0
   Definitions
      At line 498 in file LPC1768.inc
   Uses
      None
Comment: T0CR0 unused
T0CR1 40004030

Symbol: T0CR1
   Definitions
      At line 503 in file LPC1768.inc
   Uses
      None
Comment: T0CR1 unused
T0CTCR 40004070

Symbol: T0CTCR
   Definitions
      At line 513 in file LPC1768.inc



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: T0CTCR unused
T0EMR 4000403C

Symbol: T0EMR
   Definitions
      At line 508 in file LPC1768.inc
   Uses
      None
Comment: T0EMR unused
T0IR 40004000

Symbol: T0IR
   Definitions
      At line 443 in file LPC1768.inc
   Uses
      None
Comment: T0IR unused
T0MCR 40004014

Symbol: T0MCR
   Definitions
      At line 468 in file LPC1768.inc
   Uses
      None
Comment: T0MCR unused
T0MR0 40004018

Symbol: T0MR0
   Definitions
      At line 473 in file LPC1768.inc
   Uses
      None
Comment: T0MR0 unused
T0MR1 4000401C

Symbol: T0MR1
   Definitions
      At line 478 in file LPC1768.inc
   Uses
      None
Comment: T0MR1 unused
T0MR2 40004020

Symbol: T0MR2
   Definitions
      At line 483 in file LPC1768.inc
   Uses
      None
Comment: T0MR2 unused
T0MR3 40004024

Symbol: T0MR3
   Definitions
      At line 488 in file LPC1768.inc
   Uses
      None
Comment: T0MR3 unused



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

T0PC 40004010

Symbol: T0PC
   Definitions
      At line 463 in file LPC1768.inc
   Uses
      None
Comment: T0PC unused
T0PR 4000400C

Symbol: T0PR
   Definitions
      At line 458 in file LPC1768.inc
   Uses
      None
Comment: T0PR unused
T0TC 40004008

Symbol: T0TC
   Definitions
      At line 453 in file LPC1768.inc
   Uses
      None
Comment: T0TC unused
T0TCR 40004004

Symbol: T0TCR
   Definitions
      At line 448 in file LPC1768.inc
   Uses
      None
Comment: T0TCR unused
T1CCR 40008028

Symbol: T1CCR
   Definitions
      At line 494 in file LPC1768.inc
   Uses
      None
Comment: T1CCR unused
T1CR0 4000802C

Symbol: T1CR0
   Definitions
      At line 499 in file LPC1768.inc
   Uses
      None
Comment: T1CR0 unused
T1CR1 40008030

Symbol: T1CR1
   Definitions
      At line 504 in file LPC1768.inc
   Uses
      None
Comment: T1CR1 unused
T1CTCR 40008070

Symbol: T1CTCR



ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 514 in file LPC1768.inc
   Uses
      None
Comment: T1CTCR unused
T1EMR 4000803C

Symbol: T1EMR
   Definitions
      At line 509 in file LPC1768.inc
   Uses
      None
Comment: T1EMR unused
T1IR 40008000

Symbol: T1IR
   Definitions
      At line 444 in file LPC1768.inc
   Uses
      None
Comment: T1IR unused
T1MCR 40008014

Symbol: T1MCR
   Definitions
      At line 469 in file LPC1768.inc
   Uses
      None
Comment: T1MCR unused
T1MR0 40008018

Symbol: T1MR0
   Definitions
      At line 474 in file LPC1768.inc
   Uses
      None
Comment: T1MR0 unused
T1MR1 4000801C

Symbol: T1MR1
   Definitions
      At line 479 in file LPC1768.inc
   Uses
      None
Comment: T1MR1 unused
T1MR2 40008020

Symbol: T1MR2
   Definitions
      At line 484 in file LPC1768.inc
   Uses
      None
Comment: T1MR2 unused
T1MR3 40008024

Symbol: T1MR3
   Definitions
      At line 489 in file LPC1768.inc
   Uses



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

      None
Comment: T1MR3 unused
T1PC 40008010

Symbol: T1PC
   Definitions
      At line 464 in file LPC1768.inc
   Uses
      None
Comment: T1PC unused
T1PR 4000800C

Symbol: T1PR
   Definitions
      At line 459 in file LPC1768.inc
   Uses
      None
Comment: T1PR unused
T1TC 40008008

Symbol: T1TC
   Definitions
      At line 454 in file LPC1768.inc
   Uses
      None
Comment: T1TC unused
T1TCR 40008004

Symbol: T1TCR
   Definitions
      At line 449 in file LPC1768.inc
   Uses
      None
Comment: T1TCR unused
T2CCR 40090028

Symbol: T2CCR
   Definitions
      At line 495 in file LPC1768.inc
   Uses
      None
Comment: T2CCR unused
T2CR0 4009002C

Symbol: T2CR0
   Definitions
      At line 500 in file LPC1768.inc
   Uses
      None
Comment: T2CR0 unused
T2CR1 40090030

Symbol: T2CR1
   Definitions
      At line 505 in file LPC1768.inc
   Uses
      None
Comment: T2CR1 unused
T2CTCR 40090070



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols


Symbol: T2CTCR
   Definitions
      At line 515 in file LPC1768.inc
   Uses
      None
Comment: T2CTCR unused
T2EMR 4009003C

Symbol: T2EMR
   Definitions
      At line 510 in file LPC1768.inc
   Uses
      None
Comment: T2EMR unused
T2IR 40090000

Symbol: T2IR
   Definitions
      At line 445 in file LPC1768.inc
   Uses
      None
Comment: T2IR unused
T2MCR 40090014

Symbol: T2MCR
   Definitions
      At line 470 in file LPC1768.inc
   Uses
      None
Comment: T2MCR unused
T2MR0 40090018

Symbol: T2MR0
   Definitions
      At line 475 in file LPC1768.inc
   Uses
      None
Comment: T2MR0 unused
T2MR1 4009001C

Symbol: T2MR1
   Definitions
      At line 480 in file LPC1768.inc
   Uses
      None
Comment: T2MR1 unused
T2MR2 40090020

Symbol: T2MR2
   Definitions
      At line 485 in file LPC1768.inc
   Uses
      None
Comment: T2MR2 unused
T2MR3 40090024

Symbol: T2MR3
   Definitions



ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

      At line 490 in file LPC1768.inc
   Uses
      None
Comment: T2MR3 unused
T2PC 40090010

Symbol: T2PC
   Definitions
      At line 465 in file LPC1768.inc
   Uses
      None
Comment: T2PC unused
T2PR 4009000C

Symbol: T2PR
   Definitions
      At line 460 in file LPC1768.inc
   Uses
      None
Comment: T2PR unused
T2TC 40090008

Symbol: T2TC
   Definitions
      At line 455 in file LPC1768.inc
   Uses
      None
Comment: T2TC unused
T2TCR 40090004

Symbol: T2TCR
   Definitions
      At line 450 in file LPC1768.inc
   Uses
      None
Comment: T2TCR unused
T3CCR 40094028

Symbol: T3CCR
   Definitions
      At line 496 in file LPC1768.inc
   Uses
      None
Comment: T3CCR unused
T3CR0 4009402C

Symbol: T3CR0
   Definitions
      At line 501 in file LPC1768.inc
   Uses
      None
Comment: T3CR0 unused
T3CR1 40094030

Symbol: T3CR1
   Definitions
      At line 506 in file LPC1768.inc
   Uses
      None



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

Comment: T3CR1 unused
T3CTCR 40094070

Symbol: T3CTCR
   Definitions
      At line 516 in file LPC1768.inc
   Uses
      None
Comment: T3CTCR unused
T3EMR 4009403C

Symbol: T3EMR
   Definitions
      At line 511 in file LPC1768.inc
   Uses
      None
Comment: T3EMR unused
T3IR 40094000

Symbol: T3IR
   Definitions
      At line 446 in file LPC1768.inc
   Uses
      None
Comment: T3IR unused
T3MCR 40094014

Symbol: T3MCR
   Definitions
      At line 471 in file LPC1768.inc
   Uses
      None
Comment: T3MCR unused
T3MR0 40094018

Symbol: T3MR0
   Definitions
      At line 476 in file LPC1768.inc
   Uses
      None
Comment: T3MR0 unused
T3MR1 4009401C

Symbol: T3MR1
   Definitions
      At line 481 in file LPC1768.inc
   Uses
      None
Comment: T3MR1 unused
T3MR2 40094020

Symbol: T3MR2
   Definitions
      At line 486 in file LPC1768.inc
   Uses
      None
Comment: T3MR2 unused
T3MR3 40094024




ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols

Symbol: T3MR3
   Definitions
      At line 491 in file LPC1768.inc
   Uses
      None
Comment: T3MR3 unused
T3PC 40094010

Symbol: T3PC
   Definitions
      At line 466 in file LPC1768.inc
   Uses
      None
Comment: T3PC unused
T3PR 4009400C

Symbol: T3PR
   Definitions
      At line 461 in file LPC1768.inc
   Uses
      None
Comment: T3PR unused
T3TC 40094008

Symbol: T3TC
   Definitions
      At line 456 in file LPC1768.inc
   Uses
      None
Comment: T3TC unused
T3TCR 40094004

Symbol: T3TCR
   Definitions
      At line 451 in file LPC1768.inc
   Uses
      None
Comment: T3TCR unused
U0ACR 4000C020

Symbol: U0ACR
   Definitions
      At line 370 in file LPC1768.inc
   Uses
      None
Comment: U0ACR unused
U0DLL 4000C000

Symbol: U0DLL
   Definitions
      At line 331 in file LPC1768.inc
   Uses
      None
Comment: U0DLL unused
U0DLM 4000C004

Symbol: U0DLM
   Definitions
      At line 336 in file LPC1768.inc



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: U0DLM unused
U0FCR 4000C008

Symbol: U0FCR
   Definitions
      At line 350 in file LPC1768.inc
   Uses
      None
Comment: U0FCR unused
U0FDR 4000C028

Symbol: U0FDR
   Definitions
      At line 378 in file LPC1768.inc
   Uses
      None
Comment: U0FDR unused
U0ICR 4000C024

Symbol: U0ICR
   Definitions
      At line 374 in file LPC1768.inc
   Uses
      None
Comment: U0ICR unused
U0IER 4000C004

Symbol: U0IER
   Definitions
      At line 341 in file LPC1768.inc
   Uses
      None
Comment: U0IER unused
U0IIR 4000C008

Symbol: U0IIR
   Definitions
      At line 346 in file LPC1768.inc
   Uses
      None
Comment: U0IIR unused
U0LCR 4000C00C

Symbol: U0LCR
   Definitions
      At line 355 in file LPC1768.inc
   Uses
      None
Comment: U0LCR unused
U0LSR 4000C014

Symbol: U0LSR
   Definitions
      At line 361 in file LPC1768.inc
   Uses
      None
Comment: U0LSR unused



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

U0RBR 4000C000

Symbol: U0RBR
   Definitions
      At line 322 in file LPC1768.inc
   Uses
      None
Comment: U0RBR unused
U0SCR 4000C01C

Symbol: U0SCR
   Definitions
      At line 366 in file LPC1768.inc
   Uses
      None
Comment: U0SCR unused
U0TER 4000C030

Symbol: U0TER
   Definitions
      At line 382 in file LPC1768.inc
   Uses
      None
Comment: U0TER unused
U0THR 4000C000

Symbol: U0THR
   Definitions
      At line 326 in file LPC1768.inc
   Uses
      None
Comment: U0THR unused
U1ACR 40010020

Symbol: U1ACR
   Definitions
      At line 424 in file LPC1768.inc
   Uses
      None
Comment: U1ACR unused
U1ADRMATCH 40010050

Symbol: U1ADRMATCH
   Definitions
      At line 436 in file LPC1768.inc
   Uses
      None
Comment: U1ADRMATCH unused
U1DLL 40010000

Symbol: U1DLL
   Definitions
      At line 394 in file LPC1768.inc
   Uses
      None
Comment: U1DLL unused
U1DLM 40010004

Symbol: U1DLM



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 398 in file LPC1768.inc
   Uses
      None
Comment: U1DLM unused
U1FCR 40010008

Symbol: U1FCR
   Definitions
      At line 408 in file LPC1768.inc
   Uses
      None
Comment: U1FCR unused
U1FDR 40010028

Symbol: U1FDR
   Definitions
      At line 427 in file LPC1768.inc
   Uses
      None
Comment: U1FDR unused
U1IER 40010004

Symbol: U1IER
   Definitions
      At line 402 in file LPC1768.inc
   Uses
      None
Comment: U1IER unused
U1IIR 40010008

Symbol: U1IIR
   Definitions
      At line 405 in file LPC1768.inc
   Uses
      None
Comment: U1IIR unused
U1LCR 4001000C

Symbol: U1LCR
   Definitions
      At line 410 in file LPC1768.inc
   Uses
      None
Comment: U1LCR unused
U1LSR 40010014

Symbol: U1LSR
   Definitions
      At line 416 in file LPC1768.inc
   Uses
      None
Comment: U1LSR unused
U1MCR 40010010

Symbol: U1MCR
   Definitions
      At line 413 in file LPC1768.inc
   Uses



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

      None
Comment: U1MCR unused
U1MSR 40010018

Symbol: U1MSR
   Definitions
      At line 419 in file LPC1768.inc
   Uses
      None
Comment: U1MSR unused
U1RBR 40010000

Symbol: U1RBR
   Definitions
      At line 388 in file LPC1768.inc
   Uses
      None
Comment: U1RBR unused
U1RS485CTRL 4001004C

Symbol: U1RS485CTRL
   Definitions
      At line 433 in file LPC1768.inc
   Uses
      None
Comment: U1RS485CTRL unused
U1RS485DLY 40010054

Symbol: U1RS485DLY
   Definitions
      At line 439 in file LPC1768.inc
   Uses
      None
Comment: U1RS485DLY unused
U1SCR 4001001C

Symbol: U1SCR
   Definitions
      At line 422 in file LPC1768.inc
   Uses
      None
Comment: U1SCR unused
U1TER 40010030

Symbol: U1TER
   Definitions
      At line 430 in file LPC1768.inc
   Uses
      None
Comment: U1TER unused
U1THR 40010000

Symbol: U1THR
   Definitions
      At line 391 in file LPC1768.inc
   Uses
      None
Comment: U1THR unused
U2ACR 40098020



ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols


Symbol: U2ACR
   Definitions
      At line 371 in file LPC1768.inc
   Uses
      None
Comment: U2ACR unused
U2DLL 40098000

Symbol: U2DLL
   Definitions
      At line 332 in file LPC1768.inc
   Uses
      None
Comment: U2DLL unused
U2DLM 40098004

Symbol: U2DLM
   Definitions
      At line 337 in file LPC1768.inc
   Uses
      None
Comment: U2DLM unused
U2FCR 40098008

Symbol: U2FCR
   Definitions
      At line 351 in file LPC1768.inc
   Uses
      None
Comment: U2FCR unused
U2FDR 40098028

Symbol: U2FDR
   Definitions
      At line 379 in file LPC1768.inc
   Uses
      None
Comment: U2FDR unused
U2ICR 40098024

Symbol: U2ICR
   Definitions
      At line 375 in file LPC1768.inc
   Uses
      None
Comment: U2ICR unused
U2IER 40098004

Symbol: U2IER
   Definitions
      At line 342 in file LPC1768.inc
   Uses
      None
Comment: U2IER unused
U2IIR 40098008

Symbol: U2IIR
   Definitions



ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols

      At line 347 in file LPC1768.inc
   Uses
      None
Comment: U2IIR unused
U2LCR 4009800C

Symbol: U2LCR
   Definitions
      At line 356 in file LPC1768.inc
   Uses
      None
Comment: U2LCR unused
U2LSR 40098014

Symbol: U2LSR
   Definitions
      At line 362 in file LPC1768.inc
   Uses
      None
Comment: U2LSR unused
U2RBR 40098000

Symbol: U2RBR
   Definitions
      At line 323 in file LPC1768.inc
   Uses
      None
Comment: U2RBR unused
U2SCR 4009801C

Symbol: U2SCR
   Definitions
      At line 367 in file LPC1768.inc
   Uses
      None
Comment: U2SCR unused
U2TER 40098030

Symbol: U2TER
   Definitions
      At line 383 in file LPC1768.inc
   Uses
      None
Comment: U2TER unused
U2THR 40098000

Symbol: U2THR
   Definitions
      At line 327 in file LPC1768.inc
   Uses
      None
Comment: U2THR unused
U3ACR 4009C020

Symbol: U3ACR
   Definitions
      At line 372 in file LPC1768.inc
   Uses
      None



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

Comment: U3ACR unused
U3DLL 4009C000

Symbol: U3DLL
   Definitions
      At line 333 in file LPC1768.inc
   Uses
      None
Comment: U3DLL unused
U3DLM 4009C004

Symbol: U3DLM
   Definitions
      At line 338 in file LPC1768.inc
   Uses
      None
Comment: U3DLM unused
U3FCR 4009C008

Symbol: U3FCR
   Definitions
      At line 352 in file LPC1768.inc
   Uses
      None
Comment: U3FCR unused
U3FDR 4009C028

Symbol: U3FDR
   Definitions
      At line 380 in file LPC1768.inc
   Uses
      None
Comment: U3FDR unused
U3ICR 4009C024

Symbol: U3ICR
   Definitions
      At line 376 in file LPC1768.inc
   Uses
      None
Comment: U3ICR unused
U3IER 4009C004

Symbol: U3IER
   Definitions
      At line 343 in file LPC1768.inc
   Uses
      None
Comment: U3IER unused
U3IIR 4009C008

Symbol: U3IIR
   Definitions
      At line 348 in file LPC1768.inc
   Uses
      None
Comment: U3IIR unused
U3LCR 4009C00C




ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols

Symbol: U3LCR
   Definitions
      At line 357 in file LPC1768.inc
   Uses
      None
Comment: U3LCR unused
U3LSR 4009C014

Symbol: U3LSR
   Definitions
      At line 363 in file LPC1768.inc
   Uses
      None
Comment: U3LSR unused
U3RBR 4009C000

Symbol: U3RBR
   Definitions
      At line 324 in file LPC1768.inc
   Uses
      None
Comment: U3RBR unused
U3SCR 4009C01C

Symbol: U3SCR
   Definitions
      At line 368 in file LPC1768.inc
   Uses
      None
Comment: U3SCR unused
U3TER 4009C030

Symbol: U3TER
   Definitions
      At line 384 in file LPC1768.inc
   Uses
      None
Comment: U3TER unused
U3THR 4009C000

Symbol: U3THR
   Definitions
      At line 328 in file LPC1768.inc
   Uses
      None
Comment: U3THR unused
USBCLKCFG 400FC108

Symbol: USBCLKCFG
   Definitions
      At line 32 in file LPC1768.inc
   Uses
      None
Comment: USBCLKCFG unused
346 symbols
685 symbols in table
