
*** Running vivado
    with args -log ethernet_4port.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_4port.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ethernet_4port.tcl -notrace
Command: synth_design -top ethernet_4port -part xc7z020clg484-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xci
D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.xci
D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xci
D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xci
D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048.xci
D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xci

INFO: [IP_Flow 19-2162] IP 'eth_data_fifo' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'eth_data_fifo' do not match.
INFO: [IP_Flow 19-2162] IP 'icmp_rx_ram_8_256' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'icmp_rx_ram_8_256' do not match.
INFO: [IP_Flow 19-2162] IP 'len_fifo' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'len_fifo' do not match.
INFO: [IP_Flow 19-2162] IP 'udp_checksum_fifo' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'udp_checksum_fifo' do not match.
INFO: [IP_Flow 19-2162] IP 'udp_rx_ram_8_2048' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'udp_rx_ram_8_2048' do not match.
INFO: [IP_Flow 19-2162] IP 'udp_tx_data_fifo' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7a100tfgg484-2' used to customize the IP 'udp_tx_data_fifo' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 837.480 ; gain = 178.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ethernet_4port' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_4port.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-6157] synthesizing module 'mac_test' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter ARP_REQ bound to: 9'b000000010 
	Parameter ARP_SEND bound to: 9'b000000100 
	Parameter ARP_WAIT bound to: 9'b000001000 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter CHECK_ARP bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'mac_top' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_top' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx' (1#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (2#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'crc' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (3#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/crc.v:5]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (4#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ip_tx' (5#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-7023] instance 'ip0' of module 'ip_tx' has 21 connections declared, but only 20 given [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:179]
INFO: [Synth 8-6157] synthesizing module 'ip_tx_mode' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'ip_tx_mode' (6#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'udp_tx_data_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx_data_fifo' (7#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_fifo' (8#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:249]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (9#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_top' (10#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_top' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:229]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx' (11#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:168]
INFO: [Synth 8-6155] done synthesizing module 'ip_rx' (12#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:33]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_rx_ram_8_2048' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx_ram_8_2048' (13#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/udp_rx_ram_8_2048_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'udp_receive_ram'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (14#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (15#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
WARNING: [Synth 8-7023] instance 'arp0' of module 'arp_rx' has 13 connections declared, but only 12 given [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:162]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_top' (16#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'icmp_reply' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 12'b000000000001 
	Parameter REC_DATA bound to: 12'b000000000010 
	Parameter REC_ODD_DATA bound to: 12'b000000000100 
	Parameter VERIFY_CHECKSUM bound to: 12'b000000001000 
	Parameter REC_ERROR bound to: 12'b000000010000 
	Parameter REC_END_WAIT bound to: 12'b000000100000 
	Parameter GEN_CHECKSUM bound to: 12'b000001000000 
	Parameter SEND_WAIT_0 bound to: 12'b000010000000 
	Parameter SEND_WAIT_1 bound to: 12'b000100000000 
	Parameter SEND bound to: 12'b001000000000 
	Parameter REC_END bound to: 12'b010000000000 
	Parameter SEND_END bound to: 12'b100000000000 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx_ram_8_256' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx_ram_8_256' (17#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:21]
INFO: [Synth 8-6155] done synthesizing module 'icmp_reply' (18#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (19#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (20#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-226] default block is never used [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:376]
INFO: [Synth 8-6155] done synthesizing module 'mac_test' (21#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'smi_config' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter R_GEN_REQ bound to: 4'b0001 
	Parameter R_REG bound to: 4'b0010 
	Parameter R_CHECK bound to: 4'b0011 
	Parameter ETH_UNLINK bound to: 4'b0100 
	Parameter ETH_1000M bound to: 4'b0101 
	Parameter ETH_100M bound to: 4'b0110 
	Parameter ETH_10M bound to: 4'b0111 
	Parameter R_WAIT bound to: 4'b1000 
	Parameter R_GEN_REQ1 bound to: 4'b1001 
	Parameter R_REG1 bound to: 4'b1010 
	Parameter R_CHECK1 bound to: 4'b1011 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:54]
INFO: [Synth 8-6157] synthesizing module 'smi_read_write' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_read_write.v:2]
	Parameter REF_CLK bound to: 50 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter ST bound to: 2'b01 
	Parameter W_OP bound to: 2'b01 
	Parameter R_OP bound to: 2'b10 
	Parameter W_TA bound to: 2'b10 
	Parameter IDLE bound to: 3'b000 
	Parameter W_MDIO bound to: 3'b001 
	Parameter R_MDIO bound to: 3'b010 
	Parameter R_TA bound to: 3'b011 
	Parameter R_DATA bound to: 3'b100 
	Parameter W_END bound to: 3'b101 
	Parameter R_END bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'smi_read_write' (22#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_read_write.v:2]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smi_inst'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:249]
WARNING: [Synth 8-6014] Unused sequential element read_data_buf_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:218]
WARNING: [Synth 8-3848] Net write_req in module/entity smi_config does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:21]
WARNING: [Synth 8-3848] Net write_data in module/entity smi_config does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:22]
INFO: [Synth 8-6155] done synthesizing module 'smi_config' (23#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_config.v:2]
INFO: [Synth 8-6157] synthesizing module 'gmii_arbi' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:5]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:11]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:12]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:13]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:14]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:17]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:18]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:19]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:20]
INFO: [Synth 8-6157] synthesizing module 'gmii_tx_buffer' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'eth_data_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_data_fifo' (24#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'len_fifo' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'len_fifo' (25#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/.Xil/Vivado-15300-DESKTOP-TKQ356Q/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gmii_tx_buffer' (26#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_tx_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'gmii_rx_buffer' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter REC_WAIT bound to: 4'b0011 
	Parameter READ_FIFO bound to: 4'b0100 
	Parameter REC_END bound to: 4'b0101 
WARNING: [Synth 8-6014] Unused sequential element gmii_rx_dv_d2_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:110]
INFO: [Synth 8-6155] done synthesizing module 'gmii_rx_buffer' (27#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_rx_buffer.v:5]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rx_buffer_inst'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:163]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_buffer_inst'. This will prevent further optimization [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:150]
INFO: [Synth 8-6155] done synthesizing module 'gmii_arbi' (28#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/arbi/gmii_arbi.v:5]
INFO: [Synth 8-6157] synthesizing module 'util_gmii_to_rgmii' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (29#1) [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (30#1) [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (31#1) [C:/Soft/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:110]
INFO: [Synth 8-6155] done synthesizing module 'util_gmii_to_rgmii' (32#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'phy_reset' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/phy_reset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'phy_reset' (33#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/phy_reset.v:23]
WARNING: [Synth 8-3848] Net e_txer in module/entity ethernet_test does not have driver. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (34#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_4port' (35#1) [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/new/ethernet_4port.v:1]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[7]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[6]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[5]
WARNING: [Synth 8-3331] design gmii_rx_buffer has unconnected port gmii_rxd[4]
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 916.016 ; gain = 257.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 916.016 ; gain = 257.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 916.016 ; gain = 257.449
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo/eth_data_fifo_in_context.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u2/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u3/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u4/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256/icmp_rx_ram_8_256_in_context.xdc] for cell 'u4/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u2/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u2/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u3/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u4/arbi_inst/tx_buffer_inst/tx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_len_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/len_fifo/len_fifo/len_fifo_in_context.xdc] for cell 'u4/arbi_inst/rx_buffer_inst/rx_len_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo/udp_checksum_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_rx_ram_8_2048/udp_rx_ram_8_2048/udp_rx_ram_8_2048_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Finished Parsing XDC File [d:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo/udp_tx_data_fifo_in_context.xdc] for cell 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
Parsing XDC File [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:47]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:86]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:125]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc:164]
Finished Parsing XDC File [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_4port_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_4port_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1100.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1100.176 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/arbi_inst/rx_buffer_inst/rx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/arbi_inst/rx_buffer_inst/rx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/arbi_inst/tx_buffer_inst/tx_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/arbi_inst/tx_buffer_inst/tx_len_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/icmp0/icmp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1108.891 ; gain = 450.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1108.891 ; gain = 450.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u1/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/arbi_inst/rx_buffer_inst/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/arbi_inst/tx_buffer_inst/tx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/icmp0/icmp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/arbi_inst/rx_buffer_inst/rx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/arbi_inst/tx_buffer_inst/tx_len_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/mac_rx0/udp0/udp_receive_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u4/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1108.891 ; gain = 450.324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx_mode'
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5546] ROM "crc_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_destination_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_read_write'
INFO: [Synth 8-5546] ROM "mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smi_config'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer__xdcDup__1'
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:108]
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer__xdcDup__2'
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer__xdcDup__3'
INFO: [Synth 8-4471] merging register 'udp_tx_end_reg' into 'checksum_wr_reg' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'ck_state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gmii_rx_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              SEND_START |                           000010 |                           000010
           SEND_PREAMBLE |                           000100 |                           000100
               SEND_DATA |                           001000 |                           001000
                SEND_CRC |                           010000 |                           010000
                SEND_END |                           100000 |                           100000
               SEND_IDLE |                           000001 |                           000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                ARP_WAIT |                            00010 |                            00010
                     ARP |                            00100 |                            00100
                 IP_WAIT |                            01000 |                            01000
                      IP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
      ARP_REQUEST_WAIT_0 |                         00000010 |                         00000010
      ARP_REQUEST_WAIT_1 |                         00000100 |                         00000100
             ARP_REQUEST |                         00001000 |                         00001000
        ARP_REPLY_WAIT_0 |                         00010000 |                         00010000
        ARP_REPLY_WAIT_1 |                         00100000 |                         00100000
               ARP_REPLY |                         01000000 |                         01000000
                 ARP_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                          0000001
                   START |                         10000000 |                          0000010
        WAIT_DATA_LENGTH |                         01000000 |                          0000100
            GEN_CHECKSUM |                         00100000 |                          0001000
               SEND_WAIT |                         00010000 |                          0010000
                WAIT_MAC |                         00001000 |                          0100000
                 IP_SEND |                         00000010 |                          1000000
                  iSTATE |                         00000100 |                          0000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                UDP_WAIT |                            00010 |                            00010
                     UDP |                            00100 |                            00100
               ICMP_WAIT |                            01000 |                            01000
                    ICMP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
            REC_PREAMBLE |                         00000010 |                         00000010
            REC_MAC_HEAD |                         00000100 |                         00000100
            REC_IDENTIFY |                         00001000 |                         00001000
                REC_DATA |                         00010000 |                         00010000
                 REC_CRC |                         00100000 |                         00100000
                 REC_END |                         10000000 |                         10000000
               REC_ERROR |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
            ARP_REC_DATA |                             0010 |                             0010
                ARP_WAIT |                             0100 |                             0100
                 ARP_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                     000000000001 |                     000000000001
                REC_DATA |                     000000000010 |                     000000000010
            REC_ODD_DATA |                     000000000100 |                     000000000100
         VERIFY_CHECKSUM |                     000000001000 |                     000000001000
               REC_ERROR |                     000000010000 |                     000000010000
            REC_END_WAIT |                     000000100000 |                     000000100000
                 REC_END |                     010000000000 |                     010000000000
             SEND_WAIT_0 |                     000010000000 |                     000010000000
             SEND_WAIT_1 |                     000100000000 |                     000100000000
                    SEND |                     001000000000 |                     001000000000
                SEND_END |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 ARP_REQ |                        000000010 |                        000000010
                ARP_SEND |                        000000100 |                        000000100
                ARP_WAIT |                        000001000 |                        000001000
                    WAIT |                        010000000 |                        010000000
               CHECK_ARP |                        100000000 |                        100000000
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                  W_MDIO |                          1000000 |                              001
                   W_END |                          0000100 |                              101
                  R_MDIO |                          0100000 |                              010
                    R_TA |                          0010000 |                              011
                  R_DATA |                          0001000 |                              100
                   R_END |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'smi_read_write'
WARNING: [Synth 8-327] inferring latch for variable 'mdio_en_reg' [D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/src/mdio/smi_read_write.v:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0111 |                             0000
              R_GEN_REQ1 |                             1011 |                             1001
                  R_REG1 |                             1010 |                             1010
                R_CHECK1 |                             1000 |                             1011
              ETH_UNLINK |                             0100 |                             0100
               R_GEN_REQ |                             1001 |                             0001
                   R_REG |                             0110 |                             0010
                 R_CHECK |                             0000 |                             0011
               ETH_1000M |                             0001 |                             0101
                ETH_100M |                             0010 |                             0110
                 ETH_10M |                             0011 |                             0111
                  R_WAIT |                             0101 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smi_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                     000000000001 |                     000000000001
                REC_DATA |                     000000000010 |                     000000000010
            REC_ODD_DATA |                     000000000100 |                     000000000100
         VERIFY_CHECKSUM |                     000000001000 |                     000000001000
               REC_ERROR |                     000000010000 |                     000000010000
            REC_END_WAIT |                     000000100000 |                     000000100000
                 REC_END |                     010000000000 |                     010000000000
             SEND_WAIT_0 |                     000010000000 |                     000010000000
             SEND_WAIT_1 |                     000100000000 |                     000100000000
                    SEND |                     001000000000 |                     001000000000
                SEND_END |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 ARP_REQ |                        000000010 |                        000000010
                ARP_SEND |                        000000100 |                        000000100
                ARP_WAIT |                        000001000 |                        000001000
                    WAIT |                        010000000 |                        010000000
               CHECK_ARP |                        100000000 |                        100000000
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                     000000000001 |                     000000000001
                REC_DATA |                     000000000010 |                     000000000010
            REC_ODD_DATA |                     000000000100 |                     000000000100
         VERIFY_CHECKSUM |                     000000001000 |                     000000001000
               REC_ERROR |                     000000010000 |                     000000010000
            REC_END_WAIT |                     000000100000 |                     000000100000
                 REC_END |                     010000000000 |                     010000000000
             SEND_WAIT_0 |                     000010000000 |                     000010000000
             SEND_WAIT_1 |                     000100000000 |                     000100000000
                    SEND |                     001000000000 |                     001000000000
                SEND_END |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 ARP_REQ |                        000000010 |                        000000010
                ARP_SEND |                        000000100 |                        000000100
                ARP_WAIT |                        000001000 |                        000001000
                    WAIT |                        010000000 |                        010000000
               CHECK_ARP |                        100000000 |                        100000000
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 CK_IDLE |                           000001 |                           000001
         HEADER_CHECKSUM |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
        GEN_ODD_CHECKSUM |                           001000 |                           001000
        GEN_CHECKSUM_END |                           010000 |                           010000
           CHECKSUM_WAIT |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ck_state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
               LEN_LATCH |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                UDP_SEND |                           010000 |                           010000
                 UDP_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                     000000000001 |                     000000000001
                REC_DATA |                     000000000010 |                     000000000010
            REC_ODD_DATA |                     000000000100 |                     000000000100
         VERIFY_CHECKSUM |                     000000001000 |                     000000001000
               REC_ERROR |                     000000010000 |                     000000010000
            REC_END_WAIT |                     000000100000 |                     000000100000
                 REC_END |                     010000000000 |                     010000000000
             SEND_WAIT_0 |                     000010000000 |                     000010000000
             SEND_WAIT_1 |                     000100000000 |                     000100000000
                    SEND |                     001000000000 |                     001000000000
                SEND_END |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
                 ARP_REQ |                        000000010 |                        000000010
                ARP_SEND |                        000000100 |                        000000100
                ARP_WAIT |                        000001000 |                        000001000
                    WAIT |                        010000000 |                        010000000
               CHECK_ARP |                        100000000 |                        100000000
                 GEN_REQ |                        000010000 |                        000010000
               WRITE_RAM |                        000100000 |                        000100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
              CHECK_FIFO |                           000010 |                             0001
               LEN_LATCH |                           000100 |                             0010
                REC_WAIT |                           001000 |                             0011
               READ_FIFO |                           010000 |                             0100
                 REC_END |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gmii_rx_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1108.891 ; gain = 450.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_test__xdcDup__1 |           1|     36132|
|2     |ethernet_test__xdcDup__2 |           1|     36132|
|3     |ethernet_test__xdcDup__3 |           1|     36132|
|4     |ethernet_4port__GB3      |           1|     36138|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 104   
	   2 Input     28 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 12    
	   2 Input     18 Bit       Adders := 24    
	   2 Input     17 Bit       Adders := 88    
	   2 Input     16 Bit       Adders := 52    
	   3 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 72    
	   3 Input      1 Bit         XORs := 48    
	   6 Input      1 Bit         XORs := 56    
	   8 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 32    
	   7 Input      1 Bit         XORs := 56    
	  10 Input      1 Bit         XORs := 16    
	   9 Input      1 Bit         XORs := 24    
	  12 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 8     
+---Registers : 
	               80 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               48 Bit    Registers := 24    
	               32 Bit    Registers := 144   
	               28 Bit    Registers := 4     
	               20 Bit    Registers := 16    
	               19 Bit    Registers := 12    
	               18 Bit    Registers := 20    
	               17 Bit    Registers := 56    
	               16 Bit    Registers := 124   
	               11 Bit    Registers := 16    
	                8 Bit    Registers := 140   
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 52    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 476   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     48 Bit        Muxes := 36    
	   7 Input     48 Bit        Muxes := 8     
	   6 Input     48 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 136   
	   4 Input     32 Bit        Muxes := 32    
	   5 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 8     
	   5 Input     31 Bit        Muxes := 4     
	   3 Input     28 Bit        Muxes := 4     
	   3 Input     27 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 4     
	   5 Input     23 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 12    
	   2 Input     18 Bit        Muxes := 20    
	   2 Input     17 Bit        Muxes := 68    
	   2 Input     16 Bit        Muxes := 108   
	   5 Input     15 Bit        Muxes := 4     
	  12 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 20    
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 24    
	   3 Input      9 Bit        Muxes := 4     
	  10 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 220   
	   3 Input      8 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 12    
	  43 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 56    
	   5 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 24    
	   2 Input      6 Bit        Muxes := 100   
	   6 Input      6 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 108   
	   3 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 144   
	   5 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 72    
	   2 Input      2 Bit        Muxes := 84    
	   3 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 76    
	   2 Input      1 Bit        Muxes := 356   
	   4 Input      1 Bit        Muxes := 12    
	  15 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac_tx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_rx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module smi_read_write__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module gmii_tx_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module util_gmii_to_rgmii__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module phy_reset__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module mac_tx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_rx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module smi_read_write__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module gmii_tx_buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module util_gmii_to_rgmii__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module phy_reset__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module mac_tx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_rx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module smi_read_write__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module gmii_tx_buffer__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module util_gmii_to_rgmii__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module phy_reset__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   7 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module crc__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module smi_read_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module smi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module gmii_tx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module gmii_rx_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module gmii_arbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module util_gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module phy_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp0_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp3_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp4_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[1]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[6]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[7]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[14]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[17]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/check_out_reg[31]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[17]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[18]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[19]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[20]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[21]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[22]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[23]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[24]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[25]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[26]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[27]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[28]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[29]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[30]' (FDCE) to 'u1/mac_test0/mac_top0/icmp0/reply_check_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /icmp0/\reply_check_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'u1/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[16]' (FDCE) to 'u1/mac_test0/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/ram_wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /icmp0/\state_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\gmii_to_rgmii/tx_reset_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top__xdcDup__1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u1/arbi_inst/\pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/arbi_inst/\pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/arbi_inst/tx_buffer_inst/\pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/arbi_inst/tx_buffer_inst/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/arbi_inst/rx_buffer_inst/\pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /icmp0/\reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/ram_wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /icmp0/\state_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\gmii_to_rgmii/tx_reset_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top__xdcDup__2.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u2/arbi_inst/\pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/arbi_inst/\pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/arbi_inst/tx_buffer_inst/\pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/arbi_inst/tx_buffer_inst/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/arbi_inst/rx_buffer_inst/\pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /icmp0/\reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/ram_wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /icmp0/\state_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\gmii_to_rgmii/tx_reset_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top__xdcDup__3.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u3/arbi_inst/\pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/arbi_inst/\pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/arbi_inst/tx_buffer_inst/\pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/arbi_inst/tx_buffer_inst/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/arbi_inst/rx_buffer_inst/\pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/mac_top0 /icmp0/\reply_check_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/ram_wr_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/mac_top0 /mac_tx0/\ip0/check_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/mac_top0 /icmp0/\state_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\u4/mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/mac_top0 /mac_tx0/\ipmode/ip_send_type_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/gmii_to_rgmii/tx_reset_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/smi_config_inst/phy_addr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (ip0/FSM_onehot_state_reg[2]) is unused and will be removed from module mac_tx_top.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\u4/arbi_inst /\pack_total_len_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/arbi_inst /\pack_total_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/arbi_inst /tx_buffer_inst/\pack_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/arbi_inst /tx_buffer_inst/\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/arbi_inst /rx_buffer_inst/\pack_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2/\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1/\mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/mac_top0 /mac_tx0/\udp0/checksum_tmp3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u4/mac_test0/mac_top0 /mac_tx0/\ip0/checksum_tmp3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1108.891 ; gain = 450.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_test__xdcDup__1 |           1|     11679|
|2     |ethernet_test__xdcDup__2 |           1|     11679|
|3     |ethernet_test__xdcDup__3 |           1|     11679|
|4     |ethernet_4port__GB3      |           1|     11691|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1125.445 ; gain = 466.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1164.836 ; gain = 506.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ethernet_test__xdcDup__1 |           1|     11571|
|2     |ethernet_test__xdcDup__2 |           1|     11679|
|3     |ethernet_test__xdcDup__3 |           1|     11679|
|4     |ethernet_4port__GB3      |           1|     11691|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 1193.594 ; gain = 535.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u1/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u2/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u3/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to u4/mac_test0/mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_req to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u1/smi_config_inst/smi_inst:write_data[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_req to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u2/smi_config_inst/smi_inst:write_data[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_req to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u3/smi_config_inst/smi_inst:write_data[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_req to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u4/smi_config_inst/smi_inst:write_data[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1194.449 ; gain = 535.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1194.449 ; gain = 535.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1194.449 ; gain = 535.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1194.449 ; gain = 535.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1194.449 ; gain = 535.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1194.449 ; gain = 535.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |eth_data_fifo     |         8|
|2     |len_fifo          |         8|
|3     |icmp_rx_ram_8_256 |         4|
|4     |udp_rx_ram_8_2048 |         4|
|5     |udp_tx_data_fifo  |         4|
|6     |udp_checksum_fifo |         4|
+------+------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |eth_data_fifo        |     1|
|2     |eth_data_fifo__10    |     1|
|3     |eth_data_fifo__11    |     1|
|4     |eth_data_fifo__12    |     1|
|5     |eth_data_fifo__13    |     1|
|6     |eth_data_fifo__14    |     1|
|7     |eth_data_fifo__8     |     1|
|8     |eth_data_fifo__9     |     1|
|9     |icmp_rx_ram_8_256    |     1|
|10    |icmp_rx_ram_8_256__4 |     1|
|11    |icmp_rx_ram_8_256__5 |     1|
|12    |icmp_rx_ram_8_256__6 |     1|
|13    |len_fifo             |     1|
|14    |len_fifo__10         |     1|
|15    |len_fifo__11         |     1|
|16    |len_fifo__12         |     1|
|17    |len_fifo__13         |     1|
|18    |len_fifo__14         |     1|
|19    |len_fifo__8          |     1|
|20    |len_fifo__9          |     1|
|21    |udp_checksum_fifo    |     1|
|22    |udp_checksum_fifo__4 |     1|
|23    |udp_checksum_fifo__5 |     1|
|24    |udp_checksum_fifo__6 |     1|
|25    |udp_rx_ram_8_2048    |     1|
|26    |udp_rx_ram_8_2048__4 |     1|
|27    |udp_rx_ram_8_2048__5 |     1|
|28    |udp_rx_ram_8_2048__6 |     1|
|29    |udp_tx_data_fifo     |     1|
|30    |udp_tx_data_fifo__4  |     1|
|31    |udp_tx_data_fifo__5  |     1|
|32    |udp_tx_data_fifo__6  |     1|
|33    |BUFG                 |     5|
|34    |CARRY4               |  1916|
|35    |IDDR                 |    20|
|36    |LUT1                 |  1033|
|37    |LUT2                 |  5009|
|38    |LUT3                 |  1931|
|39    |LUT4                 |  2090|
|40    |LUT5                 |  1572|
|41    |LUT6                 |  3000|
|42    |MUXF7                |    16|
|43    |ODDR                 |    24|
|44    |FDCE                 | 10972|
|45    |FDPE                 |   944|
|46    |FDRE                 |   228|
|47    |LD                   |     4|
|48    |IBUF                 |    26|
|49    |IOBUF                |     4|
|50    |OBUF                 |    34|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          | 29496|
|2     |  u1                 |ethernet_test__xdcDup__1  |  7354|
|3     |    arbi_inst        |gmii_arbi__xdcDup__1      |   557|
|4     |      tx_buffer_inst |gmii_tx_buffer__xdcDup__1 |   225|
|5     |      rx_buffer_inst |gmii_rx_buffer__xdcDup__1 |   242|
|6     |    gmii_to_rgmii    |util_gmii_to_rgmii_29     |    44|
|7     |    mac_test0        |mac_test__xdcDup__1       |  6373|
|8     |      mac_top0       |mac_top__xdcDup__1        |  6132|
|9     |        cache0       |arp_cache_32              |   279|
|10    |        icmp0        |icmp_reply__xdcDup__1     |   869|
|11    |        mac_rx0      |mac_rx_top__xdcDup__1     |  2464|
|12    |          c0         |crc_40                    |    61|
|13    |          arp0       |arp_rx_39                 |   332|
|14    |          ip0        |ip_rx_41                  |   609|
|15    |          mac0       |mac_rx_42                 |   602|
|16    |          udp0       |udp_rx__xdcDup__1         |   860|
|17    |        mac_tx0      |mac_tx_top__xdcDup__1     |  2520|
|18    |          c0         |crc_34                    |    61|
|19    |          arp_tx0    |arp_tx_33                 |   287|
|20    |          ip0        |ip_tx_35                  |   590|
|21    |          ipmode     |ip_tx_mode_36             |   132|
|22    |          mac0       |mac_tx_37                 |   193|
|23    |          mode0      |mac_tx_mode_38            |    87|
|24    |          udp0       |udp_tx__xdcDup__1         |  1170|
|25    |    reset_m0         |phy_reset_30              |    72|
|26    |    smi_config_inst  |smi_config_31             |   308|
|27    |      smi_inst       |smi_read_write__4         |   155|
|28    |  u2                 |ethernet_test__xdcDup__2  |  7360|
|29    |    arbi_inst        |gmii_arbi__xdcDup__2      |   557|
|30    |      tx_buffer_inst |gmii_tx_buffer__xdcDup__2 |   225|
|31    |      rx_buffer_inst |gmii_rx_buffer__xdcDup__2 |   242|
|32    |    gmii_to_rgmii    |util_gmii_to_rgmii_15     |    44|
|33    |    mac_test0        |mac_test__xdcDup__2       |  6379|
|34    |      mac_top0       |mac_top__xdcDup__2        |  6138|
|35    |        cache0       |arp_cache_18              |   279|
|36    |        icmp0        |icmp_reply__xdcDup__2     |   869|
|37    |        mac_rx0      |mac_rx_top__xdcDup__2     |  2464|
|38    |          c0         |crc_26                    |    61|
|39    |          arp0       |arp_rx_25                 |   332|
|40    |          ip0        |ip_rx_27                  |   609|
|41    |          mac0       |mac_rx_28                 |   602|
|42    |          udp0       |udp_rx__xdcDup__2         |   860|
|43    |        mac_tx0      |mac_tx_top__xdcDup__2     |  2526|
|44    |          c0         |crc_20                    |    61|
|45    |          arp_tx0    |arp_tx_19                 |   287|
|46    |          ip0        |ip_tx_21                  |   590|
|47    |          ipmode     |ip_tx_mode_22             |   132|
|48    |          mac0       |mac_tx_23                 |   193|
|49    |          mode0      |mac_tx_mode_24            |    87|
|50    |          udp0       |udp_tx__xdcDup__2         |  1176|
|51    |    reset_m0         |phy_reset_16              |    72|
|52    |    smi_config_inst  |smi_config_17             |   308|
|53    |      smi_inst       |smi_read_write__5         |   155|
|54    |  u3                 |ethernet_test__xdcDup__3  |  7360|
|55    |    arbi_inst        |gmii_arbi__xdcDup__3      |   557|
|56    |      tx_buffer_inst |gmii_tx_buffer__xdcDup__3 |   225|
|57    |      rx_buffer_inst |gmii_rx_buffer__xdcDup__3 |   242|
|58    |    gmii_to_rgmii    |util_gmii_to_rgmii_1      |    44|
|59    |    mac_test0        |mac_test__xdcDup__3       |  6379|
|60    |      mac_top0       |mac_top__xdcDup__3        |  6138|
|61    |        cache0       |arp_cache_4               |   279|
|62    |        icmp0        |icmp_reply__xdcDup__3     |   869|
|63    |        mac_rx0      |mac_rx_top__xdcDup__3     |  2464|
|64    |          c0         |crc_12                    |    61|
|65    |          arp0       |arp_rx_11                 |   332|
|66    |          ip0        |ip_rx_13                  |   609|
|67    |          mac0       |mac_rx_14                 |   602|
|68    |          udp0       |udp_rx__xdcDup__3         |   860|
|69    |        mac_tx0      |mac_tx_top__xdcDup__3     |  2526|
|70    |          c0         |crc_6                     |    61|
|71    |          arp_tx0    |arp_tx_5                  |   287|
|72    |          ip0        |ip_tx_7                   |   590|
|73    |          ipmode     |ip_tx_mode_8              |   132|
|74    |          mac0       |mac_tx_9                  |   193|
|75    |          mode0      |mac_tx_mode_10            |    87|
|76    |          udp0       |udp_tx__xdcDup__3         |  1176|
|77    |    reset_m0         |phy_reset_2               |    72|
|78    |    smi_config_inst  |smi_config_3              |   308|
|79    |      smi_inst       |smi_read_write__6         |   155|
|80    |  u4                 |ethernet_test             |  7361|
|81    |    arbi_inst        |gmii_arbi                 |   557|
|82    |      tx_buffer_inst |gmii_tx_buffer            |   225|
|83    |      rx_buffer_inst |gmii_rx_buffer            |   242|
|84    |    gmii_to_rgmii    |util_gmii_to_rgmii        |    44|
|85    |    mac_test0        |mac_test                  |  6379|
|86    |      mac_top0       |mac_top                   |  6138|
|87    |        cache0       |arp_cache                 |   279|
|88    |        icmp0        |icmp_reply                |   869|
|89    |        mac_rx0      |mac_rx_top                |  2464|
|90    |          c0         |crc_0                     |    61|
|91    |          arp0       |arp_rx                    |   332|
|92    |          ip0        |ip_rx                     |   609|
|93    |          mac0       |mac_rx                    |   602|
|94    |          udp0       |udp_rx                    |   860|
|95    |        mac_tx0      |mac_tx_top                |  2526|
|96    |          c0         |crc                       |    61|
|97    |          arp_tx0    |arp_tx                    |   287|
|98    |          ip0        |ip_tx                     |   590|
|99    |          ipmode     |ip_tx_mode                |   132|
|100   |          mac0       |mac_tx                    |   193|
|101   |          mode0      |mac_tx_mode               |    87|
|102   |          udp0       |udp_tx                    |  1176|
|103   |    reset_m0         |phy_reset                 |    73|
|104   |    smi_config_inst  |smi_config                |   308|
|105   |      smi_inst       |smi_read_write            |   155|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1194.449 ; gain = 535.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1194.449 ; gain = 343.008
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1194.449 ; gain = 535.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1984 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1210.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
415 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1210.586 ; gain = 822.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1210.586 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.runs/synth_1/ethernet_4port.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_4port_utilization_synth.rpt -pb ethernet_4port_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  3 15:13:10 2022...
