// Seed: 1581000508
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  always_latch @(id_4 or posedge 1'b0) begin : LABEL_0
    id_4 <= id_3;
  end
  wire id_5 = -1;
endmodule
module module_2 #(
    parameter id_3 = 32'd96
) (
    input  tri0  id_0,
    input  tri1  id_1,
    output wor   id_2,
    output tri0  _id_3,
    input  uwire id_4
);
  logic [id_3 : -1  >  id_3] id_6;
  ;
  wire id_7;
  module_0 modCall_1 ();
  always @(id_1 | (id_4) or posedge -1) begin : LABEL_0
    id_6 <= id_0;
  end
endmodule
