
---------- Begin Simulation Statistics ----------
final_tick                               159411315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 545896                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687800                       # Number of bytes of host memory used
host_op_rate                                   546967                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.19                       # Real time elapsed on the host
host_tick_rate                              870219218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159411                       # Number of seconds simulated
sim_ticks                                159411315000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095620                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103699                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728147                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.594113                       # CPI: cycles per instruction
system.cpu.discardedOps                        190814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610661                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403345                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27036074                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.627308                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159411315                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132375241                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        243627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       627883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          657                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1256696                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            657                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42096                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        77278                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36155                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88098                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42096                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       373821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 373821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26556416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26556416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              130194                       # Request fanout histogram
system.membus.respLayer1.occupancy         1218214250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           861851000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            352718                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       656117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           85838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           276096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          276095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       352298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1884668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1885509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    154525696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              154579584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114074                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9891584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           742888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 742120     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    768      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             742888                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3572056000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3141969995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               498600                       # number of demand (read+write) hits
system.l2.demand_hits::total                   498615                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              498600                       # number of overall hits
system.l2.overall_hits::total                  498615                       # number of overall hits
system.l2.demand_misses::.cpu.inst                405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             129794                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130199                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               405                       # number of overall misses
system.l2.overall_misses::.cpu.data            129794                       # number of overall misses
system.l2.overall_misses::total                130199                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14332147000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14374713000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14332147000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14374713000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           628394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628814                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          628394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628814                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.206549                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207055                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.206549                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207055                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105101.234568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110422.261430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110405.709721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105101.234568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110422.261430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110405.709721                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               77278                       # number of writebacks
system.l2.writebacks::total                     77278                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        129789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            130194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       129789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           130194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34466000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11735930000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11770396000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34466000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11735930000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11770396000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.206541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.206541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207047                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85101.234568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90423.148341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90406.593238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85101.234568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90423.148341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90406.593238                       # average overall mshr miss latency
system.l2.replacements                         114074                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       578839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           578839                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       578839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       578839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            187998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187998                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           88098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88098                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9879466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9879466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        276096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            276096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.319085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 112141.773934                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112141.773934                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        88098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8117506000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8117506000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.319085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 92141.773934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92141.773934                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.964286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105101.234568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105101.234568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34466000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85101.234568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85101.234568                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        310602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            310602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        41696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           41696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4452681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4452681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       352298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        352298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.118354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106789.164428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106789.164428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3618424000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3618424000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.118340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.118340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86791.489770                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86791.489770                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16081.888100                       # Cycle average of tags in use
system.l2.tags.total_refs                     1256565                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    130458                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.631951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.949799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.128449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16027.809851                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981561                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9923                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2643630                       # Number of tag accesses
system.l2.tags.data_accesses                  2643630                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16612992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16664832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9891584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9891584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          129789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        77278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            325196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         104214635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104539831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       325196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           325196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       62050702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62050702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       62050702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           325196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        104214635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166590533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    154556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027059208250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9196                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9196                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              497235                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             145531                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77278                       # Number of write requests accepted
system.mem_ctrls.readBursts                    260388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   154556                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9364                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4624563250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1300560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9501663250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17779.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36529.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   208941                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121516                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                260388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               154556                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  114328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  123602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        84185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.216630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.740154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.142619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4212      5.00%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        53696     63.78%     68.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5974      7.10%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2856      3.39%     79.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          996      1.18%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1023      1.22%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          748      0.89%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          815      0.97%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13865     16.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        84185                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.285341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.027607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.739726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9155     99.55%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           33      0.36%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9196                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.805241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.769835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.119513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5701     61.99%     61.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              174      1.89%     63.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3045     33.11%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               78      0.85%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              153      1.66%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.11%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.28%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9196                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16647168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9890624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16664832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9891584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       104.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159411180000                       # Total gap between requests
system.mem_ctrls.avgGap                     768350.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16595328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9890624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 325196.489345815906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 104103827.259689822793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62044679.827150285244                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       259578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       154556                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25310500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9476352750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3645778223250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31247.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36506.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23588720.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            294760620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            156650010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           924401520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          395801280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12583524720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26288658210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39076127520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79719923880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.089494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 101293343500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5322980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  52794991500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            306398820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            162832065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           932798160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          410902740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12583524720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26659055040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38764214400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79819725945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.715561                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 100479105000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5322980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53609230000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050752                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050752                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050752                       # number of overall hits
system.cpu.icache.overall_hits::total         8050752                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45015000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45015000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45015000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45015000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107178.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107178.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107178.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107178.571429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44175000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44175000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44175000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44175000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105178.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105178.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105178.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105178.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050752                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050752                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45015000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45015000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107178.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107178.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44175000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44175000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105178.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105178.571429                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.944809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19169.457143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.944809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.345649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.345649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.409180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205108                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51395070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51395070                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51395668                       # number of overall hits
system.cpu.dcache.overall_hits::total        51395668                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       656328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       664149                       # number of overall misses
system.cpu.dcache.overall_misses::total        664149                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30466462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30466462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30466462000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30466462000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52051398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52051398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52059817                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52059817                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46419.567655                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46419.567655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45872.932128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45872.932128                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       578839                       # number of writebacks
system.cpu.dcache.writebacks::total            578839                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31889                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31889                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31889                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       628394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       628394                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26294291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26294291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26750062000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26750062000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011997                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011997                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012071                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42108.662335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42108.662335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42568.932867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42568.932867                       # average overall mshr miss latency
system.cpu.dcache.replacements                 627881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40750421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40750421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350885                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12480072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12480072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41101306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41101306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35567.413825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35567.413825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2542                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2542                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       348343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       348343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11632562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11632562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33393.988109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33393.988109                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10644649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10644649                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17986390000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17986390000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58886.240641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58886.240641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       276096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276096                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14661729000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14661729000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53103.735657                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53103.735657                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    455771000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    455771000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115239.190898                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115239.190898                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.807683                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52024137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            628393                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.789173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.807683                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208867965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208867965                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159411315000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
