commit cc9bdecf4b8d20b3d3d0f8a6cb3e577548b5539f
Author: Lukasz Luba <l.luba@partner.samsung.com>
Date:   Wed Jun 5 18:53:58 2019 +0200

    clk: samsung: add needed IDs for DMC clocks in Exynos5420
    
    Define new IDs for clocks used by Dynamic Memory Controller in
    Exynos5422 SoC.
    
    Acked-by: Rob Herring <robh@kernel.org>
    Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
    Acked-by: Krzysztof Kozlowski <krzk@kernel.org>
    Signed-off-by: Lukasz Luba <l.luba@partner.samsung.com>
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 355f469943f1..02d5ac469a3d 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -60,6 +60,7 @@
 #define CLK_MAU_EPLL		159
 #define CLK_SCLK_HSIC_12M	160
 #define CLK_SCLK_MPHY_IXTAL24	161
+#define CLK_SCLK_BPLL		162
 
 /* gate clocks */
 #define CLK_UART0		257
@@ -195,6 +196,16 @@
 #define CLK_ACLK432_CAM		518
 #define CLK_ACLK_FL1550_CAM	519
 #define CLK_ACLK550_CAM		520
+#define CLK_CLKM_PHY0		521
+#define CLK_CLKM_PHY1		522
+#define CLK_ACLK_PPMU_DREX0_0	523
+#define CLK_ACLK_PPMU_DREX0_1	524
+#define CLK_ACLK_PPMU_DREX1_0	525
+#define CLK_ACLK_PPMU_DREX1_1	526
+#define CLK_PCLK_PPMU_DREX0_0	527
+#define CLK_PCLK_PPMU_DREX0_1	528
+#define CLK_PCLK_PPMU_DREX1_0	529
+#define CLK_PCLK_PPMU_DREX1_1	530
 
 /* mux clocks */
 #define CLK_MOUT_HDMI		640
@@ -217,6 +228,8 @@
 #define CLK_MOUT_EPLL		657
 #define CLK_MOUT_MAU_EPLL	658
 #define CLK_MOUT_USER_MAU_EPLL	659
+#define CLK_MOUT_SCLK_SPLL	660
+#define CLK_MOUT_MX_MSPLL_CCORE_PHY	661
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768
@@ -248,8 +261,11 @@
 #define CLK_DOUT_CCLK_DREX0	794
 #define CLK_DOUT_CLK2X_PHY0	795
 #define CLK_DOUT_PCLK_CORE_MEM	796
+#define CLK_FF_DOUT_SPLL2	797
+#define CLK_DOUT_PCLK_DREX0	798
+#define CLK_DOUT_PCLK_DREX1	799
 
 /* must be greater than maximal clock id */
-#define CLK_NR_CLKS		797
+#define CLK_NR_CLKS		800
 
 #endif /* _DT_BINDINGS_CLOCK_EXYNOS_5420_H */

commit cd9102e9add8ec1f5a01cfbcad52cac8c2c380b7
Author: Krzysztof Kozlowski <krzk@kernel.org>
Date:   Thu Sep 27 19:03:47 2018 +0200

    dt-bindings: clock: samsung: Add SPDX license identifiers
    
    Replace GPL license statements with SPDX license identifiers (GPL-2.0).
    
    Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
    Acked-by: Chanwoo Choi <cw00.choi@samsung.com>
    Reviewed-by: Rob Herring <robh@kernel.org>
    Signed-off-by: Rob Herring <robh@kernel.org>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 2740ae0424a9..355f469943f1 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -1,13 +1,10 @@
+/* SPDX-License-Identifier: GPL-2.0 */
 /*
  * Copyright (c) 2013 Samsung Electronics Co., Ltd.
  * Author: Andrzej Hajda <a.hajda@samsung.com>
  *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- *
  * Device Tree binding constants for Exynos5420 clock controller.
-*/
+ */
 
 #ifndef _DT_BINDINGS_CLOCK_EXYNOS_5420_H
 #define _DT_BINDINGS_CLOCK_EXYNOS_5420_H

commit 8a9cf26e303f8b1a02d8bf62cd4671f6714aa2fe
Author: Sylwester Nawrocki <s.nawrocki@samsung.com>
Date:   Thu Jun 8 12:03:24 2017 +0200

    clk: samsung: Add missing exynos5420 audio related clocks
    
    This patch adds missing definitions of mux clocks required for using
    EPLL as the audio subsystem root clock on exynos5420/exynos5422 SoCs.
    
    Reviewed-by: Krzysztof Kozlowski <krzk@kernel.org>
    Reviewed-by: Chanwoo Choi <cw00.choi@samsung.com>
    Tested-by: Chanwoo Choi <cw00.choi@samsung.com>
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 6fd21c291416..2740ae0424a9 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -217,6 +217,9 @@
 #define CLK_MOUT_MCLK_CDREX	654
 #define CLK_MOUT_BPLL		655
 #define CLK_MOUT_MX_MSPLL_CCORE	656
+#define CLK_MOUT_EPLL		657
+#define CLK_MOUT_MAU_EPLL	658
+#define CLK_MOUT_USER_MAU_EPLL	659
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768

commit 3b6b717218968b500753f5b6b9eeeebcc4763446
Author: Chanwoo Choi <cw00.choi@samsung.com>
Date:   Thu Aug 25 15:57:16 2016 +0900

    clk: samsung: Add clock IDs for the CMU_CDREX (DRAM Express Controller)
    
    This patch adds missing clock IDs for CMU_CDREX (DRAM Express Controller)
    which generates clocks for DRAM and NoC (Network on Chip) busses.
    
    Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 17ab8394bec7..6fd21c291416 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -214,6 +214,9 @@
 #define CLK_MOUT_SW_ACLK400     651
 #define CLK_MOUT_USER_ACLK300_GSCL	652
 #define CLK_MOUT_SW_ACLK300_GSCL	653
+#define CLK_MOUT_MCLK_CDREX	654
+#define CLK_MOUT_BPLL		655
+#define CLK_MOUT_MX_MSPLL_CCORE	656
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768
@@ -239,8 +242,14 @@
 #define CLK_DOUT_ACLK300_DISP1	788
 #define CLK_DOUT_ACLK300_GSCL	789
 #define CLK_DOUT_ACLK400_DISP1	790
+#define CLK_DOUT_PCLK_CDREX	791
+#define CLK_DOUT_SCLK_CDREX	792
+#define CLK_DOUT_ACLK_CDREX1	793
+#define CLK_DOUT_CCLK_DREX0	794
+#define CLK_DOUT_CLK2X_PHY0	795
+#define CLK_DOUT_PCLK_CORE_MEM	796
 
 /* must be greater than maximal clock id */
-#define CLK_NR_CLKS		791
+#define CLK_NR_CLKS		797
 
 #endif /* _DT_BINDINGS_CLOCK_EXYNOS_5420_H */

commit 72b67b3fcb5f500e73dfd42dce3a4749ba84e4bf
Author: Chanwoo Choi <cw00.choi@samsung.com>
Date:   Fri Apr 15 15:32:52 2016 +0900

    dt-bindings: clock: Add the clock id for ACLK clock of Exynos542x SoC
    
    This patch adds the clock id for ACLK clock of Exynos542x SoC.
    ACLK clock means the source clock of AMBA AXI bus. This clock
    id should be used for Bus frequency scaling.
    
    Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
    Tested-by: Markus Reichl <m.reichl@fivetechno.de>
    Tested-by: Anand Moon <linux.amoon@gmail.com>
    Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 7699ee9c16c0..17ab8394bec7 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -217,8 +217,30 @@
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768
+#define CLK_DOUT_ACLK400_WCORE	769
+#define CLK_DOUT_ACLK400_ISP	770
+#define CLK_DOUT_ACLK400_MSCL	771
+#define CLK_DOUT_ACLK200	772
+#define CLK_DOUT_ACLK200_FSYS2	773
+#define CLK_DOUT_ACLK100_NOC	774
+#define CLK_DOUT_PCLK200_FSYS	775
+#define CLK_DOUT_ACLK200_FSYS	776
+#define CLK_DOUT_ACLK333_432_GSCL	777
+#define CLK_DOUT_ACLK333_432_ISP	778
+#define CLK_DOUT_ACLK66		779
+#define CLK_DOUT_ACLK333_432_ISP0	780
+#define CLK_DOUT_ACLK266	781
+#define CLK_DOUT_ACLK166	782
+#define CLK_DOUT_ACLK333	783
+#define CLK_DOUT_ACLK333_G2D	784
+#define CLK_DOUT_ACLK266_G2D	785
+#define CLK_DOUT_ACLK_G3D	786
+#define CLK_DOUT_ACLK300_JPEG	787
+#define CLK_DOUT_ACLK300_DISP1	788
+#define CLK_DOUT_ACLK300_GSCL	789
+#define CLK_DOUT_ACLK400_DISP1	790
 
 /* must be greater than maximal clock id */
-#define CLK_NR_CLKS		769
+#define CLK_NR_CLKS		791
 
 #endif /* _DT_BINDINGS_CLOCK_EXYNOS_5420_H */

commit bee4f87f01dc30fcf9e05eb55b833f89fd9bb4f4
Author: Thomas Abraham <thomas.ab@samsung.com>
Date:   Tue Dec 15 18:33:16 2015 +0100

    clk: samsung: exynos5420: add cpu clock configuration data and instantiate cpu clock
    
    With the addition of the new Samsung specific cpu-clock type, the
    arm clock can be represented as a cpu-clock type. Add the CPU clock
    configuration data and instantiate the CPU clock type for Exynos5420.
    
    Changes by Bartlomiej:
    - split Exynos5420 support from the original patches
    - moved E5420_[EGL,KFC]_DIV0() macros to clk-exynos5420.c
    
    Signed-off-by: Thomas Abraham <thomas.ab@samsung.com>
    Signed-off-by: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index b5af23afb974..7699ee9c16c0 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -25,6 +25,8 @@
 #define CLK_FOUT_MPLL		10
 #define CLK_FOUT_BPLL		11
 #define CLK_FOUT_KPLL		12
+#define CLK_ARM_CLK		13
+#define CLK_KFC_CLK		14
 
 /* gate for special clocks (sclk) */
 #define CLK_SCLK_UART0		128

commit c0feb268da73ae3ede23ae60d6ccc551c4e93250
Author: Marek Szyprowski <m.szyprowski@samsung.com>
Date:   Tue Dec 8 14:46:54 2015 +0100

    clk: samsung: exynos542x: add missing parent GSCL block clocks
    
    This patch adds clocks, which are required for preserving parent clock
    configuration on GSCL power domain on/off.
    
    Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com>
    Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 99da0d117a7d..b5af23afb974 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -210,6 +210,8 @@
 #define CLK_MOUT_SW_ACLK300     649
 #define CLK_MOUT_USER_ACLK400_DISP1     650
 #define CLK_MOUT_SW_ACLK400     651
+#define CLK_MOUT_USER_ACLK300_GSCL	652
+#define CLK_MOUT_SW_ACLK300_GSCL	653
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768

commit 8856010029985ba4d63a8942deb7f9e780285dd2
Author: Javier Martinez Canillas <javier.martinez@collabora.co.uk>
Date:   Sat Jan 24 13:25:01 2015 +0900

    clk: exynos5420: Add IDs for clocks used in DISP1 power domain
    
    When a power domain is powered off on Exynos5420 SoC, the input clocks of
    the devices attached to this power domain are re-parented to oscclk and
    restored to the original parent after powering on the power domain.
    
    So a reference to the input and parent clocks for the devices attached to
    a power domain are needed to be able to do the re-parenting. The DISP1 pd
    includes modules which uses the following clocks:
    
    ACLK_200_DISP1 (MIXER and HDMILINK)
    ACLK_300_DISP1 (FIMD1)
    ACLK_400_DISP1 (Internal Buses)
    
    Each of these clocks are generated as the output of a clock mux so add an
    ID for all of these clock muxes and their parents to be referenced in the
    DISP1 power domain device node.
    
    Signed-off-by: Javier Martinez Canillas <javier.martinez@collabora.co.uk>
    Acked-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
    Acked-by: Michael Turquette <mturquette@linaro.org>
    Signed-off-by: Kukjin Kim <kgene@kernel.org>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 8dc0913f1775..99da0d117a7d 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -204,6 +204,12 @@
 #define CLK_MOUT_MAUDIO0	643
 #define CLK_MOUT_USER_ACLK333	644
 #define CLK_MOUT_SW_ACLK333	645
+#define CLK_MOUT_USER_ACLK200_DISP1	646
+#define CLK_MOUT_SW_ACLK200	647
+#define CLK_MOUT_USER_ACLK300_DISP1     648
+#define CLK_MOUT_SW_ACLK300     649
+#define CLK_MOUT_USER_ACLK400_DISP1     650
+#define CLK_MOUT_SW_ACLK400     651
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768

commit e4ca4308c055c7bfb82f6756297346760d697953
Merge: e17acfdc83b8 b11a6face1b6
Author: Linus Torvalds <torvalds@linux-foundation.org>
Date:   Mon Aug 4 11:44:20 2014 -0700

    Merge tag 'clk-for-linus-3.17' of git://git.linaro.org/people/mike.turquette/linux
    
    Pull clock framework updates from Mike Turquette:
     "The clock framework changes for 3.17 are mostly additions of new clock
      drivers and fixes/enhancements to existing clock drivers.  There are
      also some non-critical fixes and improvements to the framework core.
    
      Changes to the clock framework core include:
       - improvements to printks on errors
       - flattening the previously hierarchal structure of per-clock entries
         in debugfs
       - allow per-clock debugfs entries that are specific to a particular
         clock driver
       - configure initial clock parent and/or initial clock rate from
         Device Tree
       - several feature enhancements to the composite clock type
       - misc fixes
    
      New clock drivers added include:
       - TI Palmas PMIC
       - Allwinner A23 SoC
       - Qualcomm APQ8084 and IPQ8064 SoCs
       - Rockchip rk3188, rk3066 and rk3288 SoCs
       - STMicroelectronics STiH407 SoC
       - Cirrus Logic CLPS711X SoC
    
      Many fixes, feature enhancements and further clock tree support for
      existing clock drivers also were merged, such as Samsung's "ARMCLK
      down" power saving feature for their Exynos4 & Exynos5 SoCs"
    
    * tag 'clk-for-linus-3.17' of git://git.linaro.org/people/mike.turquette/linux: (86 commits)
      clk: Add missing of_clk_set_defaults export
      clk: checking wrong variable in __set_clk_parents()
      clk: Propagate any error return from debug_init()
      clk: clps711x: Add DT bindings documentation
      clk: Add CLPS711X clk driver
      clk: st: Use round to closest divider flag
      clk: st: Update frequency tables for fs660c32 and fs432c65
      clk: st: STiH407: Support for clockgenA9
      clk: st: STiH407: Support for clockgenD0/D2/D3
      clk: st: STiH407: Support for clockgenC0
      clk: st: Add quadfs reset handling
      clk: st: Add polarity bit indication
      clk: st: STiH407: Support for clockgenA0
      clk: st: STiH407: Support for A9 MUX Clocks
      clk: st: STiH407: Support for Flexgen Clocks
      clk: st: Adds Flexgen clock binding
      clk: st: Remove uncessary (void *) cast
      clk: st: use static const for clkgen_pll_data tables
      clk: st: use static const for stm_fs tables
      clk: st: Update ST clock binding documentation
      ...

commit f65d518942325d4bfa74b5c9d42ea5a89e4f6943
Author: Tomasz Figa <t.figa@samsung.com>
Date:   Sat Jul 26 02:57:20 2014 +0200

    clk: samsung: trivial: Correct typo in author's name
    
    This patch corrects mistyped author's name in four header files. While
    at it, a copy/paste error in author's e-mail in one of the headers is
    also fixed.
    
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 14e1c8f9640c..cea56606d04d 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -1,6 +1,6 @@
 /*
  * Copyright (c) 2013 Samsung Electronics Co., Ltd.
- * Author: Andrzej Haja <a.hajda@samsung.com>
+ * Author: Andrzej Hajda <a.hajda@samsung.com>
  *
  * This program is free software; you can redistribute it and/or modify
  * it under the terms of the GNU General Public License version 2 as

commit 502fde1a0a2990ec54eab5241d3135c545da7372
Merge: 2f3870e9e860 449437778bd0
Author: Linus Torvalds <torvalds@linux-foundation.org>
Date:   Sun Jul 13 12:21:04 2014 -0700

    Merge tag 'clk-fixes-for-linus' of git://git.linaro.org/people/mike.turquette/linux
    
    Pull clock driver fixes from Mike Turquette:
     "This batch of fixes is for a handful of clock drivers from Allwinner,
      Samsung, ST & TI.  Most of them are of the "this hardware won't work
      without this fix" variety, including patches that fix platforms that
      did not boot under certain configurations.  Other fixes are the result
      of changes to the clock core introduced in 3.15 that had subtle
      impacts on the clock drivers.
    
      There are no fixes to the clock framework core in this pull request"
    
    * tag 'clk-fixes-for-linus' of git://git.linaro.org/people/mike.turquette/linux:
      clk: spear3xx: Set proper clock parent of uart1/2
      clk: spear3xx: Use proper control register offset
      clk: qcom: HDMI source sel is 3 not 2
      clk: sunxi: fix devm_ioremap_resource error detection code
      clk: s2mps11: Fix double free corruption during driver unbind
      clk: ti: am43x: Fix boot with CONFIG_SOC_AM33XX disabled
      clk: exynos5420: Remove aclk66_peric from the clock tree description
      clk/exynos5250: fix bit number for tv sysmmu clock
      clk: s3c64xx: Hookup SPI clocks correctly
      clk: samsung: exynos4: Remove SRC_MASK_ISP gates
      clk: samsung: add more aliases for s3c24xx
      clk: samsung: fix several typos to fix boot on s3c2410
      clk: ti: set CLK_SET_RATE_NO_REPARENT for ti,mux-clock
      clk: ti: am43x: Fix boot with CONFIG_SOC_AM33XX disabled
      clk: ti: dra7: return error code in failure case
      clk: ti: apll: not allocating enough data

commit c0fb262bf226a5c943e4309662353d5fb905310a
Author: Arun Kumar K <arun.kk@samsung.com>
Date:   Fri Jul 11 08:03:59 2014 +0900

    clk: exynos5420: Add IDs for clocks used in PD mfc
    
    Adds IDs for MUX clocks to be used by power domain for MFC
    for doing re-parenting while pd on/off.
    
    Signed-off-by: Arun Kumar K <arun.kk@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Acked-by: Tomasz Figa <t.figa@samsung.com>
    Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 97dcb89d37d3..3fc08ff24fa9 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -203,6 +203,8 @@
 #define CLK_MOUT_G3D		641
 #define CLK_MOUT_VPLL		642
 #define CLK_MOUT_MAUDIO0	643
+#define CLK_MOUT_USER_ACLK333	644
+#define CLK_MOUT_SW_ACLK333	645
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768

commit 44ff0254b89079a8a95e652635e760d93196ac1f
Author: Doug Anderson <dianders@chromium.org>
Date:   Thu Jun 5 13:35:14 2014 -0700

    clk: exynos5420: Remove aclk66_peric from the clock tree description
    
    The "aclk66_peric" clock is a gate clock with a whole bunch of gates
    underneath it.  This big gate isn't very useful to include in our
    clock tree.  If any of the children need to be turned on then the big
    gate will need to be on anyway.  ...and there are plenty of other "big
    gates" that aren't described in our clock tree, some of which shut off
    collections of clocks that have no relationship in the hierarchy so
    are hard to model.
    
    "aclk66_peric" is causing earlyprintk problems since it gets disabled
    as part of the boot process, so let's just remove it.
    
    Strangely (and for no good reason) this clock is exported as part of
    the common clock bindings.  Remove it since there are no in-kernel
    device trees using it and no reason anyone out of tree should refer to
    it either.
    
    Signed-off-by: Doug Anderson <dianders@chromium.org>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 97dcb89d37d3..14e1c8f9640c 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -63,7 +63,6 @@
 #define CLK_SCLK_MPHY_IXTAL24	161
 
 /* gate clocks */
-#define CLK_ACLK66_PERIC	256
 #define CLK_UART0		257
 #define CLK_UART1		258
 #define CLK_UART2		259

commit 6520e968eef4f88c076a84a80e026049d157132e
Author: Alim Akhtar <alim.akhtar@samsung.com>
Date:   Mon May 19 22:15:08 2014 +0900

    clk: exynos5420: Add 5800 specific clocks
    
    Exynos5800 clock structure is mostly similar to 5420 with only
    a small delta changes. So the 5420 clock file is re-used for
    5800 also. The common clocks for both are seggreagated and few
    clocks which are different for both are separately initialized.
    
    Signed-off-by: Alim Akhtar <alim.akhtar@samsung.com>
    Signed-off-by: Arun Kumar K <arun.kk@samsung.com>
    Acked-by: Tomasz Figa <t.figa@samsung.com>
    Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 7dd1cc3b5c57..97dcb89d37d3 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -193,6 +193,10 @@
 #define CLK_SCLK_ISP_SENSOR0	514
 #define CLK_SCLK_ISP_SENSOR1	515
 #define CLK_SCLK_ISP_SENSOR2	516
+#define CLK_ACLK432_SCALER	517
+#define CLK_ACLK432_CAM		518
+#define CLK_ACLK_FL1550_CAM	519
+#define CLK_ACLK550_CAM		520
 
 /* mux clocks */
 #define CLK_MOUT_HDMI		640

commit b31ca2a0176ee1d7f011f4cf0f6b33e1163e254b
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:58:03 2014 +0530

    clk: samsung: exynos5420: add misc clocks
    
    This patch adds some missing miscellaneous clocks specific
    to exynos5420.
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 128fb97d175c..7dd1cc3b5c57 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -59,6 +59,8 @@
 #define CLK_SCLK_GSCL_WB	157
 #define CLK_SCLK_HDMIPHY	158
 #define CLK_MAU_EPLL		159
+#define CLK_SCLK_HSIC_12M	160
+#define CLK_SCLK_MPHY_IXTAL24	161
 
 /* gate clocks */
 #define CLK_ACLK66_PERIC	256

commit 31116a642b148587b92928d37212a547d0ce10b5
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:58:02 2014 +0530

    clk: samsung: exynos5420: update clocks for MAU Block
    
    This patch adds the missing MAU block specific clocks.
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 16262da05cf2..128fb97d175c 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -58,6 +58,7 @@
 #define CLK_SCLK_GSCL_WA	156
 #define CLK_SCLK_GSCL_WB	157
 #define CLK_SCLK_HDMIPHY	158
+#define CLK_MAU_EPLL		159
 
 /* gate clocks */
 #define CLK_ACLK66_PERIC	256
@@ -195,6 +196,7 @@
 #define CLK_MOUT_HDMI		640
 #define CLK_MOUT_G3D		641
 #define CLK_MOUT_VPLL		642
+#define CLK_MOUT_MAUDIO0	643
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768

commit 0a22c3065333d3138475ff1d25851633e8dae722
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:57:57 2014 +0530

    clk: samsung: exynos5420: update clocks for PERIS and GEN blocks
    
    This patch fixes some parent-child relationships according
    to the latest datasheet and adds more clocks related to
    PERIS and GEN blocks.
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index e688b64564b2..16262da05cf2 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -153,6 +153,7 @@
 #define CLK_JPEG		451
 #define CLK_JPEG2		452
 #define CLK_SMMU_JPEG		453
+#define CLK_SMMU_JPEG2		454
 #define CLK_ACLK300_GSCL	460
 #define CLK_SMMU_GSCL0		461
 #define CLK_SMMU_GSCL1		462
@@ -180,6 +181,8 @@
 #define CLK_SMMU_MIXER		502
 #define CLK_SMMU_G2D		503
 #define CLK_SMMU_MDMA0		504
+#define CLK_MC			505
+#define CLK_TOP_RTC		506
 #define CLK_SCLK_UART_ISP	510
 #define CLK_SCLK_SPI0_ISP	511
 #define CLK_SCLK_SPI1_ISP	512

commit faec151b5006f832c8cefc76d01893496445a7ec
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:57:56 2014 +0530

    clk: samsung: exynos5420: update clocks for PERIC block
    
    This patch includes,
        1] renaming of the HSI2C clocks
        2] renaming of spi clocks according to the datasheet
        3] fixes for child-parent relationships
        4] adding of more clocks related to PERIC block
        5] use GATE_IP_* offsets instead of GATE_BUS_*
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 2a28a86fc8e8..e688b64564b2 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -69,10 +69,10 @@
 #define CLK_I2C1		262
 #define CLK_I2C2		263
 #define CLK_I2C3		264
-#define CLK_I2C4		265
-#define CLK_I2C5		266
-#define CLK_I2C6		267
-#define CLK_I2C7		268
+#define CLK_USI0		265
+#define CLK_USI1		266
+#define CLK_USI2		267
+#define CLK_USI3		268
 #define CLK_I2C_HDMI		269
 #define CLK_TSADC		270
 #define CLK_SPI0		271
@@ -85,9 +85,9 @@
 #define CLK_PCM2		278
 #define CLK_PWM			279
 #define CLK_SPDIF		280
-#define CLK_I2C8		281
-#define CLK_I2C9		282
-#define CLK_I2C10		283
+#define CLK_USI4		281
+#define CLK_USI5		282
+#define CLK_USI6		283
 #define CLK_ACLK66_PSGEN	300
 #define CLK_CHIPID		301
 #define CLK_SYSREG		302

commit 424b673a0557693fdc2ac6cff5289153d6fb8903
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:57:55 2014 +0530

    clk: samsung: exynos5420: update clocks for DISP1 block
    
    This patch corrects some child-parent clock relationships,
    and updates the clocks according to the latest datasheet.
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index bf85418a2945..2a28a86fc8e8 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -140,7 +140,8 @@
 #define CLK_HDMI		413
 #define CLK_ACLK300_DISP1	420
 #define CLK_FIMD1		421
-#define CLK_SMMU_FIMD1		422
+#define CLK_SMMU_FIMD1M0	422
+#define CLK_SMMU_FIMD1M1	423
 #define CLK_ACLK166		430
 #define CLK_MIXER		431
 #define CLK_ACLK266		440

commit 3fac5941da6c3afacabf3cc01914583e5689622b
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:57:54 2014 +0530

    clk: samsung: exynos5420: update clocks for G2D and G3D blocks
    
    This patch adds missing clocks of G2D block. It also removes
    the aclkg3d alias from G3D block clocks.
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 6e22fddb0134..bf85418a2945 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -177,6 +177,8 @@
 #define CLK_ACLK_G3D		500
 #define CLK_G3D			501
 #define CLK_SMMU_MIXER		502
+#define CLK_SMMU_G2D		503
+#define CLK_SMMU_MDMA0		504
 #define CLK_SCLK_UART_ISP	510
 #define CLK_SCLK_SPI0_ISP	511
 #define CLK_SCLK_SPI1_ISP	512

commit 02932381ca1d9ab894c893b28fed288d6bae011b
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:57:52 2014 +0530

    clk: samsung: exynos5420: update clocks for GSCL and MSCL blocks
    
    This patch adds the missing GSCL and MSCL block clocks
    and corrects some wrong parent-child relationships.
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index bddf5496fef2..6e22fddb0134 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -159,7 +159,7 @@
 #define CLK_GSCL_WB		464
 #define CLK_GSCL0		465
 #define CLK_GSCL1		466
-#define CLK_CLK_3AA		467
+#define CLK_FIMC_3AA		467
 #define CLK_ACLK266_G2D		470
 #define CLK_SSS			471
 #define CLK_SLIM_SSS		472
@@ -172,6 +172,8 @@
 #define CLK_SMMU_FIMCL1		493
 #define CLK_SMMU_FIMCL3		494
 #define CLK_FIMC_LITE3		495
+#define CLK_FIMC_LITE0		496
+#define CLK_FIMC_LITE1		497
 #define CLK_ACLK_G3D		500
 #define CLK_G3D			501
 #define CLK_SMMU_MIXER		502

commit 3a767b35c6c2f2e5f75e22a429b4d6d8c6736626
Author: Shaik Ameer Basha <shaik.ameer@samsung.com>
Date:   Thu May 8 16:57:51 2014 +0530

    clk: samsung: exynos5420: add clocks for ISP block
    
    This patch adds minimum set of clocks to gate ISP block for
    power saving.
    
    Signed-off-by: Rahul Sharma <rahul.sharma@samsung.com>
    Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 54db8b34b1dc..bddf5496fef2 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -175,6 +175,13 @@
 #define CLK_ACLK_G3D		500
 #define CLK_G3D			501
 #define CLK_SMMU_MIXER		502
+#define CLK_SCLK_UART_ISP	510
+#define CLK_SCLK_SPI0_ISP	511
+#define CLK_SCLK_SPI1_ISP	512
+#define CLK_SCLK_PWM_ISP	513
+#define CLK_SCLK_ISP_SENSOR0	514
+#define CLK_SCLK_ISP_SENSOR1	515
+#define CLK_SCLK_ISP_SENSOR2	516
 
 /* mux clocks */
 #define CLK_MOUT_HDMI		640

commit 2ce262f456550f046da1175b968d754b0862b309
Author: Arun Kumar K <arun.kk@samsung.com>
Date:   Mon Apr 28 15:50:44 2014 +0530

    clk: samsung: exynos5420: Add clock IDs needed by GPU
    
    Adds IDs for the clocks needed by the ARM Mali GPU
    in exynos5420.
    
    Signed-off-by: Arun Kumar K <arun.kk@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
index 5eefd8813f02..54db8b34b1dc 100644
--- a/include/dt-bindings/clock/exynos5420.h
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -178,6 +178,8 @@
 
 /* mux clocks */
 #define CLK_MOUT_HDMI		640
+#define CLK_MOUT_G3D		641
+#define CLK_MOUT_VPLL		642
 
 /* divider clocks */
 #define CLK_DOUT_PIXEL		768

commit 8774e124727e01ccf4c4af9accea6faf2d1386a2
Author: Andrzej Hajda <a.hajda@samsung.com>
Date:   Tue Jan 7 15:47:35 2014 +0100

    ARM: exynos5420: create a DT header defining CLK IDs
    
    The patch adds header file defining clock IDs.
    This allows to use macros instead of magic numbers in DT bindings.
    
    Signed-off-by: Andrzej Hajda <a.hajda@samsung.com>
    Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
    Acked-by: Mike Turquette <mturquette@linaro.org>
    Acked-by: Kukjin Kim <kgene.kim@samsung.com>
    Signed-off-by: Tomasz Figa <t.figa@samsung.com>

diff --git a/include/dt-bindings/clock/exynos5420.h b/include/dt-bindings/clock/exynos5420.h
new file mode 100644
index 000000000000..5eefd8813f02
--- /dev/null
+++ b/include/dt-bindings/clock/exynos5420.h
@@ -0,0 +1,188 @@
+/*
+ * Copyright (c) 2013 Samsung Electronics Co., Ltd.
+ * Author: Andrzej Haja <a.hajda@samsung.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * Device Tree binding constants for Exynos5420 clock controller.
+*/
+
+#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5420_H
+#define _DT_BINDINGS_CLOCK_EXYNOS_5420_H
+
+/* core clocks */
+#define CLK_FIN_PLL		1
+#define CLK_FOUT_APLL		2
+#define CLK_FOUT_CPLL		3
+#define CLK_FOUT_DPLL		4
+#define CLK_FOUT_EPLL		5
+#define CLK_FOUT_RPLL		6
+#define CLK_FOUT_IPLL		7
+#define CLK_FOUT_SPLL		8
+#define CLK_FOUT_VPLL		9
+#define CLK_FOUT_MPLL		10
+#define CLK_FOUT_BPLL		11
+#define CLK_FOUT_KPLL		12
+
+/* gate for special clocks (sclk) */
+#define CLK_SCLK_UART0		128
+#define CLK_SCLK_UART1		129
+#define CLK_SCLK_UART2		130
+#define CLK_SCLK_UART3		131
+#define CLK_SCLK_MMC0		132
+#define CLK_SCLK_MMC1		133
+#define CLK_SCLK_MMC2		134
+#define CLK_SCLK_SPI0		135
+#define CLK_SCLK_SPI1		136
+#define CLK_SCLK_SPI2		137
+#define CLK_SCLK_I2S1		138
+#define CLK_SCLK_I2S2		139
+#define CLK_SCLK_PCM1		140
+#define CLK_SCLK_PCM2		141
+#define CLK_SCLK_SPDIF		142
+#define CLK_SCLK_HDMI		143
+#define CLK_SCLK_PIXEL		144
+#define CLK_SCLK_DP1		145
+#define CLK_SCLK_MIPI1		146
+#define CLK_SCLK_FIMD1		147
+#define CLK_SCLK_MAUDIO0	148
+#define CLK_SCLK_MAUPCM0	149
+#define CLK_SCLK_USBD300	150
+#define CLK_SCLK_USBD301	151
+#define CLK_SCLK_USBPHY300	152
+#define CLK_SCLK_USBPHY301	153
+#define CLK_SCLK_UNIPRO		154
+#define CLK_SCLK_PWM		155
+#define CLK_SCLK_GSCL_WA	156
+#define CLK_SCLK_GSCL_WB	157
+#define CLK_SCLK_HDMIPHY	158
+
+/* gate clocks */
+#define CLK_ACLK66_PERIC	256
+#define CLK_UART0		257
+#define CLK_UART1		258
+#define CLK_UART2		259
+#define CLK_UART3		260
+#define CLK_I2C0		261
+#define CLK_I2C1		262
+#define CLK_I2C2		263
+#define CLK_I2C3		264
+#define CLK_I2C4		265
+#define CLK_I2C5		266
+#define CLK_I2C6		267
+#define CLK_I2C7		268
+#define CLK_I2C_HDMI		269
+#define CLK_TSADC		270
+#define CLK_SPI0		271
+#define CLK_SPI1		272
+#define CLK_SPI2		273
+#define CLK_KEYIF		274
+#define CLK_I2S1		275
+#define CLK_I2S2		276
+#define CLK_PCM1		277
+#define CLK_PCM2		278
+#define CLK_PWM			279
+#define CLK_SPDIF		280
+#define CLK_I2C8		281
+#define CLK_I2C9		282
+#define CLK_I2C10		283
+#define CLK_ACLK66_PSGEN	300
+#define CLK_CHIPID		301
+#define CLK_SYSREG		302
+#define CLK_TZPC0		303
+#define CLK_TZPC1		304
+#define CLK_TZPC2		305
+#define CLK_TZPC3		306
+#define CLK_TZPC4		307
+#define CLK_TZPC5		308
+#define CLK_TZPC6		309
+#define CLK_TZPC7		310
+#define CLK_TZPC8		311
+#define CLK_TZPC9		312
+#define CLK_HDMI_CEC		313
+#define CLK_SECKEY		314
+#define CLK_MCT			315
+#define CLK_WDT			316
+#define CLK_RTC			317
+#define CLK_TMU			318
+#define CLK_TMU_GPU		319
+#define CLK_PCLK66_GPIO		330
+#define CLK_ACLK200_FSYS2	350
+#define CLK_MMC0		351
+#define CLK_MMC1		352
+#define CLK_MMC2		353
+#define CLK_SROMC		354
+#define CLK_UFS			355
+#define CLK_ACLK200_FSYS	360
+#define CLK_TSI			361
+#define CLK_PDMA0		362
+#define CLK_PDMA1		363
+#define CLK_RTIC		364
+#define CLK_USBH20		365
+#define CLK_USBD300		366
+#define CLK_USBD301		367
+#define CLK_ACLK400_MSCL	380
+#define CLK_MSCL0		381
+#define CLK_MSCL1		382
+#define CLK_MSCL2		383
+#define CLK_SMMU_MSCL0		384
+#define CLK_SMMU_MSCL1		385
+#define CLK_SMMU_MSCL2		386
+#define CLK_ACLK333		400
+#define CLK_MFC			401
+#define CLK_SMMU_MFCL		402
+#define CLK_SMMU_MFCR		403
+#define CLK_ACLK200_DISP1	410
+#define CLK_DSIM1		411
+#define CLK_DP1			412
+#define CLK_HDMI		413
+#define CLK_ACLK300_DISP1	420
+#define CLK_FIMD1		421
+#define CLK_SMMU_FIMD1		422
+#define CLK_ACLK166		430
+#define CLK_MIXER		431
+#define CLK_ACLK266		440
+#define CLK_ROTATOR		441
+#define CLK_MDMA1		442
+#define CLK_SMMU_ROTATOR	443
+#define CLK_SMMU_MDMA1		444
+#define CLK_ACLK300_JPEG	450
+#define CLK_JPEG		451
+#define CLK_JPEG2		452
+#define CLK_SMMU_JPEG		453
+#define CLK_ACLK300_GSCL	460
+#define CLK_SMMU_GSCL0		461
+#define CLK_SMMU_GSCL1		462
+#define CLK_GSCL_WA		463
+#define CLK_GSCL_WB		464
+#define CLK_GSCL0		465
+#define CLK_GSCL1		466
+#define CLK_CLK_3AA		467
+#define CLK_ACLK266_G2D		470
+#define CLK_SSS			471
+#define CLK_SLIM_SSS		472
+#define CLK_MDMA0		473
+#define CLK_ACLK333_G2D		480
+#define CLK_G2D			481
+#define CLK_ACLK333_432_GSCL	490
+#define CLK_SMMU_3AA		491
+#define CLK_SMMU_FIMCL0		492
+#define CLK_SMMU_FIMCL1		493
+#define CLK_SMMU_FIMCL3		494
+#define CLK_FIMC_LITE3		495
+#define CLK_ACLK_G3D		500
+#define CLK_G3D			501
+#define CLK_SMMU_MIXER		502
+
+/* mux clocks */
+#define CLK_MOUT_HDMI		640
+
+/* divider clocks */
+#define CLK_DOUT_PIXEL		768
+
+/* must be greater than maximal clock id */
+#define CLK_NR_CLKS		769
+
+#endif /* _DT_BINDINGS_CLOCK_EXYNOS_5420_H */
