// Seed: 1075038456
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    output wand id_11,
    input supply1 id_12
);
  assign id_11 = id_7;
  assign id_2  = 1;
  wire id_14;
  assign id_2 = id_1;
  assign id_2 = id_9 ? {1, id_0, id_12, id_7, id_10} : id_6;
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    inout wor id_2,
    output wor id_3,
    input wire id_4,
    output tri id_5,
    output wand id_6,
    input wire id_7,
    output wire id_8,
    input supply0 id_9
);
  wire id_11;
  assign id_2 = id_1;
  wire id_12, id_13, id_14, id_15, id_16, id_17;
  module_0(
      id_0, id_2, id_3, id_5, id_3, id_5, id_0, id_1, id_2, id_7, id_9, id_2, id_4
  );
endmodule
