
---------- Begin Simulation Statistics ----------
final_tick                               1923342656800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305327                       # Simulator instruction rate (inst/s)
host_mem_usage                               16986512                       # Number of bytes of host memory used
host_op_rate                                   305322                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.28                       # Real time elapsed on the host
host_tick_rate                              157691725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1000027                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000516                       # Number of seconds simulated
sim_ticks                                   516492800                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     52.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%     92.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      8.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            269106                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           269625                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.291204                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.291204                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2729                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            92226                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.814095                       # Inst execution rate
system.switch_cpus.iew.exec_refs               525589                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              96123                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           29881                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        459023                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       105379                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1126497                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        429466                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5185                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1051165                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2591                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2029                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1018554                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1048514                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.822150                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            837404                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.812042                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1049604                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1144293                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          861801                       # number of integer regfile writes
system.switch_cpus.ipc                       0.774471                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.774471                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        525999     49.79%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       433083     41.00%     90.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        97268      9.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1056350                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              355668                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.336695                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           42257     11.88%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         311968     87.71%     99.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1443      0.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1412018                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3762615                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1048514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1252919                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1126497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1056350                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       126400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3440                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       114160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1290807                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.818364                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.112452                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       757750     58.70%     58.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       177882     13.78%     72.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       198428     15.37%     87.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       145376     11.26%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        11371      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1290807                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.818110                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       192897                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        76454                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       459023                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       105379                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2450057                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1291207                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        64563                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       283300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           283307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       283300                       # number of overall hits
system.cpu.dcache.overall_hits::total          283307                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        49159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          49164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        49159                       # number of overall misses
system.cpu.dcache.overall_misses::total         49164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1673784000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1673784000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1673784000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1673784000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       332459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       332471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       332459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       332471                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.416667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.147865                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.147875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.416667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.147865                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.147875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34048.373645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34044.910910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34048.373645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34044.910910                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2618                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          627                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.635417                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.230769                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32148                       # number of writebacks
system.cpu.dcache.writebacks::total             32148                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        16759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16759                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        16759                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16759                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32400                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32400                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32400                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    630084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    630084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    630084000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    630084000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.097456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.097452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.097456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.097452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19447.037037                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19447.037037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19447.037037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19447.037037                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32148                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       190764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          190769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        49088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1672069600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1672069600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       239852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       239862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.204660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.204672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34062.695567                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34059.226366                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        32330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    628470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    628470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.134791                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.134786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19439.220538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19439.220538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        92536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          92538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           71                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           71                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1714400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1714400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        92607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 24146.478873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24146.478873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23057.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23057.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.939373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               74420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32148                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.314919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1922826164800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.030255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   250.909118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011837                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.980114                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2692172                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2692172                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       170944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170967                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       170944                       # number of overall hits
system.cpu.icache.overall_hits::total          170967                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1402800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1402800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1402800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1402800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       170974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       170974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        46760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43837.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        46760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43837.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          183                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       620800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       620800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       620800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       620800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        77600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        77600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        77600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        77600                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       170944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170967                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1402800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1402800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       170974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        46760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43837.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       620800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       620800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        77600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        77600                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             9.993901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1922826164400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999994                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     7.993907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.015613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.019519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.019531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1368002                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1368002                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1922826174000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    516482800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        26407                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26407                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        26407                       # number of overall hits
system.l2.overall_hits::total                   26407                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5993                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6008                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5993                       # number of overall misses
system.l2.overall_misses::total                  6008                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       614400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    435633600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        436248000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       614400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    435633600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       436248000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32415                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32415                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.184969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185346                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.184969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185346                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        76800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 72690.405473                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72611.185087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        76800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 72690.405473                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72611.185087                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       422                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                   2                       # number of writebacks
system.l2.writebacks::total                         2                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       574800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    406075200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    406650000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     57815294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       574800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    406075200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    464465294                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.184877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.184877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        71850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67792.186978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67797.599200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68664.244656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        71850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67792.186978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67904.282749                       # average overall mshr miss latency
system.l2.replacements                            136                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        29262                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29262                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        29262                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29262                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     57815294                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57815294                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68664.244656                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68664.244656                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    54                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  16                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1248400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1248400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.228571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.228571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        78025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        78025                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             16                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1169400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1169400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.228571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.228571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73087.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73087.500000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       614400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       614400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             10                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        76800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        61440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       574800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       574800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        71850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        71850                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        26353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         5977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    434385200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    434385200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        32330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.184875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.185001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 72676.125146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72615.379472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    404905800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    404905800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.184782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.184753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 67778.004687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67778.004687                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    1617                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1617                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   347                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3502.595841                       # Cycle average of tags in use
system.l2.tags.total_refs                       52953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26546                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.994764                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1922830005200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3253.950868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   248.644973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.397211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.030352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.427563                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4015                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.051147                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.735352                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1065997                       # Number of tag accesses
system.l2.tags.data_accesses                  1065997                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000668292                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13680                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13680                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  875520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1695.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     516398000                       # Total gap between requests
system.mem_ctrls.avgGap                      75474.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       107776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       766720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 208668930.138038724661                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 1982602.661644073436                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1484473742.905999898911                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1684                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           16                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        11980                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            4                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     57289672                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       544544                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    354374892                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34020.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34034.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29580.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       107776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       766592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        876288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          842                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         5989                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6846                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             2                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       495651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1239127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    208668930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      1982603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1484225918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1696612228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       495651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      1982603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2478253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       495651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          495651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       495651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       495651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1239127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    208668930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      1982603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1484225918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1697107878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                13680                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          832                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               181810548                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              51327360                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          412209108                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13290.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30132.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               11988                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   518.532938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   382.205503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   359.775720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            1      0.06%      0.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          482     28.61%     28.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          238     14.12%     42.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          168      9.97%     52.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          110      6.53%     59.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          106      6.29%     65.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           90      5.34%     70.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           67      3.98%     74.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          423     25.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                875520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1695.125276                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8038675.008000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3957406.992000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   42490949.760000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 42544168.128000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 233234180.256000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 33169495.968000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  363434876.112000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   703.659134                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     72598406                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    426724394                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    9787587.264000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    4805051.328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   48050513.280000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 42544168.128000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 248566067.904000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 20276355.792000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  374029743.696000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   724.172232                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     43579346                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    455743454                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6829                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq                16                       # Transaction distribution
system.membus.trans_dist::ReadExResp               16                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6831                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        13828                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13828                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       876416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  876416                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6847                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6847    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6847                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             9633961                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           63657773                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          116500                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       113546                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2573                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       110897                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          110890                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.993688                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       121597                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2569                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1258335                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.794703                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.529302                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       950958     75.57%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        67018      5.33%     80.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        12026      0.96%     81.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         4400      0.35%     82.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       223933     17.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1258335                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000002                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              500464                       # Number of memory references committed
system.switch_cpus.commit.loads                407857                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              90128                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              909874                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       499538     49.95%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       407857     40.79%     90.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        92607      9.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000002                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       223933                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            52729                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1083609                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             82798                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69075                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           2591                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       102006                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             4                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1158950                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          9131                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         2956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1269217                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              116500                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       110892                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1285239                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            5190                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            170974                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            26                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1290807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.987180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.252280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1045137     80.97%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            10028      0.78%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2             8662      0.67%     82.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            49555      3.84%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            60777      4.71%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             6465      0.50%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             4633      0.36%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            49389      3.83%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            56161      4.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1290807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.090226                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.982969                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              189602                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           51127                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           29                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          12762                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    516492800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           2591                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            92008                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          953213                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2049                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            110345                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        130596                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1131014                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          4380                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           199                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3329                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       118522                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1218997                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1531372                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1236937                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1082295                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           136590                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             221                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            397408                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2156001                       # The number of ROB reads
system.switch_cpus.rob.writes                 2275866                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000002                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             32344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2888                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        29262                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             134                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              70                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            10                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        96957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 96977                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8262656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8263936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1428                       # Total snoops (count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33843    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33843                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1923342656800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           77259200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             16000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64798000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1926183736400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 354575                       # Simulator instruction rate (inst/s)
host_mem_usage                               16988560                       # Number of bytes of host memory used
host_op_rate                                   354577                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.02                       # Real time elapsed on the host
host_tick_rate                               91579267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11000110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002841                       # Number of seconds simulated
sim_ticks                                  2841079600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4121238                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4137996                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.710270                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.710270                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    6379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        26983                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1440971                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  1289                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.504135                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5341721                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             741972                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          554927                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5235311                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       884793                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12262846                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4599749                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        59345                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10683415                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          26561                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           274                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          768                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11164869                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10644358                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.752445                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8400950                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.498636                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10663417                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11391148                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8481120                       # number of integer regfile writes
system.switch_cpus.ipc                       1.407915                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.407915                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5343551     49.74%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            4      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4643373     43.22%     92.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       755828      7.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10742764                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4800838                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.446890                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          465859      9.70%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4301487     89.60%     99.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33492      0.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15543571                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     33567510                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10644335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14523704                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           12261554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10742764                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2261451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       184891                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2428291                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7096320                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.513850                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.203167                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2120148     29.88%     29.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1231035     17.35%     47.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1832076     25.82%     73.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1804667     25.43%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       108394      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7096320                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.512490                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             29                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           63                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           23                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           50                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2199612                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       342866                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5235311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       884793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        24050706                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  7102699                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               19                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              18                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       193700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       387471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            699                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3217783                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3217783                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3217783                       # number of overall hits
system.cpu.dcache.overall_hits::total         3217783                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       341686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         341686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       341686                       # number of overall misses
system.cpu.dcache.overall_misses::total        341686                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4349974400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4349974400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4349974400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4349974400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3559469                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3559469                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3559469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3559469                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.095994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.095994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.095994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.095994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 12730.912007                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12730.912007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 12730.912007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12730.912007                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        14907                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               100                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              86                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.040000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.337209                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       193700                       # number of writebacks
system.cpu.dcache.writebacks::total            193700                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       147987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       147987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       147987                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       147987                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       193699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       193699                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       193699                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       193699                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2130163600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2130163600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2130163600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2130163600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.054418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.054418                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054418                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10997.287544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10997.287544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10997.287544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10997.287544                       # average overall mshr miss latency
system.cpu.dcache.replacements                 193700                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2532297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2532297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       334415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        334415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4211001200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4211001200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2866712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2866712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.116655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.116655                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12592.142099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12592.142099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       145304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       145304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       189111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       189111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2054259600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2054259600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10862.718721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10862.718721                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       685486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         685486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    138973200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    138973200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       692757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       692757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19113.354422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19113.354422                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     75904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     75904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16544.027899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16544.027899                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3652774                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            193956                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.833003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.170969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.829031                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.004574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.995426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28669452                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28669452                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1506280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1506280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1506280                       # number of overall hits
system.cpu.icache.overall_hits::total         1506280                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            114                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          114                       # number of overall misses
system.cpu.icache.overall_misses::total           114                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7355197                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7355197                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7355197                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7355197                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1506394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1506394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1506394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1506394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 64519.271930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64519.271930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 64519.271930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64519.271930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3945                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   131.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           42                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           72                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           72                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           72                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5666798                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5666798                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5666798                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5666798                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78705.527778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78705.527778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78705.527778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78705.527778                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1506280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1506280                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           114                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7355197                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7355197                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1506394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1506394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 64519.271930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64519.271930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           72                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5666798                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5666798                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78705.527778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78705.527778                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            60.632376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1677329                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                82                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20455.231707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    58.632376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.114516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.118423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.160156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12051224                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12051224                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2841079600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       183394                       # number of demand (read+write) hits
system.l2.demand_hits::total                   183394                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       183394                       # number of overall hits
system.l2.overall_hits::total                  183394                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           72                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        10305                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10377                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           72                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        10305                       # number of overall misses
system.l2.overall_misses::total                 10377                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5607200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    851149600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        856756800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5607200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    851149600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       856756800                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           72                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       193699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               193771                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           72                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       193699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              193771                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.053201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.053201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77877.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82595.788452                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82563.052905                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77877.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82595.788452                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82563.052905                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      7604                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1759                       # number of writebacks
system.l2.writebacks::total                      1759                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        10286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         7938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        10286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18296                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5252800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    799667200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    804920000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    463478456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5252800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    799667200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1268398456                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.053103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053455                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.053103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72955.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77743.262687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77709.982622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 58387.308642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72955.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77743.262687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69326.544381                       # average overall mshr miss latency
system.l2.replacements                          16019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65125                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65125                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65125                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65125                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       128574                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           128574                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       128574                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       128574                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         7938                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           7938                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    463478456                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    463478456                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 58387.308642                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 58387.308642                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4003                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 585                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     48102800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      48102800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.127507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.127507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82227.008547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82227.008547                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     44348200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44348200                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.123365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.123365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78353.710247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78353.710247                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5607200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5607200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           72                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             72                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77877.777778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77877.777778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5252800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5252800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72955.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72955.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       179391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            179391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         9720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    803046800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    803046800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       189111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        189111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.051398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82617.983539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82617.983539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    755319000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    755319000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.051398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77707.716049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77707.716049                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   34214                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               34214                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3070                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7880.125292                       # Cycle average of tags in use
system.l2.tags.total_refs                      390777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207364                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.884498                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7751.424764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   128.700529                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.946219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.015711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961929                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004517                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.966064                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6400457                       # Number of tag accesses
system.l2.tags.data_accesses                  6400457                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     14464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001127069684                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          198                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          198                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               53283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1759                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35196                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3518                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    725                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35196                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3518                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     242.540404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    116.655831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1146.221059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           182     91.92%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           13      6.57%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      1.01%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           198                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.631313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.598814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     24.24%     24.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.02%     26.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              131     66.16%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.53%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      4.55%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           198                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   46400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2252544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               225152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    792.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2840945202                       # Total gap between requests
system.mem_ctrls.avgGap                     146765.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       925696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         9216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1271232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       223424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 325825436.217978537083                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3243837.307479874697                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 447446808.600505232811                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 78640528.058418348432                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        14480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          144                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        20572                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3518                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    443816030                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5014184                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    823264062                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  65930943494                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30650.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34820.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     40018.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18741029.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       926720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1316736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2252672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       225152                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       225152                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         7240                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        10287                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          17599                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1759                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1759                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    326185863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3243837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    463463255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        792892955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3243837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3243837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79248748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79248748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79248748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    326185863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3243837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    463463255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       872141703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                34471                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3491                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          190                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               691533694                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             129335192                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1272094276                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20061.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36903.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               25424                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2530                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   242.806233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   183.670018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.290803                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          129      1.29%      1.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6820     68.12%     69.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1463     14.61%     84.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          453      4.52%     88.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          215      2.15%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          110      1.10%     91.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           90      0.90%     92.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           61      0.61%     93.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          671      6.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2206144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             223424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              776.516082                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               78.640528                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    50476136.256000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    24924903.696000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   111283929.792000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  8979811.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 235282141.920001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1207294652.255999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 246214498.151999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1884456073.751997                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   663.288728                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    544555546                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     94900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2201624054                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    54964308.672000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    27140219.568000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   116863348.896000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  8781390.912000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 235282141.920001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1178134003.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 270735953.039999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1891901366.208000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   665.909314                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    600060462                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     94900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2146119138                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17034                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1759                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14260                       # Transaction distribution
system.membus.trans_dist::ReadExReq               566                       # Transaction distribution
system.membus.trans_dist::ReadExResp              566                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17032                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        51217                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  51217                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2477952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2477952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17598                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17598                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            59969473                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          163567468                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1812579                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1728169                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        25868                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1122933                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1122594                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.969811                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             204                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            1                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            1                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2200751                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        25822                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6525892                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.532528                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.783925                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3222678     49.38%     49.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       892720     13.68%     63.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       184688      2.83%     65.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       164208      2.52%     68.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2061598     31.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6525892                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10001027                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10001112                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4966919                       # Number of memory references committed
system.switch_cpus.commit.loads               4274162                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1367246                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8632878                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            11                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5034185     50.34%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4274162     42.74%     93.07% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       692757      6.93%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10001112                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2061598                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           555175                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4819835                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            936958                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        757791                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          26561                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1038156                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            49                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       12574190                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        130665                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        24744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13654404                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1812579                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1122798                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7043864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           53216                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          711                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1506401                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            83                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7096320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.925330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.856935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4316904     60.83%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           354579      5.00%     65.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           213825      3.01%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           346972      4.89%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           434510      6.12%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           137766      1.94%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           322365      4.54%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           276638      3.90%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           692761      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7096320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.255196                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.922425                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1731297                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          961138                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          768                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         192041                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             85                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2841079600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          26561                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           999451                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3148346                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2625                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1233828                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1685509                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       12315770                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         58468                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2771                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         838308                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1281                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       863070                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     14556452                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            17978259                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         13182852                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               35                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11918314                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2638092                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             308                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4389987                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16666144                       # The number of ROB reads
system.switch_cpus.rob.writes                24974936                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000083                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            189184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       128575                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14260                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             8958                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            72                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       189111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       581099                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                581243                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     49587200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               49596416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           24977                       # Total snoops (count)
system.tol2bus.snoopTraffic                    225152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           218748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056438                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 218049     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    699      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             218748                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2841079600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          464908400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            144000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387400000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
