Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[19:05:01.275841] Configured Lic search path (21.01-s002): 5280@14.139.1.126

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: -legacy_ui -files script.tcl 
Date:    Fri Jan 03 19:05:01 2025
Host:    ece.nitdgp.ac.in (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12500 18432KB) (32310204KB)
PID:     37823
OS:      Red Hat Enterprise Linux release 8.9 (Ootpa)

WARNING:Hostname to IPv4 and IPv6 address lookup failed for the host cadence-c2s
WARNING:Hostname to IPv4 and IPv6 address lookup failed for the host cadence-c2s
Checkout succeeded: Genus_Synthesis/EF29107615D411912BD3
	License file: 5280@14.139.1.126
	License Server: 5280@14.139.1.126

[19:05:03.030769] Periodic Lic check successful
[19:05:03.030786] Feature usage summary:
[19:05:03.030787] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...WARNING:Hostname to IPv4 and IPv6 address lookup failed for the host cadence-c2s

Finished loading tool scripts (4 seconds elapsed).

#@ Processing -files option
@genus 1> source script.tcl
  Setting attribute of root '/': 'init_lib_search_path' = /home/vlsi24/scl_pdk/stdlib/fs120/liberty/lib_flow_ff
  Setting attribute of root '/': 'init_hdl_search_path' = /home/vlsi24/Desktop/EC1062DICDlab/project1/luhn_corrected-20250103T090944Z-001/luhn_corrected

Threads Configured:3
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab4' (File /home/vlsi24/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 88865)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab2' (File /home/vlsi24/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 128091)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'srlab1' (File /home/vlsi24/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 211382)

  Message Summary for Library tsl18fs120_scl_ff.lib:
  **************************************************
  Missing clock pin in the sequential cell. [LBR-525]: 3
  An unsupported construct was detected in this library. [LBR-40]: 1
  **************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'tsl18fs120_scl_ff.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Cell 'slbhb2' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
        : This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (for example, cell has a state_table construct). Consult your library vendor about why this cell is either missing or has an incorrectly specified cell non-test function. Comparing this cell to the other cells that do not display this Warning, can be helpful to debug the issue.
Cell 'slbhb1' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'adiode' must have an output pin.
Cell 'slbhb4' is avoided.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slbhb4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'cload1' must have an output pin.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht4'
        : Specify the pin name which is an input pin and exist in the cell.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn2' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnln1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn4' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht1'
Warning : Library cell only has usable test_cell function. [LBR-66]
        : Cell 'slnhn1' can be used as a regular flop/latch by tying off its test pins, or as a scan flop/latch in 'muxed_scan' style.
Warning : The specified pin is invalid. [LBR-146]
        : Pin 'Z_reg' is used in data_in function, but does not exist in cell 'slnht2'
  Setting attribute of root '/': 'library' = tsl18fs120_scl_ff.lib
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'bh01d1/I' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'luhn_top_module' from file '/home/vlsi24/Desktop/EC1062DICDlab/project1/luhn_corrected-20250103T090944Z-001/luhn_corrected/luhn_topmodule.v'.
Warning : Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design. [CDFG-360]
        : Signal 'card_number' in module 'luhn_datapath' in file '/home/vlsi24/Desktop/EC1062DICDlab/project1/luhn_corrected-20250103T090944Z-001/luhn_corrected/luhn_datapath_corrected.v' on line 45.
        : Add missing reference signals in the sensitivity list or use '*' to add all the signals in the sensitivity list. Example : always @(a or b) (OR) always (*))
Warning : Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design. [CDFG-360]
        : Signal 'sum' in module 'luhn_datapath' in file '/home/vlsi24/Desktop/EC1062DICDlab/project1/luhn_corrected-20250103T090944Z-001/luhn_corrected/luhn_datapath_corrected.v' on line 45.
Warning : Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design. [CDFG-360]
        : Signal 'i' in module 'luhn_controller' in file '/home/vlsi24/Desktop/EC1062DICDlab/project1/luhn_corrected-20250103T090944Z-001/luhn_corrected/luhn_controller_corrected.v' on line 34.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'i[0]_125' in module 'luhn_controller'.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'i[1]_126' in module 'luhn_controller'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'i[2]_127' in module 'luhn_controller'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'i[3]_128' in module 'luhn_controller'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'in_0' in module 'luhn_controller'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'in_0' in module 'luhn_controller'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'in_0' in module 'luhn_controller'.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'in_0' in module 'luhn_controller'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[0][0]' in module 'luhn_datapath'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[0][1]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[0][2]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[0][3]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[1][0]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[1][1]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[1][2]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[1][3]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[2][0]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[2][1]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[2][2]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[2][3]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[3][0]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[3][1]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[3][2]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[3][3]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[4][0]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[4][1]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[4][2]' in module 'luhn_datapath'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'card_number[4][3]' in module 'luhn_datapath'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'luhn_top_module'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: luhn_top_module, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: luhn_top_module, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved input pins of 3 hierarchical instance(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = high
  Setting attribute of root '/': 'syn_map_effort' = high
  Setting attribute of root '/': 'syn_opt_effort' = high
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'in_0' in module 'luhn_controller'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'in_0' in module 'luhn_controller'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'in_0' in module 'luhn_controller'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'in_0' in module 'luhn_controller'.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 67.3 ps std_slew: 12.2 ps std_load: 5.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: luhn_top_module, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 tristate instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[0][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[0][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[0][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[0][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[1][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[1][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[1][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[1][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[2][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[2][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[2][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[2][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[3][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[3][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[3][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[3][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[4][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[4][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[4][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'datapath/card_number_reg[4][3]'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-12'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 105 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'luhn_top_module' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: luhn_top_module, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: luhn_top_module, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 2, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed datapath recasting (accepts: 1, rejects: 0, runtime: 0.262s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.007s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: luhn_top_module, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       2 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       1 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       1 |       0 |       262.00 | 
| hlo_clip_mux_input        |       1 |       0 |         7.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 4
mux_next_state_36_6 g12 mux_next_state_36_11 mux_next_state_38_26 
SOP DEBUG : Module= luhn_controller, Cluster= ctl_36_11, ctl= 3, Non-ctl= 4
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_36_11.
Number of non-ctl's : 1
dpr_mux_rem_66_20181 
SOP DEBUG : Module= luhn_datapath, Cluster= g20180, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster g20180.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'luhn_top_module':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'luhn_top_module'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_1'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_1_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_1_c0 in luhn_datapath: area: 5450313264 ,dp = 6 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_1_c1 in luhn_datapath: area: 5418686688 ,dp = 6 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c2 in luhn_datapath: area: 5418686688 ,dp = 6 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c3 in luhn_datapath: area: 5418686688 ,dp = 6 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c4 in luhn_datapath: area: 5418686688 ,dp = 6 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c5 in luhn_datapath: area: 5418686688 ,dp = 6 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c6 in luhn_datapath: area: 5418686688 ,dp = 6 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c7 in luhn_datapath: area: 5640072720 ,dp = 6 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_1_c6 in luhn_datapath: area: 5418686688 ,dp = 6 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 5418686688.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       5450313264         5418686688         5418686688         5418686688         5418686688         5418686688         5418686688         5640072720  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             5450313264 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             5450313264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5418686688 ( -0.58)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             5418686688 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in luhn_datapath: area: 4754528592 ,dp = 3 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in luhn_datapath: area: 3816273504 ,dp = 3 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in luhn_datapath: area: 3816273504 ,dp = 3 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in luhn_datapath: area: 3816273504 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in luhn_datapath: area: 3816273504 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in luhn_datapath: area: 3816273504 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in luhn_datapath: area: 3816273504 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in luhn_datapath: area: 8655139632 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_0_c6 in luhn_datapath: area: 3816273504 ,dp = 3 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3816273504.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       4754528592         3816273504         3816273504         3816273504         3816273504         3816273504         3816273504         8655139632  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             4754528592 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             4754528592 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( -7.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             4417178448 ( -7.10)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             4417178448 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             4375009680 ( -0.95)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3816273504 (-12.77)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             3816273504 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3816273504 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             3816273504 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3816273504 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             3816273504 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3816273504 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
Number of non-ctl's : 1
mux_i_36_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c7, Cluster= ctl_present_state_36_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_present_state_36_11_create.
Number of non-ctl's : 1
mux_i_36_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c1, Cluster= ctl_present_state_36_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_present_state_36_11_create.
Number of non-ctl's : 1
mux_i_36_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c2, Cluster= ctl_present_state_36_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_present_state_36_11_create.
Number of non-ctl's : 1
mux_i_36_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c3, Cluster= ctl_present_state_36_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_present_state_36_11_create.
Number of non-ctl's : 1
mux_i_36_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c4, Cluster= ctl_present_state_36_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_present_state_36_11_create.
Number of non-ctl's : 1
mux_i_36_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c5, Cluster= ctl_present_state_36_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_present_state_36_11_create.
Number of non-ctl's : 1
mux_i_36_11 
SOP DEBUG : Module= CDN_DP_region_0_0_c6, Cluster= ctl_present_state_36_11_create, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_present_state_36_11_create.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in luhn_controller: area: 590362752 ,dp = 2 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in luhn_controller: area: 221386032 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 221386032.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        590362752          221386032          221386032          221386032          221386032          221386032          221386032          221386032  
##>            WNS        +28129.90          +28129.90          +28129.90          +28129.90          +28129.90          +28129.90          +28129.90          +28129.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              590362752 (      )    28129.90 (        )             0 (        )              
##> rewrite                        START              748495632 (+26.79)    28116.30 (  -13.60)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END             1033134816 (+38.03)    28116.30 (   +0.00)             0 (       0)           0  
##>                                  END              590362752 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              590362752 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              590362752 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              590362752 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              590362752 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +1.79)    28129.90 (   +0.00)             0 (       0)           0  
##>                                  END              600904944 ( +1.79)    28129.90 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>                                  END              600904944 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              242470416 (-59.65)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              221386032 ( -8.70)    28129.90 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              221386032 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              221386032 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              221386032 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              221386032 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>create_score                    START              221386032 ( +0.00)    28129.90 (   +0.00)             0 (       0)              
##>                                  END              221386032 ( +0.00)    28129.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'luhn_top_module'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: luhn_top_module, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: luhn_top_module, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'controller/i_reg[0]21'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: luhn_top_module, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.014s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        14.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                   Message Text                                                                                    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    4 |Processing multi-dimensional arrays.                                                                                                                                               |
| CDFG-359    |Info    |    1 |Building ChipWare component.                                                                                                                                                       |
| CDFG-360    |Warning |    3 |Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design.                                        |
|             |        |      |Add missing reference signals in the sensitivity list or use '*' to add all the signals in the sensitivity list. Example : always @(a or b) (OR) always (*))                       |
| CDFG-372    |Info    |   10 |Bitwidth mismatch in assignment.                                                                                                                                                   |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments |
|             |        |      | inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any     |
|             |        |      | bitwidth mismatch that appears in this implicit assignment.                                                                                                                       |
| CDFG-479    |Info    |    4 |Constant relational expression.                                                                                                                                                    |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                             |
| CDFG-738    |Info    |    1 |Common subexpression eliminated.                                                                                                                                                   |
| CDFG-739    |Info    |    1 |Common subexpression kept.                                                                                                                                                         |
| CDFG-769    |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                               |
| CDFG2G-616  |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                                                   |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                                          |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                   |
|             |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.                                                                             |
| CDFG2G-622  |Warning |  108 |Signal or variable has multiple drivers.                                                                                                                                           |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                 |
| CWD-19      |Info    |   53 |An implementation was inferred.                                                                                                                                                    |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                         |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                    |
| DPOPT-3     |Info    |    3 |Implementing datapath configurations.                                                                                                                                              |
| DPOPT-4     |Info    |    3 |Done implementing datapath configurations.                                                                                                                                         |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                      |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                |
| ELAB-2      |Info    |    3 |Elaborating Subdesign.                                                                                                                                                             |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                           |
| ELABUTL-125 |Warning |    8 |Undriven signal detected.                                                                                                                                                          |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                                        |
| ELABUTL-130 |Info    |    4 |Undriven signal detected.                                                                                                                                                          |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                                       |
| ELABUTL-132 |Info    |    1 |Unused instance port.                                                                                                                                                              |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                       |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s)                                                                       |
|             |        |      | . To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'.                                                                                                    |
| GB-6        |Info    |    3 |A datapath component has been ungrouped.                                                                                                                                           |
| GLO-12      |Info    |  105 |Replacing a flip-flop with a logic constant 0.                                                                                                                                     |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the       |
|             |        |      | complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                            |
| GLO-15      |Info    |    1 |Replacing a latch with a logic constant 1.                                                                                                                                         |
|             |        |      |This optimization was enabled by the root attribute 'optimize_constant_latches'.                                                                                                   |
| GLO-34      |Info    |    3 |Deleting instances not driving any primary outputs.                                                                                                                                |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the    |
|             |        |      | list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the |
|             |        |      | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                      |
| GLO-42      |Info    |    3 |Equivalent sequential instances have been merged.                                                                                                                                  |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute  |
|             |        |      | to 'false'.                                                                                                                                                                       |
| GLO-51      |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                     |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to     |
|             |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                       |
| LBR-9       |Warning |    4 |Library cell has no output pins defined.                                                                                                                                           |
|             |        |      |Add the missing output pin(s)                                                                                                                                                      |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is   |
|             |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it  |
|             |        |      | will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The    |
|             |        |      | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                    |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                                |
| LBR-40      |Info    |    1 |An unsupported construct was detected in this library.                                                                                                                             |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                  |
| LBR-41      |Info    |    9 |An output library pin lacks a function attribute.                                                                                                                                  |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.        |
| LBR-66      |Warning |    9 |Library cell only has usable test_cell function.                                                                                                                                   |
|             |        |      |This library has a valid test_cell function, but its regular cell function is either missing or not completely understood (for example, cell has a state_table construct)          |
|             |        |      | . Consult your library vendor about why this cell is either missing or has an incorrectly specified cell non-test function. Comparing this cell to the other cells that do not    |
|             |        |      | display this Warning, can be helpful to debug the issue.                                                                                                                          |
| LBR-77      |Info    |  117 |Automatically disabling a scan-only combinational arc.                                                                                                                             |
|             |        |      |The library cell is sequential and it has a combinational arc involving at least one pin that is only used in scan mode.  You can enable such arcs by setting root-level attribute |
|             |        |      | 'ignore_scan_combinational_arcs' to false, but that will deem the cell unusable.                                                                                                  |
| LBR-146     |Warning |    3 |The specified pin is invalid.                                                                                                                                                      |
|             |        |      |Specify the pin name which is an input pin and exist in the cell.                                                                                                                  |
| LBR-155     |Info    |  171 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                           |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                                                    |
| LBR-158     |Warning |    1 |Libcell will be treated as a timing model.                                                                                                                                         |
|             |        |      |Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.                                                                                              |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                         |
| LBR-162     |Info    |  142 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                            |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                           |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                                               |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)    |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                     |
| LBR-525     |Warning |    3 |Missing clock pin in the sequential cell.                                                                                                                                          |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to       |
|             |        |      | 'true' or that the clock pin has a 'clocked_on' attribute.                                                                                                                        |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                       |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                      |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                          |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                                       Message Text                                                                                        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    4 |A datapath component has been ungrouped.                                                                                                                                                   |
| GLO-51 |Info |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                             |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You |
|        |     |      | can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                           |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   854 ps
Target path end-point (Pin: controller_present_state_reg[0]/d)

Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26501'.
        : For the preserved net, ungroup prefix string is used only during name conflict.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26502'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26503'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26504'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26505'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26506'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26507'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26508'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26509'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26510'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26511'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26512'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26513'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26514'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26515'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26516'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26517'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26518'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26519'.
Warning : Preserved net is not renamed during ungroup. [TUI-75]
        : Net: 'n_26520'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TUI-75'.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   100        4        100.0
Excluded from State Retention     100        4        100.0
    - Will not convert            100        4        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     100        4        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 3.702235999999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) | 100.0(100.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) | 100.0(100.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      1318     32860       499
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       713     20335       499
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'luhn_top_module' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 67.3 ps std_slew: 12.2 ps std_load: 5.8 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'luhn_top_module' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) | 100.0( 75.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 25.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) | 100.0( 75.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 25.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 328 combo usable cells and 153 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   854 ps
Target path end-point (Pin: controller_present_state_reg[0]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                13748        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               854    28166             30000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   569 ps
Target path end-point (Pin: datapath_card_number_reg[15][3]190/D (dfnrq1/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                    Message Text                                                                                      |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51   |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                        |
|          |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to        |
|          |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                          |
| PA-7     |Info    |   12 |Resetting power analysis results.                                                                                                                                                     |
|          |        |      |All computed switching activities are removed.                                                                                                                                        |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                          |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                                                                    |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                                                              |
| TUI-75   |Warning |   96 |Preserved net is not renamed during ungroup.                                                                                                                                          |
|          |        |      |For the preserved net, ungroup prefix string is used only during name conflict.                                                                                                       |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               13670        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               569    28166             30000 


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                   100        4        100.0
Excluded from State Retention     100        4        100.0
    - Will not convert            100        4        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded     100        4        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.075019000000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) |  77.5( 60.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 20.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:01(00:00:01) |  22.5( 20.0) |   19:05:13 (Jan03) |  808.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/luhn_top_module/fv_map.fv.json' for netlist 'fv/luhn_top_module/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/luhn_top_module/rtl_to_fv_map.do~.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/luhn_top_module/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9980250000000002
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) |  64.1( 50.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 16.7) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:01(00:00:01) |  18.6( 16.7) |   19:05:13 (Jan03) |  808.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:01) |  17.3( 16.7) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.00292699999999968
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) |  64.1( 50.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 16.7) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:01(00:00:01) |  18.6( 16.7) |   19:05:13 (Jan03) |  808.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:01) |  17.3( 16.7) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/luhn_top_module ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) |  64.1( 50.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 16.7) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:01(00:00:01) |  18.6( 16.7) |   19:05:13 (Jan03) |  808.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:01) |  17.3( 16.7) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 13369        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                13369        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  13369        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0026410000000005596
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) |  64.2( 50.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 16.7) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:01(00:00:01) |  18.6( 16.7) |   19:05:13 (Jan03) |  808.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:01) |  17.3( 16.7) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:08 (Jan03) |  499.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:03(00:00:03) |  64.2( 50.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:11 (Jan03) |  499.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:01) |   0.0( 16.7) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:12 (Jan03) |  499.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:08) |  00:00:01(00:00:01) |  18.6( 16.7) |   19:05:13 (Jan03) |  808.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:01) |  17.3( 16.7) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |  -0.0(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:05:14 (Jan03) |  808.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       713     20335       499
##>M:Pre Cleanup                        0         -         -       713     20335       499
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       425     13368       808
##>M:Const Prop                         0     28166         0       425     13368       808
##>M:Cleanup                            0     28166         0       425     13368       808
##>M:MBCI                               0         -         -       425     13368       808
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'luhn_top_module'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'luhn_top_module' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 13369        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                13369        0         0         0        0        0
 simp_cc_inputs            13366        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 13366        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                13366        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  13366        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  13366        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 13366        0         0         0        0        0
 undup                     13353        0         0         0        0        0
 merge_bi                  13347        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         2  (        0 /        0 )  0.01
        io_phase         5  (        0 /        0 )  0.01
       gate_comp         4  (        0 /        0 )  0.01
       gcomp_mog         4  (        0 /        0 )  0.01
       glob_area        34  (        0 /       34 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                13347        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  13347        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  13347        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 13347        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         5  (        0 /        0 )  0.01
       gate_comp         4  (        0 /        0 )  0.01
       gcomp_mog         4  (        0 /        0 )  0.01
       glob_area        34  (        0 /       34 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                13347        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  13347        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                                     Message Text                                                                                      |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                                                          |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                                                 |
| CFM-212 |Info    |    1 |Forcing flat compare.                                                                                                                                                                  |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                                                       |
| GLO-51  |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                                         |
|         |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. |
|         |        |      | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                                                                                                                      |
|         |        |      |All computed switching activities are removed.                                                                                                                                         |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                                                          |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                                              |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'luhn_top_module'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : luhn_top_module
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: power.rep
1
Encountered problems processing file: script.tcl
WARNING: This version of the tool is 925 days old.
legacy_genus:/> exit

Lic Summary:
[19:07:15.091410] Cdslmd servers: cadence-c2s
[19:07:15.091424] Feature usage summary:
[19:07:15.091424] Genus_Synthesis

Normal exit.