// Seed: 1284323857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(),
      .id_1(1'b0),
      .id_2(id_4 << 1 - id_4),
      .id_3(id_5 == 1),
      .id_4(1),
      .id_5(id_2),
      .id_6(1),
      .id_7(1),
      .id_8(id_3 - 1)
  );
  assign id_5 = id_3;
  wire id_7;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_6;
  id_7(
      .id_0(id_2), .id_1(""), .id_2(!id_1), .id_3(1), .id_4(id_6), .id_5(~id_2), .id_6(1)
  ); module_0(
      id_4, id_6, id_6, id_3, id_6
  );
endmodule
