{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559735961296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559735961301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:59:20 2019 " "Processing started: Wed Jun 05 21:59:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559735961301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1559735961301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HDMI_OUT -c HDMI_OUT " "Command: quartus_sta HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1559735961301 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1559735961462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1559735962455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1559735962455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735962514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735962514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HDMI_OUT.sdc " "Synopsys Design Constraints File file not found: 'HDMI_OUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1559735963109 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735963110 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name _clock_50 _clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name _clock_50 _clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559735963111 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559735963111 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1559735963111 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559735963111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735963111 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_config:i2c_config\|counter:counter_100khz\|TC_out I2C_config:i2c_config\|counter:counter_100khz\|TC_out " "create_clock -period 1.000 -name I2C_config:i2c_config\|counter:counter_100khz\|TC_out I2C_config:i2c_config\|counter:counter_100khz\|TC_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1559735963112 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559735963112 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735963113 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735963113 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735963113 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559735963113 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1559735963114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559735963135 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1559735963136 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559735963146 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559735963175 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559735963175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.228 " "Worst-case setup slack is -3.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.228            -173.674 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -3.228            -173.674 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.532               0.000 _clock_50  " "   15.532               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.701               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   35.701               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735963181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.364               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.757               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 _clock_50  " "    0.818               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735963201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735963240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735963246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -63.297 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -0.538             -63.297 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.715               0.000 _clock_50  " "    8.715               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.140               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.140               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735963252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735963252 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559735963271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559735963310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559735965305 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735965417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735965417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735965417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559735965417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559735965435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559735965445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559735965445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.271 " "Worst-case setup slack is -3.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.271            -170.228 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -3.271            -170.228 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.184               0.000 _clock_50  " "   15.184               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.695               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   35.695               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735965451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.344               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.752               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 _clock_50  " "    0.913               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735965458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735965464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735965470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -62.335 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -0.538             -62.335 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.735               0.000 _clock_50  " "    8.735               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.055               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.055               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735965474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735965474 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1559735965491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1559735965752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1559735966606 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735966671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735966671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735966671 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559735966671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559735966689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559735966691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559735966691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.344 " "Worst-case setup slack is -1.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344             -65.165 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -1.344             -65.165 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.501               0.000 _clock_50  " "   17.501               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.724               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   37.724               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735966696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.179               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.294               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 _clock_50  " "    0.305               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735966703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735966708 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735966713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.080 " "Worst-case minimum pulse width slack is 0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.080               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.727               0.000 _clock_50  " "    8.727               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.419               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.419               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735966718 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1559735966734 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735966892 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735966892 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1559735966892 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1559735966892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1559735966910 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1559735966911 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1559735966911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.098 " "Worst-case setup slack is -1.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098             -50.118 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "   -1.098             -50.118 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.649               0.000 _clock_50  " "   17.649               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.907               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   37.907               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735966916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.169               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.238               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 _clock_50  " "    0.290               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735966923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735966928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1559735966934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.116 " "Worst-case minimum pulse width slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out  " "    0.116               0.000 I2C_config:i2c_config\|counter:counter_100khz\|TC_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.325               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.716               0.000 _clock_50  " "    8.716               0.000 _clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.408               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   19.408               0.000 i_output\|clock_25\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1559735966940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1559735966940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559735968480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1559735968480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559735968574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:59:28 2019 " "Processing ended: Wed Jun 05 21:59:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559735968574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559735968574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559735968574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1559735968574 ""}
