Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RAM.v" in library work
Compiling verilog file "ledDecoder.v" in library work
Module <RAM> compiled
Compiling verilog file "Controller.v" in library work
Module <ledDecoder> compiled
Module <Controller> compiled
No errors in compilation
Analysis of file <"Controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Controller> in library <work> with parameters.
	INITADDR = "00"
	INPUTDATA = "01"
	READDATA = "10"

Analyzing hierarchy for module <ledDecoder> in library <work>.

Analyzing hierarchy for module <RAM> in library <work> with parameters.
	t_AA = "00000000000000000000000000001111"
	t_H = "00000000000000000000000000000101"
	t_PWE1 = "00000000000000000000000000001100"
	t_PWE2 = "00000000000000000000000000001010"
	t_SA = "00000000000000000000000000001010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Controller>.
	INITADDR = 2'b00
	INPUTDATA = 2'b01
	READDATA = 2'b10
WARNING:Xst:2725 - "Controller.v" line 60: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Controller.v" line 68: Size mismatch between case item and case selector.
WARNING:Xst:916 - "Controller.v" line 71: Delay is ignored for synthesis.
WARNING:Xst:2725 - "Controller.v" line 85: Size mismatch between case item and case selector.
WARNING:Xst:916 - "Controller.v" line 87: Delay is ignored for synthesis.
Module <Controller> is correct for synthesis.
 
Analyzing module <ledDecoder> in library <work>.
Module <ledDecoder> is correct for synthesis.
 
Analyzing module <RAM> in library <work>.
	t_AA = 32'sb00000000000000000000000000001111
	t_H = 32'sb00000000000000000000000000000101
	t_PWE1 = 32'sb00000000000000000000000000001100
	t_PWE2 = 32'sb00000000000000000000000000001010
	t_SA = 32'sb00000000000000000000000000001010
	Enabling task <RAM_READ>.
WARNING:Xst:916 - "RAM.v" line 62: Delay is ignored for synthesis.
	Enabling task <RAM_WRITE>.
WARNING:Xst:916 - "RAM.v" line 72: Delay is ignored for synthesis.
WARNING:Xst:916 - "RAM.v" line 73: Delay is ignored for synthesis.
Module <RAM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <data_o> in unit <RAM> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamWE> in unit <RAM> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ledDecoder>.
    Related source file is "ledDecoder.v".
    Found 16x7-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <ledDecoder> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "RAM.v".
WARNING:Xst:1305 - Output <RamEN> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <w_finished> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <r_finished> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <RamOE>.
    Found 16-bit tristate buffer for signal <data_o>.
    Found 18-bit register for signal <addrBuf>.
    Found 16-bit tristate buffer for signal <dataBuf>.
    Found 16-bit register for signal <Mtridata_dataBuf>.
    Found 1-bit register for signal <Mtrien_dataBuf>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <RAM> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "Controller.v".
WARNING:Xst:646 - Signal <outputValue<15:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <currAddr>.
    Found 16-bit register for signal <currValue>.
    Found 16-bit register for signal <ledLight>.
    Found 4-bit register for signal <number>.
    Found 16-bit comparator not equal for signal <number$cmp_ne0000> created at line 78.
    Found 4-bit adder for signal <number$share0000> created at line 59.
    Found 16-bit adder for signal <old_currAddr_2$add0000> created at line 92.
    Found 1-bit register for signal <ram_trigger>.
    Found 1-bit register for signal <read>.
    Found 16-bit register for signal <startAddr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  70 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Controller> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 4
 16-bit register                                       : 5
 18-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator not equal                           : 1
# Tristates                                            : 17
 1-bit tristate buffer                                 : 16
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <c_state/FSM> on signal <c_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
INFO:Xst:2261 - The FF/Latch <addrBuf_1> in Unit <ram> is equivalent to the following 16 FFs/Latches, which will be removed : <addrBuf_2> <addrBuf_3> <addrBuf_4> <addrBuf_5> <addrBuf_6> <addrBuf_7> <addrBuf_8> <addrBuf_9> <addrBuf_10> <addrBuf_11> <addrBuf_12> <addrBuf_13> <addrBuf_14> <addrBuf_15> <addrBuf_16> <addrBuf_17> 
WARNING:Xst:1426 - The value init of the FF/Latch RamOE hinder the constant cleaning in the block ram.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <addrBuf_1> (without init value) has a constant value of 0 in block <ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <addrBuf<17:1>> (without init value) have a constant value of 0 in block <RAM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 89
 Flip-Flops                                            : 89
# Comparators                                          : 1
 16-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch RamOE hinder the constant cleaning in the block RAM.
   You should achieve better results by setting this init to 0.

Optimizing unit <Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 0.
FlipFlop ram/Mtrien_dataBuf has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 106
 Flip-Flops                                            : 106

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controller.ngr
Top Level Output File Name         : Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 78

Cell Usage :
# BELS                             : 186
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 17
#      LUT2_D                      : 1
#      LUT2_L                      : 8
#      LUT3                        : 24
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 64
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 23
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 106
#      FD                          : 33
#      FDC                         : 6
#      FDE                         : 67
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 17
#      OBUF                        : 44
#      OBUFT                       : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                       72  out of   8672     0%  
 Number of Slice Flip Flops:             72  out of  17344     0%  
 Number of 4 input LUTs:                136  out of  17344     0%  
 Number of IOs:                          78
 Number of bonded IOBs:                  78  out of    250    31%  
    IOB Flip Flops:                      34
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 72    |
ram_trigger                        | NONE(ram/addrBuf)      | 34    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST_inv(RST_inv1_INV_0:O)          | NONE(c_state_FSM_FFd1) | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.588ns (Maximum Frequency: 151.791MHz)
   Minimum input arrival time before clock: 4.950ns
   Maximum output required time after clock: 6.230ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.588ns (frequency: 151.791MHz)
  Total number of paths / destination ports: 827 / 72
-------------------------------------------------------------------------
Delay:               6.588ns (Levels of Logic = 10)
  Source:            currAddr_1 (FF)
  Destination:       currAddr_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: currAddr_1 to currAddr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  currAddr_1 (currAddr_1)
     LUT1:I0->O            1   0.704   0.000  Madd_old_currAddr_2_add0000_cy<1>_rt (Madd_old_currAddr_2_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_old_currAddr_2_add0000_cy<1> (Madd_old_currAddr_2_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_currAddr_2_add0000_cy<2> (Madd_old_currAddr_2_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_currAddr_2_add0000_cy<3> (Madd_old_currAddr_2_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_currAddr_2_add0000_cy<4> (Madd_old_currAddr_2_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_old_currAddr_2_add0000_cy<5> (Madd_old_currAddr_2_add0000_cy<5>)
     XORCY:CI->O           1   0.804   0.595  Madd_old_currAddr_2_add0000_xor<6> (old_currAddr_2_add0000<6>)
     LUT3:I0->O            1   0.704   0.000  currAddr_mux0000<6>110_F (N80)
     MUXF5:I0->O           2   0.321   0.451  currAddr_mux0000<6>110 (N10)
     LUT4:I3->O            1   0.704   0.000  ledLight_mux0000<15>1 (ledLight_mux0000<15>)
     FDE:D                     0.308          ledLight_15
    ----------------------------------------
    Total                      6.588ns (4.836ns logic, 1.752ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 130 / 130
-------------------------------------------------------------------------
Offset:              4.950ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       startAddr_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to startAddr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.218   1.439  RST_IBUF (RST_IBUF)
     LUT2:I0->O           16   0.704   1.034  currValue_and00001 (currValue_and0000)
     FDE:CE                    0.555          currValue_0
    ----------------------------------------
    Total                      4.950ns (2.477ns logic, 2.473ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ram_trigger'
  Total number of paths / destination ports: 34 / 18
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            ram/RamOE (FF)
  Destination:       Ram1OE (PAD)
  Source Clock:      ram_trigger rising

  Data Path: ram/RamOE to Ram1OE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  ram/RamOE (ram/RamOE)
     OBUF:I->O                 3.272          Ram1OE_OBUF (Ram1OE)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 44 / 23
-------------------------------------------------------------------------
Offset:              6.230ns (Levels of Logic = 2)
  Source:            number_0 (FF)
  Destination:       Led<5> (PAD)
  Source Clock:      CLK rising

  Data Path: number_0 to Led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.591   1.243  number_0 (number_0)
     LUT4:I0->O            1   0.704   0.420  showLed/Mrom_out41 (Led_4_OBUF)
     OBUF:I->O                 3.272          Led_4_OBUF (Led<4>)
    ----------------------------------------
    Total                      6.230ns (4.567ns logic, 1.663ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.99 secs
 
--> 

Total memory usage is 274412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    5 (   0 filtered)

