<map id="PortElement.hpp" name="PortElement.hpp">
<area shape="rect" id="node2" href="$df/d7d/Event_8hpp.html" title="Event.hpp" alt="" coords="413,80,491,107"/>
<area shape="rect" id="node7" href="$d8/d2c/Generic_8hpp.html" title="Main torc::generic namespace header. " alt="" coords="493,304,584,331"/>
<area shape="rect" id="node30" href="$de/da8/PortElement_8cpp.html" title="PortElement.cpp" alt="" coords="880,80,996,107"/>
<area shape="rect" id="node31" href="$d6/d12/PortList_8hpp.html" title="PortList.hpp" alt="" coords="763,80,855,107"/>
<area shape="rect" id="node3" href="$dc/d4b/ObjectVisitor_8hpp.html" title="ObjectVisitor.hpp" alt="" coords="515,155,636,181"/>
<area shape="rect" id="node17" href="$d7/d9f/Event_8cpp.html" title="Event.cpp" alt="" coords="413,155,491,181"/>
<area shape="rect" id="node18" href="$d9/d81/ForbiddenEvent_8cpp.html" title="ForbiddenEvent.cpp" alt="" coords="72,155,207,181"/>
<area shape="rect" id="node19" href="$df/d1f/ObjectFactory_8hpp.html" title="ObjectFactory.hpp" alt="" coords="746,155,872,181"/>
<area shape="rect" id="node29" href="$df/db5/PathDelay_8cpp.html" title="PathDelay.cpp" alt="" coords="231,155,336,181"/>
<area shape="rect" id="node4" href="$d1/d1b/Decompiler_8hpp.html" title="Decompiler.hpp" alt="" coords="678,229,788,256"/>
<area shape="rect" id="node14" href="$df/d01/ObjectVisitor_8cpp.html" title="ObjectVisitor.cpp" alt="" coords="379,229,500,256"/>
<area shape="rect" id="node15" href="$df/d48/VerilogExporterVisitor_8hpp.html" title="Header for the VerilogExporterVisitor class. " alt="" coords="5,229,176,256"/>
<area shape="rect" id="node5" href="$d7/d8c/Decompiler_8cpp.html" title="Decompiler.cpp" alt="" coords="609,304,719,331"/>
<area shape="rect" id="node6" href="$d4/d2b/Om1UnitTest_8cpp.html" title="Unit test for the generic object model class. " alt="" coords="743,304,867,331"/>
<area shape="rect" id="node8" href="$d1/d4e/EdifFlattener_8cpp.html" title="Source for the EDIF flattener. " alt="" coords="739,379,857,405"/>
<area shape="rect" id="node9" href="$da/d89/EdifObfuscator_8cpp.html" title="Source for the EDIF obfuscator. " alt="" coords="261,379,392,405"/>
<area shape="rect" id="node10" href="$d0/d94/GenericExample_8cpp.html" title="Example program to read in an EDIF file, do something with it, and write it back out. " alt="" coords="417,379,556,405"/>
<area shape="rect" id="node11" href="$d5/de2/VerilogExample_8cpp.html" title="Example program to read in a structural Verilog file and write it back out. " alt="" coords="581,379,715,405"/>
<area shape="rect" id="node12" href="$db/d5b/VerilogExporter_8cpp.html" title="Source for the VerilogExporter class. " alt="" coords="76,379,209,405"/>
<area shape="rect" id="node13" href="$d7/d0b/VerilogImporter_8cpp.html" title="Source for the VerilogImporter class. " alt="" coords="1078,379,1212,405"/>
<area shape="rect" id="node16" href="$db/dd4/VerilogExporterVisitor_8cpp.html" title="Source for the VerilogExporterVisitor class. " alt="" coords="128,304,299,331"/>
<area shape="rect" id="node20" href="$df/ddb/Cloning_8hpp.html" title="Cloning.hpp" alt="" coords="1425,229,1513,256"/>
<area shape="rect" id="node23" href="$d0/df1/Parser_8cc.html" title="Parser.cc" alt="" coords="1085,304,1161,331"/>
<area shape="rect" id="node24" href="$df/d32/ObjectFactory_8cpp.html" title="ObjectFactory.cpp" alt="" coords="813,229,939,256"/>
<area shape="rect" id="node25" href="$d6/d95/PortRefCreator_8hpp.html" title="PortRefCreator.hpp" alt="" coords="1015,229,1147,256"/>
<area shape="rect" id="node27" href="$d9/d8d/VerilogImporterVisitor_8hpp.html" title="Header for the VerilogImporterVisitor class. " alt="" coords="1223,229,1393,256"/>
<area shape="rect" id="node21" href="$d6/d0c/Cloning_8cpp.html" title="Cloning.cpp" alt="" coords="1433,304,1521,331"/>
<area shape="rect" id="node22" href="$d3/d67/Flattening_8cpp.html" title="Flattening.cpp" alt="" coords="1546,304,1648,331"/>
<area shape="rect" id="node26" href="$d9/d7d/PortBundleReference_8cpp.html" title="PortBundleReference.cpp" alt="" coords="891,304,1060,331"/>
<area shape="rect" id="node28" href="$d2/d51/VerilogImporterVisitor_8cpp.html" title="Source for the VerilogImporterVisitor class. " alt="" coords="1187,304,1357,331"/>
<area shape="rect" id="node32" href="$d3/dd1/InterfaceJoinedInfo_8cpp.html" title="InterfaceJoinedInfo.cpp" alt="" coords="897,155,1055,181"/>
<area shape="rect" id="node33" href="$d1/ddf/LogicalResponse_8cpp.html" title="LogicalResponse.cpp" alt="" coords="1079,155,1225,181"/>
<area shape="rect" id="node34" href="$dd/dcc/generic_2Net_8cpp.html" title="Net.cpp" alt="" coords="1249,155,1316,181"/>
<area shape="rect" id="node35" href="$d3/d6b/PortList_8cpp.html" title="PortList.cpp" alt="" coords="1341,155,1432,181"/>
</map>
