  2
提高了使用在晶片雙向傳輸通訊應用面上，其
各式不同的規格被發展於實現高速 I/O 與單
一龐大積體電路的發展之共同理論，建構一個
高速 I/O 單元以符合不同規格需求，儼然成
為一個具有吸引力的設計論點。另外，隨著 
VLSI 製 程 上 的 進 步 ， 以 及  SOC 
(System-on-Chip)之單一系統晶片整合的趨
勢，邏輯閘延遲 (Gate Delay)因元件 (Device)
尺寸的縮小 (Scale down)而減小；而 IC 內部
的連接線 (Interconnection)卻隨著 IC 變大而
變長。且隨著製程的進步，連接線之線寬變
窄，反而造成更大的連接線延遲 (Interconnect 
Delay)，使得整個晶片的延遲 (Delay Time)
將被連接線延遲所主宰。因此可透過製程上的
改進，跟利用電路技巧來改善連接線所造成的
延遲。在晶片間傳輸中，雙向同步傳輸
(bidirectional)的技術是受到大家的注意的，因
為有同時傳輸及接收的功能，所以可有效的將
傳輸線頻寬提高兩倍，和減少傳輸線的數目，
進而減少 pin 腳，使得晶片的成本可以大大的
降低。此種電路架構不需額外的時脈控制，使
得電路架構可以更為簡單化，並且減少了晶片
的成本。也因為電路不需時脈控制，所以兩晶
片在傳輸時，不會因為兩晶片在時脈不同步
時，導致訊號判斷錯誤。 
 
三、 研究方法及成果 
3.1 設計原理、方法、架構 
 
圖 1 為本計劃所實現的 Proposed current-mode 
transceiver with impedance matching 電路架構
圖。此新式的同步雙向傳輸電路，透過一個差
動電流式傳輸器，阻抗匹配電路，以及由 TIA 
和 comparator 所構成的 current sensing 接收器
來實現電路。 
 
 
圖 1 Proposed current-mode transceiver with 
impedance matching. 
 
A. Circuit diagram of the Transmitter 
 
圖 2 為此計畫所提出的新式傳輸電路。此
傳輸器透過 PMOS common source 開關，以減
少開關上的 VGS對傳輸線上電壓的影響，因此
可以固定金屬連線上的電流。因為開關的
source 端為 source follower 的型態，等同於
level shift 的架構，所以可以將 VDS 維持為定
值。當(Tx1, Tx2) 為 (0,0)，因為 PMOS 開關
被關閉，從傳輸電路流出的電流為零，所以不
管是傳輸線上或是 diode-connected MOS 上都
沒有電流流過。若是(Tx1, Tx2) 為 (1,1)，所
有的電流都流往接收電路，但因為兩邊的接收
電路都有著等量的電流，所以傳輸線可等效成
短路。 
當(Tx1, Tx2)為(0, 1)或是(1, 0)時，表示阻
抗匹配，所以流往傳輸器和連接線上的電流相
等為 0.5I。此時電流可以表示成 Eq.(1) :  
 
IX=IY= 0.5(Tx1b+Tx2b)I                 (1) 
 
其中 IX和 IY為 transmitter A 和 transmitter 
B 所得到的電流，Tx1 和 Tx2 為輸入訊號二元
碼，可能為 0 或 1。而電流 I 為單位電流，因
此在線上流過的電流 IZ可以被表示成 Eq.(2) : 
 
IZ = 0.5(Tx1b-Tx2b)I                  (2) 
 
  4
 
 
圖 4  (a) Conceptual diagram of the impedance 
matching, (b) Waveform of impedance matching 
 
C. the proposed impedance matching mechanism 
 
 
圖 5 Circuit diagram of the proposed impedance 
matching mechanism 
 
圖 5 為新式阻抗匹配電路。當 Case(1,0)
時，對於傳輸器 A，switch S1 被啟動，而 S3
被關閉。而對於傳輸器 B，S2 被關閉，S4 被
啟動。因此在傳輸器 A 的輸入阻抗為
131 /1)||( gmrdsR S + ，當 S3 關閉時等效約為
11 /1 gmR + 。而從傳輸器 A 往外看的等效阻抗為
242 /1)||( gmrdsRR SW ++ ，當 rdsS4 非常小時，阻抗
約為 24 /1 gmrdsR SW ++ ，基於將阻抗最小化，開
關 S3 和 S4 的尺寸就必須較大。 
 
以上的狀態可以利用以下的公式來說
明，當 :  
 YX III +=                        
透過 KCL 公式可得 :  
 BW
DS
A
DS
RgmR
V
gmR
VI ++++= 2
1
1
1
11  (7) 
而 
 13 || RrdsR SA =  and 24 || RrdsR SB =  (8) 
將 Eq.(7)帶入 Eq.(6)可得 Eq.(8) 
 
BW
DSDS
RgmgmR
V
gmR
V
I +−+++≅ `/1/11 1
1
11
1
      (9) 
1/gm` 為 M1 和 M2 之間的誤差，而且
`/1/1/1 21 gmgmgm += ，因此只要數位控制電阻值
為 `/1 gmRR BW −+ ，電流值 IX = IY = 0.5I，就可
以將達到阻抗匹配。 
 
C. N-bits SAR counter based impedance 
matching 
 
新式的適應性阻抗匹配電路由三個主要
子電路所構成 : 低阻抗值開關的數位控制
CMOS 電阻，dual threshold current comparator
以及 n-bit SAR 計數器。如圖 6 所示，透過許
多不同並連連接的元件尺寸來構成數位控制
式電阻，而 MSB 控制著最小的電阻值，LSB
控制最大電阻值。但是整體電路的解析度由計
數器的 bit 數決定，Bit 數越多也代表著解析度
的增加。 
 
  6
 
為了驗證此新式傳輸器的功能是否正確，必
須利用 NRZ random pattern data 當作傳輸的訊
號，並且檢視輸出時的 eye diagram，以證明電
路的效能。所以利用 pseudo-random bit 
sequence (PRBS)產生器來產生 27-1 test pattern
來證明此新式雙向傳輸電路的效能、Eye 
diagram 和 bit-error rate (BER)。因為要驗證整
體傳輸器的功能，BER tester 必須包含在晶片
當中。所以 BER 就可以透過比較接收器的 bit 
sequence 輸出與已知的 reference bit sequence
來得到正確與否。圖 11 顯示內建的 BERT 電
路架構。一連串的位元資料 DataA 經由 PRBS 
A 所產生，並且送入傳輸器 B 之中，因此接收
到的 DataA`透過一個 XOR 閘來和 reference 位
元資料 DataA 做比較。此兩個訊號在比較前，
必須先透過相同的時脈訊號來同步。當位元有
錯誤時，ErrA 和 ErrB 就會產生錯誤脈波。接
著透過計數器來對此錯誤脈波計數，就可以知
道總共有多少接收到的錯誤位元。而 BER 可
以由以下公式所表示 bitsdtransmitteTotal
bitsErrorBER
 
 =
。 
 
 
圖 11 Block diagram of the built-in BERT 
 
圖 12 說明了在資料速率為 1.6Gbps 時，傳
輸電流 I，功率耗損，和延遲之間的關係。如
圖 12 所示，當大電流提供較佳的驅動能力時，
延遲時間和電流是反比關係。但是增加了電流
也增加了傳輸器與接收器的功率消耗。然而傳
輸器的功率損耗對於傳輸線長是不相關的。圖
13 顯示相同的 power delay product。 
 
 
圖 12 Power of the transmitter and delay over 
different values of the unit current at 1.6Gbps 
 
 
圖 13 Power delay product over different 
values of unit current at 1.6Gbps 
 
  8
architecture 
TABLE 2 為本研究之重要規格。透過比較
規格可以得知本研究在(Intra-Chip)的條件
下，可以達到最高的傳輸資料速率為
3.5Gb/s，而在(Inter Chip)時，最高速率達到了
3.7Gb/s。 
 
TABLE2 規格與相關文獻規格表 
 
 
 
 
3.3 佈局 
Technology        : 0.18um Mixed Signal 
   1P6M 
Package           : NO 
Chip Size          : 0.7 x 0.5mm2 
Transistor/Gate Count :  
Power Dissipation    : 9.8mW@3.5Gb/s 
                    12.2mW@3.7Gb/s 
 
Max. Frequency     : Intra-Chip : 3.5Gb/s 
                   Inter Chip : 3.7Gb/s 
 
圖 18 為 Current-Mode Bidirectional 
Transceiver with Impedance Matching 電路之照
像圖，以 TSMC 0.18um 1P6M CMOS 製程實
現，晶片面積 0.7*0.5 mm2 
 
 
圖 18 Current-Mode Bidirectional Transceiver 
with Impedance Matching 之晶片照像圖 
 
 
圖 19 Block diagram of the modified PRBS 
generator. 
 
 
圖 20 Equivalent model of metal-3 wire with 
shielding line 
 
 3.4 測試 
 
圖 18 為 Current-Mode Bidirectional 
Transceiver with Impedance Matching 晶片照像
圖，使用 TSMC 0.18-µm CMOS 製程。 
為了量測晶片的最高傳輸速率，將750MH
的訊號輸入到如圖 19 所示的 PRBS 訊號產生
  10
Circuits, Vol. 41, Issue 1, pp. 287 – 
296, Jan. 2006.  
[7] J. Kim, I. Verbauwhede and M-C Chang, 
“A 5.6-mW 1Gb/s/pair pulsed 
signalling transceiver for a fully AC 
coupled bus＂, IEEE J. Solid-State 
Circuits, Vol. 40, No. 6, pp. 1331 – 
1340, June. 2006. 
[8] A. Mahshwari and W. Burleson, 
“Current sensing techniques for 
global interconnects in very deep 
submicron (VDSM) CMOS＂, in Proc. IEEE 
International Symposium on Circuits 
and Systems, 2001, pp. 66-70. 
[9] T. Wang and F. Yuan, “A novel 
current-mode incremental signaling 
for high-speed parallel links in 
0.13um CMOS,＂ in Proc. IEEE Midwest 
Symposium on Circuits and Systems, 
2005, pp. 1802-1806. 
[10] Atul Katoch, “High speed 
current-mode signalling circuits for 
on-chip interconnects＂, in Proc. 
IEEE International Symposium on 
Circuits and Systems, 2005, pp. 
4138-4141. 
[11] R. Mooney and C. Dike, “A 900 Mb/s 
Bidirectional Signaling Scheme,＂ 
IEEE J. Solid-State Circuits, Vol. 30, 
No.12, pp. 1538-1543, Apr. 1995.   
[12] J.Y. Sim and Y.S. Sohn, “A 1-Gb/s 
bidirectional I/O buffer using the 
current-mode scheme,＂ IEEE J. 
Solid-State Circuits, Vol. 34, No.4, 
pp. 529-535, Apr. 1999. 
[13] E. Yeoung and M.A. Horowitz, “A 
2.4Gb/s/pin simultaneous 
bidirectional parallel link with 
per-pin skew compensation,＂ IEEE J. 
Solid-State Circuits, Vol. 35, No.11, 
pp. 1619-1628, Nov. 1999.   
[14] Yong Sin Kim, Sangho Shin and Sung-Mo 
Kang, “A 4-Gb/s/pin current mode 
4-level simultaneous bidirectional 
I/O with current mismatch 
calibration,＂ in Proc. IEEE 
International Symposium on Circuits 
and Systems, 2006, pp. 1007-1010. 
 
Fig. 3. Block diagram of the proposed MP-TDC. 
 
phase difference between the reference clock Fref and the 
feedback clock Fback. Then, the MP-TDC transfers the timing 
difference to digital code and fees the digital code to DLF. 
The DLF outputs could control the operational frequency of 
MP-DCO. 
 Fig. 3 illustrates the block diagram of the proposed 
MP-TDC, which consists of three stages, a 4-bit coarse-TDC 
(CTDC), a 4-bit middle-TDC (MTDC), and a 4-bit fine-TDC 
(FTDC) with a time amplifier (TA). The pulse width of 
signal P is equivalent to phase difference of PFD outputs Up 
and Dn signals from an XOR gate. The 8-phase outputs 
D<7:0> of MP-DCO sample the P signal. The concept of 
MP-TDC is shown in Fig. 4. MP-TDC chooses the CTDC, 
MTDC, or FTDC with a TA according to the various timing 
difference. When the width of P signal is larger then the 
period of the DCO, D<0> counts the P signal in the CTDC 
that produces 4-bit output signals T<11:8>. When the pulse 
width of P signal is less then the period of the DCO, 
D<7:0> sample the P signal in the MTDC to produce 
T<7:4>. When the pulse width of P signal is less then the 
phase intervals between two phases of MP-DCO, the phase 
can not sample P signal directly. The P signal aids a TA to 
amplify the pulse width of P. The D<7:0> samples the 
amplified timing difference in FTDC. FTDC could measure 
the narrow pulse width by a TA and the output signals are  
T<3:0>.  
For the m-bit MP-TDC, suppose the phase number of 
MP-DCO is k-phase and the MTDC and the FTDC are both 
j-bit. Thus, the (m-2j)-bit CTDC is obtained. To ensure 
overlapping of measured timing range of each block, the j-bit 
number can be calculated and expressed as: 
The MTDC and the FTDC produce the same bit number 
of outputs which is defined by the phase number of the DCO. 
The bit number of CTDC is decided by required measured 
timing range of MP-TDC. The total measured timing range 
is given by Eq. (2). 
 
Fig. 4. Concept of MP-TDC. 
 
Fig. 5. Circuitry of the Coarse-TDC. 
 
where TMP-TDC is the total detectable range of the MP-TDC, 
TDCO is the period of the MP-DCO. Eq. (2) presents the total 
measured timing range of the MP-TDC is related to the bit 
number (m-2j) of CTDC. Therefore, the total measured 
timing range can be extended by increasing the bit number of 
CTDC. 
In order to improve the timing resolution of the 
MP-TDC, the timing difference is amplified by the TA. The 
previous work [3] applies TA in every stage which is 
hardware consuming. Since the linearity of TA gain plays an 
important role on the timing resolution, the linearity 
mismatch between each TA for every stage becomes the 
bottle neck of the timing resolution. The proposed 
architecture requires only one TA that costs less hardware 
and reduces the mismatch effects. In the proposed MP-TDC, 
to achieve higher timing resolution, the MP-DCO should be 
high operational frequency with more output phases. In 
addition, the high TA gain also can improve the timing 
resolution. 
A. Coarse Time-to-Digital Converter 
The CTDC circuit is depicted in Fig. 5 which is 
composed of a 4-bit counter and 4 DFFs. A NAND gate can  
jk 22 ≤×  (1)
)2( jmTT DCOTDCMP −×=−  (2)
 Fig. 9. The simulated results of the MP-TDC.  
 
Fig. 10. Linearity of CTDC, MTDC, and FTDC with a TA. 
 
Fig. 11. Comparison of hardware. 
IV. CONCLUSIONS 
This work proposed a TDC for an ADPLL that uses 
multi-phase clocks to sample the timing difference for 
extending the measured timing range. A time amplifier is 
applied to enhance the timing resolution. MP-TDC is 
realized using a 90 nm CMOS process at 0.5 V for solar 
energy applications. A 6.8 ps timing resolution of MP-TDC 
and a measured timing range of MP-TDC from 12 ps to 9.5 
ns are achieved. 
 
Fig. 12. DNL and INL of CTDC, MTDC, and FTDC with a TA. 
 
Table I summary of MP-TDC 
 
Fig. 13. Layout of MP-TDC 
REFERENCES 
[1] Minjae Lee, Mohammad E. Heidari, and Asad A. Abidi, “A low-noise 
wideband digital phase-locked loop based on a coarse-fine 
time-to-digital converter with subpicosecond resolution,” IEEE J. 
Solid-State Circuits, vol. 44, no. 10, pp. 2808-2816, Oct. 2009. 
[2] Sheng-You Lin, and Shen-Iuan Liu, “A 1.5 GHz all-digital 
spread-spectrum clock generator,” IEEE J. Solid-State Circuits, vol. 
44, no. 11, pp. 3111-3119, Nov. 2009. 
[3] Belal M. Helal, Matthew Z. Straayer, Gu-Yeon Wei, and Michael H. 
Perrott, “A highly digital MDLL-based clock multiplier that leverages 
a self-scrambling time-to-digital converter to achieve subpicosecond 
jitter performance,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 
855-863, Apr. 2008. 
[4] Minjae Lee, and Asad A. Abidi, “A 9 b, 1.25 ps resolution coarse-fine 
time-to-digital converter in 90 nm CMOS that amplifies a time 
residue,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 769-777, Apr. 
2008. 
This work 
Process (um) 90 
Power Supply (V) 0.5  
Bits of MP-TDC (bit) 12 
Operating Range (ps) 
12 - 
9500 
Timing Resolution (ps) 6.8 
Area (um2) 85 × 75
Power Dissipation (uW) 240 
表 Y04 
 
大會議程 
Table of Contents 
Invited Talks 
Self-Repairing and Tuning Reconfigurable Electronics for Space 
Didier Keymeulen 
 
Safety Features of SoCs: How can they be re-used? 
Davide Appello 
 
Asynchronous Design, Quo Vadis? 
Alex Yakovlev 
 
Embedded Tutorials 
Formal Verification meets Robustness Checking – Techniques and Challenges 
Rolf Drechsler, Görschwin Fey 
 
Evolutionary Circuit Design 
Lukaš Sekanina 
 
Ensuring high Testability without Degrading Security 
Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre 
 
Advanced Embedded Memory Testing: Reducing the Defect per Million Level at Lower Test Cost 
Said Hamdioui, Ad J. van de Goor 
 
Poster Session I 
Automated Simulation-based Verification of Power Requirements for Systems-on-Chips 
Christoph Trummer, Christoph M. Kirchsteiger, Christian Steger, Reinhold Weiß, Markus Pistauer, 
Damian Dalton 
Noise Determination of a Current Conveyor in an Inverting Voltage Amplifier Configuration 
Stylianos Siskos 
Utilizing the Bulk-driven Technique in Analog Circuit Design 
Fabian Khateb, Dalibor Biolek, Nabhan Khatib, Jiři Vávra 
Instruction Reliability Analysis for Embedded Processors 
Ali Azarpeyvand , Mostafa E. Salehi, Farshad Firouzi, Amir Yazdanbakhsh, Sied Mehdi Fakhraie 
Automated SEU Fault Emulation using Partial FPGA Reconfiguration 
表 Y04 
Networks-on-Chip 
Amir-Mohammad Rahmani, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen 
Exploration of the FlexRay Signal Integrity using a Combined Prototyping and Simulation Approach 
Martin Krammer, Federico Clazzer, Eric Armengaud, Michael Karner, Christian Steger, Reinhold Weiß 
 
Student Poster Session 
Self-Adaptive Mechanism for Cache Memory Reliability Improvement 
Liviu Agnola, Mircea Vlăduţiu, Mihai Udrescu 
Design-Time Configurable Processor Basic Structure 
Filip Adamec, Tomas Fryza 
Reconfigurable Hardware Objects for Image Processing on FPGAs 
Jan Kloub, Petr Honzík, Martin Danĕk 
A 65nm Embedded Low Power SRAM Compiler 
Sheng Wu, Xiang Zheng, Zhiqiang Gao, Xiangqing He 
Blind Image Deconvolution Algorithm on NVIDIA CUDA Platform 
Tomaš Mazanec, Antonin Heřmanek, Jan Kamenický 
 
Session 4A: Methods in SoC Design 
Partitioning Methods for Unicast/Multicast Traffic in 3D NoC Architecture 
Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Hannu Tenhunen 
SystemC-AMS SDF Model Synthesis for Exploration of Heterogeneous Architectures 
Andreas Popp, Andreas Herrholz, Kim Grüttner, Yannick Le Moullec, Peter Koch, Wolfgang Nebel 
A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip 
Mojtaba Valinataj, Siamak Mohammadi, Juha Plosila, Pasi Liljeberg 
Session 4B: Student papers 
Current Sensing Completion Detection in Deep Sub-Micron Technologies 
Lukas Nagy, Viera Stopjaková 
Hardware Accelerated Pattern Matching Based on Deterministic Finite Automata with Perfect Hashing 
Jan Kastil, Jan Kořenek 
Combined Matched Filter and Arbitrary Interpolator for Symbol Timing Synchronization in SDR 
Receivers 
Mehmood-ur-Rehman Awan, Peter Koch 
A 3-5 GHz UWB CMOS Receiver with Digital Control Technique 
Bo Han, Mengmeng Liu, Ning Ge 
 
Session 5A: Nano-Scale Integration 
Computation Reduction for Statistical Analysis of the Effect of nano-CMOS Variability on Asynchronous 
Circuits 
Zheng Xie, Doug Edwards 
Buffer-Ring-Based All-Digital On-Chip Monitor for PMOS and NMOS Process Variability and Aging 
表 Y04 
Session 6A: Advanced Digital Architectures 
Instruction Set Extensions for Multi-Threading in LEON3 
Martin Danĕk, Leos Kafka, Lukas Kohout, Jaroslav Sykora 
Wrapper Design for a CDMA Bus in SOC 
Tatjana Nikolić, Mile Stojčev, Zoran Stamenković 
Evaluation of Radix-2 and Radix-4 FFT Processing on a Reconfigurable Platform 
Waqar Hussain, Fabio Garzia, Jari Nurmi 
Session 6B: Memory Testing and Reliability of Memory Elements 
Cumulative Embedded Memory Failure Bitmap Display & Analysis 
N. Campanelli, Tamas Kerekes, Paolo Bernardi, M. de Carvalho, Alessandro Panariti, Matteo Sonza 
Reorda, Davide Appello, Mario Barone 
Using a CISC Microcontroller to Test Embedded Memories 
Ad J. van de Goor, Said Hamdioui, Georgi Gaydadjiev 
Memory Elements Based on Minority-3 Gates and Inverters Implemented in 90 nm CMOS 
Snorre Aunet, Amir Hasanbegovic 
 
Poster Session III 
Evaluation of Transition Untestable Faults Using a Multi-Cycle Capture Test Generation Method 
Masayoshi Yoshimura, Hiroshi Ogawa, Toshinori Hosokawa, Koji Yamazaki 
Synthesis of Online Testable Reversible Circuit 
Dipak K. Kole, Hafizur Rahaman, Debesh K. Das, Bhargab B. Bhattacharya 
On Analysis of Fabricated Polymorphic Circuits 
Vaclav Simek, Richard Ruzicka, Lukas Sekanina 
A Time-to-Digital Converter Using Multi-Phase-Sampling and Time Amplifier for All Digital Phase- 
Locked Loop 
Kuo-Hsing Cheng, Chang-Chien Hu, Jen-Chieh Liu, Hong-Yi Huang 
A Hardware Accelerated Framework for the Generation of Design Validation Programs for SMT 
Processors 
Danilo Ravotto, Ernesto Sánchez, Matteo Sonza Reorda 
Non-disjoint Decomposition of Logic Functions in Reed-Muller Spectral Domain 
Edward Hrynkiewicz, Stefan Kołodziński 
Memory Optimizations for Packet Classification Algorithms in FPGA 
Viktor Puš, Juraj Blaho, Jan Kořenek 
A 0.4 V Bulk-input Pseudo Amplifier in 90nm CMOS Technology 
Arash Ahmadpour 
A novel SRAM-based FPGA Architecture for Defect and Fault Tolerance of Configurable Logic Blocks 
Farid Lahrach, Abderrazek Abdaoui, Abderrahim Doumar, Eric Chatelet 
Simulation-based Sensitivity and Worst-Case Analyses of Automotive Electronics 
Monica Rafaila, Christian Decker, Christoph Grimm, Georg Pelz 
Synthesizing Simulators for Model Checking Microcontroller Binary Code 
表 Y04 
Milos Davidovic, Gerald Zach, Horst Zimmermann 
Receiver Synchronization in Video Streaming with Short Latency over Asynchronous Networks 
Jiři Halak, Sven Ubik, Petr Žejdl 
 
 
二、與會心得 
此會議向來由東歐國家主辦, 本年度主辦國奧地利, 已進入第十三屆, 投
稿論文件數與會議規模, 及參與國家與人數, 都逐年擴大, 而論文品質亦逐年
提升,參加此會議, 可了解目前最領先之學術研發成果, 並將台灣在積體電路與
系統設計之努力成果向外推展, 以促進雙向之溝通與交流.  
 
三、建議 
會議順利圓滿. 應增進國際學術研究交流, 並鼓勵國內學子參與國際活動,學
習他國之研究方法與態度, 並且了解國際化應具備之條件. 
 
四、攜回資料名稱及內容 
  參與此會議, 攜回資料為會議論文光碟片一片. 
 
六、其它 
感謝國科會之補助款, 使此行得以順利完成任務. 
 
 
98年度專題研究計畫研究成果彙整表 
計畫主持人：黃弘一 計畫編號：98-2221-E-305-007- 
計畫名稱：高效能介面電路設計與實現(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 1 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 2 1 100%  專利 已獲得件數 2 1 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 4 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 5 1 100%  
研究報告/技術報告 0 0 100%  
研討會論文 3 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 2 1 100%  專利 已獲得件數 4 1 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
