INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/Processing_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processing_unit_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/conv_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/conv_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/input_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/middle_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module middle_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/second_weight_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module second_weight_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/third_weight_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module third_weight_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sources_1/imports/final/weight_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mengy/Documents/University/ECE498/finalProject/finalProject.srcs/sim_1/imports/final/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
