# VLSI-Up-Down-Counter-Design
Developed a fully synchronous binary up/down counter with scan-enabled flip-flops, glitch-free control logic, and timing-optimized datapath; executed complete RTL-to-GDSII flow with Cadence tools (Xcelium, Genus, Conformal, Innovus, Tempus) targeting a 45nm 11-metal technology.
# Schematic view of the design: 
<img width="908" height="463" alt="image" src="https://github.com/user-attachments/assets/ece2a6cc-c4d6-4fc9-b215-767e0f66f407" />
# Synthesize circuit
<img width="975" height="585" alt="image" src="https://github.com/user-attachments/assets/50f2cc12-372b-4133-9216-f463d088c361" />
# Generated Netlist
<img width="726" height="655" alt="image" src="https://github.com/user-attachments/assets/e5ac15aa-6814-41d2-84e9-5f4151ef90b3" />
# Area Report
<img width="975" height="514" alt="image" src="https://github.com/user-attachments/assets/d729c3ec-7b36-457a-bc98-80329e182224" />

