
---------- Begin Simulation Statistics ----------
simSeconds                                   0.017398                       # Number of seconds simulated (Second)
simTicks                                  17397769500                       # Number of ticks simulated (Tick)
finalTick                                 18393710500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     73.44                       # Real time elapsed on the host (Second)
hostTickRate                                236898062                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     679880                       # Number of bytes of host memory used (Byte)
simInsts                                     10822761                       # Number of instructions simulated (Count)
simOps                                       11091971                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   147369                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     151034                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         34795539                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         9220663                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       18679492                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8469                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                55580                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             50075                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            34794031                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.536859                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.340204                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28170606     80.96%     80.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2261863      6.50%     87.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1353512      3.89%     91.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    413382      1.19%     92.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    863805      2.48%     95.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1400557      4.03%     99.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    301322      0.87%     99.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     27350      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1634      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              34794031                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      18      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2087786     99.96%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   899      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           10      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6613152     35.40%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           64      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           20      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           20      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     35.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     10778038     57.70%     93.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1288188      6.90%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       18679492                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.536836                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2088705                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.111818                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 74249932                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 9276196                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         9182608                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      257                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                      57                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses              72                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    20768063                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         124                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          18672032                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      10777626                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      7460                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  21                       # Number of nop insts executed (Count)
system.cpu.numRefs                           12065812                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1313008                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1288186                       # Number of stores executed (Count)
system.cpu.numRate                           0.536621                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1508                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9164971                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       9165080                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.796579                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.796579                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.263395                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.263395                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   22611237                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5268296                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        153                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     3938979                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    3939627                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1290138                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1300490                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1294791                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            4                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1390294                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1390213                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             11782                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1378709                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   48                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1378673                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999974                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       6                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              48                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               46                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           55236                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             11780                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     34779817                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.263518                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.093978                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        31825417     91.51%     91.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1108795      3.19%     94.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          625366      1.80%     96.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             372      0.00%     96.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          464417      1.34%     97.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1162      0.00%     97.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          545704      1.57%     99.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1921      0.01%     99.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          206663      0.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     34779817                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9164987                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                9165096                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     2576377                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1288234                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1310559                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions               75                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     7854493                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      6588613     71.89%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           56      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           20      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           20      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1288234     14.06%     85.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1288143     14.05%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      9165096                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        206663                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1380612                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1380612                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1380612                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1380612                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1196811                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1196811                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1196811                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1196811                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 111731654000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 111731654000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 111731654000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 111731654000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2577423                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2577423                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2577423                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2577423                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.464344                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.464344                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.464344                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.464344                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 93357.810047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 93357.810047                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 93357.810047                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 93357.810047                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     33563399                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       650005                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      51.635601                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       649201                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            649201                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       546449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        546449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       546449                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       546449                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       650362                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       650362                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       650362                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       650362                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  68958214500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  68958214500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  68958214500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  68958214500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.252330                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.252330                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.252330                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.252330                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 106030.509931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 106030.509931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 106030.509931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 106030.509931                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 650363                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        92472                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           92472                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1196808                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1196808                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 111731254500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 111731254500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1289280                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1289280                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.928276                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.928276                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 93357.710259                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 93357.710259                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       546449                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       546449                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       650359                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       650359                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  68957818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  68957818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.504436                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.504436                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 106030.389370                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 106030.389370                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1288140                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1288140                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data            3                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total            3                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       399500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       399500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1288143                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1288143                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000002                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000002                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 133166.666667                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 133166.666667                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data            3                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total            3                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       396500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       396500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 132166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 132166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2084382                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             650363                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.204952                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          358                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          666                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           10960055                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          10960055                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   401479                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              33203627                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     38289                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1138743                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  11893                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1312528                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9303986                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             133642                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        9766607                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1390294                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1378681                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      34648494                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   23790                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    132817                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   167                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           34794031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.280705                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.227348                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 32688029     93.95%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   225071      0.65%     94.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   261929      0.75%     95.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   227455      0.65%     96.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   230533      0.66%     96.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   255314      0.73%     97.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   214947      0.62%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   678852      1.95%     99.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    11901      0.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             34794031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.039956                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.280686                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         132793                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            132793                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        132793                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           132793                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           24                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              24                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           24                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             24                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      1909000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      1909000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      1909000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      1909000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       132817                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        132817                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       132817                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       132817                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000181                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000181                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000181                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000181                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79541.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79541.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79541.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79541.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           20                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                20                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            5                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           19                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           19                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      1670500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      1670500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      1670500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      1670500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 87921.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 87921.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 87921.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 87921.052632                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     20                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       132793                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          132793                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           24                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            24                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      1909000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      1909000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       132817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       132817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000181                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79541.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79541.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           19                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           19                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      1670500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      1670500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 87921.052632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 87921.052632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                  128                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 20                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               6.400000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             531288                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            531288                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     11893                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   25827302                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   344796                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                9220686                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 7674                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1300490                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1294791                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    161131                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      133                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11731                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           57                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                11788                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  9184891                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 9182680                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4008830                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6056702                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.263904                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.661883                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                          12                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   12259                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   8                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   6646                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 649994                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1288234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            581.519412                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           198.684568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     40      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    4      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    4      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    6      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 10      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                742      0.06%      0.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              61160      4.75%      4.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                150      0.01%      4.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6106      0.47%      5.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                593      0.05%      5.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 94      0.01%      5.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                177      0.01%      5.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2550      0.20%      5.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                191      0.01%      5.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 39      0.00%      5.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                109      0.01%      5.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                131      0.01%      5.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                140      0.01%      5.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                301      0.02%      5.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3883      0.30%      5.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              17016      1.32%      7.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          1194777     92.75%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1288234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  11893                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   712440                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                28870268                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            149                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    761965                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4437316                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9242319                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 33507                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4251273                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  67786                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            10578751                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    17160815                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 13211238                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       55                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              10498120                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    80644                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       1                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   6852201                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         43792121                       # The number of ROB reads (Count)
system.cpu.rob.writes                        18454886                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9164971                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    9165080                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandMisses::cpu.inst                   19                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               650362                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  650381                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  19                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              650362                       # number of overall misses (Count)
system.l2.overallMisses::total                 650381                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         1640500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     67611971000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        67613611500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        1640500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    67611971000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       67613611500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 19                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             650362                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                650381                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                19                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            650362                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               650381                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total                     1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total                    1                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 86342.105263                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 103960.518911                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    103960.004213                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 86342.105263                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 103960.518911                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   103960.004213                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               646320                       # number of writebacks (Count)
system.l2.writebacks::total                    646320                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               19                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           650362                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              650381                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              19                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          650362                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             650381                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      1440500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  61108341000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    61109781500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      1440500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  61108341000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   61109781500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total                 1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75815.789474                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 93960.503535                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 93959.973462                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75815.789474                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 93960.503535                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 93959.973462                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         650460                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             33                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               19                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      1640500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      1640500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           19                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             19                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 86342.105263                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 86342.105263                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           19                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           19                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      1440500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1440500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75815.789474                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75815.789474                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data                3                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   3                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       391000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         391000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                 3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 130333.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 130333.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            3                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               3                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       361000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       361000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 120333.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 120333.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data       650359                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          650359                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  67611580000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  67611580000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       650359                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        650359                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 103960.397258                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 103960.397258                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       650359                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       650359                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  61107980000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  61107980000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 93960.381881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 93960.381881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           20                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               20                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           20                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           20                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       649201                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           649201                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       649201                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       649201                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1304185                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     650460                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.005020                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.663945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         2.135822                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4093.200233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000521                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999316                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  358                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3318                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  420                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   11056572                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  11056572                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    646320.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        19.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    650365.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000080966500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        40374                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        40374                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1682108                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             607068                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      650384                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     646320                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    650384                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   646320                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                650384                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               646320                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  175041                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  171785                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  157042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  146511                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   4733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  15502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  44498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  42367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  43733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  42115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  41653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  45915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  70664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  45421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  63800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  62744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  40994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  41024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  40388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        40374                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.111086                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.033300                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.446566                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            705      1.75%      1.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31         39645     98.19%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         40374                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        40374                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.008322                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.008022                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.101166                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            40066     99.24%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              286      0.71%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               20      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         40374                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                41624576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             41364480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2392523708.28340960                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2377573745.87587214                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   17397764000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      13416.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     41623360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     41364480                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 69894.017161222873                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2392453814.266248226166                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2377573745.875872135162                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           19                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       650365                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       646320                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       598750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  33393037000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 455771930750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31513.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     51345.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    705179.99                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     41623296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       41624576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     41364480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     41364480                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       650364                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          650384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       646320                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         646320                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          73573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2392450136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2392523708                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        73573                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         73573                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2377573746                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2377573746                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2377573746                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         73573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2392450136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4770097454                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               650384                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              646320                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        37243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        37026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        37226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        37023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        37070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        37228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        37098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        43240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        49586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        49418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        49496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        49578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        37889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        37223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        37017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        37023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        37027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        36758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        36956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        36782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        36832                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        36952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        36815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        42986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        49334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        49147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        49196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        49250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        37616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        37091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        36755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        36823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             21198935750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3251920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        33393635750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                32594.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           51344.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              603159                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             587974                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       105576                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   786.071986                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   664.195107                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   323.908866                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3303      3.13%      3.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         7041      6.67%      9.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7270      6.89%     16.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5688      5.39%     22.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         5600      5.30%     27.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         5465      5.18%     32.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         7172      6.79%     39.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5752      5.45%     44.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        58285     55.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       105576                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              41624576                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           41364480                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2392.523708                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2377.573746                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   37.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               18.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              18.57                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               91.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       350045640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       186042285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2164947960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1571783760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1373720400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   6344632950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1340511360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   13331684355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   766.286986                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3363229000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    581100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13460254000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       403945500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       214686945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2479372140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1802006640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1373720400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   6813867210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    945366720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14032965555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   806.595670                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2318866750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    581100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14504616250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              650380                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        646320                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3871                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  3                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 3                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         650381                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1950958                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1950958                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     82988992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 82988992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             650384                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   650384    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               650384                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          4067618000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3426511000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1300575                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       650191                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             650380                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1295521                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           20                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             5302                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                 3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp                3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             19                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        650359                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           59                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1951088                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1951147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83172096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                83174656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          650460                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  41364480                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1300841                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000233                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.015260                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1300538     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     303      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1300841                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18393710500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1299603000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             30000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         975544500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1300764                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       650383                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             303                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000029                       # Number of seconds simulated (Second)
simTicks                                     28917500                       # Number of ticks simulated (Tick)
finalTick                                 18422628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                288350931                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680904                       # Number of bytes of host memory used (Byte)
simInsts                                     10832832                       # Number of instructions simulated (Count)
simOps                                       11103976                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                107906721                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  110595226                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            57835                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20835                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      247                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18221                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     53                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9123                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5353                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  92                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               36367                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.501031                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.361406                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29903     82.23%     82.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2299      6.32%     88.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1362      3.75%     92.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       793      2.18%     94.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       664      1.83%     96.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       517      1.42%     97.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       426      1.17%     98.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       202      0.56%     99.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       201      0.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 36367                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     104     20.31%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    240     46.88%     67.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   168     32.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          495      2.72%      2.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11417     62.66%     65.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.19%     65.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           14      0.08%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4237     23.25%     88.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2008     11.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18221                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.315051                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 512                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028099                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72778                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29893                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16544                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      596                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     324                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17912                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17874                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4126                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       347                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  68                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6100                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3077                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1974                       # Number of stores executed (Count)
system.cpu.numRate                           0.309052                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             165                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21468                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10071                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12005                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.742727                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.742727                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.174133                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.174133                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18412                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11762                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2778                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2850                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2251                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4621                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2234                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          566                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          160                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5214                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3627                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               382                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1913                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  231                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1593                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.832723                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     419                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             598                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              575                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9190                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               708                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34473                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.348621                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.320596                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30862     89.53%     89.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1355      3.93%     93.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             596      1.73%     95.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             286      0.83%     96.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             365      1.06%     97.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             183      0.53%     97.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             133      0.39%     97.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             104      0.30%     98.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             589      1.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34473                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10084                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12018                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4187                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2640                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2189                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11214                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7703     64.10%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2640     21.97%     87.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1547     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12018                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           589                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4480                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4480                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4480                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4480                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          781                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             781                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          781                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            781                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     72298992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     72298992                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     72298992                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     72298992                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5261                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5261                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5261                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5261                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.148451                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.148451                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.148451                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.148451                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 92572.332907                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 92572.332907                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 92572.332907                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 92572.332907                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3358                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           53                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      63.358491                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          342                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               342                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          443                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           443                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          443                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          443                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     33855499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     33855499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     33855499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     33855499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.064246                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.064246                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.064246                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.064246                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 100164.198225                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 100164.198225                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 100164.198225                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 100164.198225                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    344                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3093                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3093                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          697                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           697                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     65899000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     65899000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3790                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3790                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.183905                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.183905                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 94546.628407                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 94546.628407                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          382                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          382                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     31854500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     31854500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.083113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.083113                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 101125.396825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 101125.396825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       348000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       348000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       116000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       116000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       345000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       345000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       115000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       115000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1387                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1387                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6399992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6399992                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.057104                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.057104                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 76190.380952                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 76190.380952                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           61                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           61                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           23                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2000999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2000999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015636                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015636                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 86999.956522                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 86999.956522                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 8083                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1368                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.908626                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          933                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21692                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21692                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8441                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22877                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3896                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   419                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    734                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1499                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    89                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23361                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   315                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7740                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22788                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5214                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2035                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         24661                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1636                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  418                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2717                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2992                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   216                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              36367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.723073                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.058019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31499     86.61%     86.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      430      1.18%     87.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      482      1.33%     89.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      450      1.24%     90.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      471      1.30%     91.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      570      1.57%     93.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      308      0.85%     94.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      286      0.79%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1871      5.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                36367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.090153                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.394017                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2712                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2712                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2712                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2712                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          280                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             280                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          280                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            280                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24293499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24293499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24293499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24293499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2992                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2992                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2992                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2992                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.093583                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.093583                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.093583                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.093583                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 86762.496429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 86762.496429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 86762.496429                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 86762.496429                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          329                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      82.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          219                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               219                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           60                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          220                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          220                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          220                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          220                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19390499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19390499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19390499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19390499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.073529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.073529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.073529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.073529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 88138.631818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 88138.631818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 88138.631818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 88138.631818                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    219                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2712                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2712                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          280                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           280                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24293499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24293499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2992                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2992                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.093583                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.093583                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 86762.496429                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 86762.496429                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          220                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          220                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19390499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19390499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.073529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.073529                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 88138.631818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 88138.631818                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               218439                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                475                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             459.871579                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12187                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12187                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       734                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       7065                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1245                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21150                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   83                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4621                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2234                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   247                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        57                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1143                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             91                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          705                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  796                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17347                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16808                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8782                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14658                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.290620                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.599127                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         158                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1990                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    693                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   58                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     46                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             35.443182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            77.146616                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2185     82.77%     82.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   21      0.80%     83.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    2      0.08%     83.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.08%     83.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.15%     83.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.15%     84.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  9      0.34%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 68      2.58%     87.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 22      0.83%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 20      0.76%     88.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 54      2.05%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 12      0.45%     91.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  4      0.15%     91.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                124      4.70%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 32      1.21%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  5      0.19%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  5      0.19%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.11%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 18      0.68%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  5      0.19%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.11%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.11%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               32      1.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              751                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    734                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8717                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9854                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10414                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3957                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2691                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22410                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    585                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1516                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    518                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20470                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       29863                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23347                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      219                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11168                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9334                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1930                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54884                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44271                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10071                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12005                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     22                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        22                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    22                       # number of overall hits (Count)
system.l2.overallHits::total                       22                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  198                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  341                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     539                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 198                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 341                       # number of overall misses (Count)
system.l2.overallMisses::total                    539                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18808500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        33655000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           52463500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18808500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       33655000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          52463500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                220                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                341                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   561                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               220                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               341                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  561                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.900000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.960784                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.900000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.960784                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 94992.424242                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 98695.014663                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    97334.879406                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 94992.424242                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 98695.014663                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   97334.879406                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  720                       # number of writebacks (Count)
system.l2.writebacks::total                       720                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              198                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              341                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 539                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             198                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             341                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                539                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16838500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     30215000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       47053500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16838500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     30215000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      47053500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.900000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.960784                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.900000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.960784                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 85042.929293                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88607.038123                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 87297.773655                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 85042.929293                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88607.038123                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 87297.773655                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            722                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 22                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           198                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              198                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18808500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18808500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          220                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            220                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.900000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.900000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 94992.424242                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 94992.424242                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          198                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          198                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16838500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16838500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.900000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.900000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 85042.929293                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 85042.929293                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               26                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  26                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2300500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2300500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 88480.769231                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88480.769231                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           26                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              26                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2040500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2040500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 78480.769231                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78480.769231                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data          315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     31354500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     31354500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 99538.095238                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 99538.095238                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     28174500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     28174500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 89442.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 89442.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          219                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              219                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          219                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          219                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          342                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              342                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          342                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          342                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8294                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4818                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.721461                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      93.638129                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        91.762327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3910.599544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.022861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.022403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.954736                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  211                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3020                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  865                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9714                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9714                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       720.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       197.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       341.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000009760750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1540                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                674                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         538                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        720                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       538                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      720                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   538                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  720                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     270                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      12.581395                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.278449                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.779453                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7                 1      2.33%      2.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      2.33%      4.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 5     11.63%     16.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                3      6.98%     23.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                5     11.63%     34.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                6     13.95%     48.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                7     16.28%     65.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                5     11.63%     76.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                4      9.30%     86.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                3      6.98%     93.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                1      2.33%     95.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                1      2.33%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                1      2.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.674419                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.624891                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.357886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               33     76.74%     76.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      4.65%     81.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                6     13.95%     95.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      2.33%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      2.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                46080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1190697674.41860461                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1593498746.43382049                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      28910000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      22980.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        45888                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 435998962.565920293331                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 754698711.852684378624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1586859168.323679447174                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          197                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          341                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          720                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8650250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15743500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    712045000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     43909.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     46168.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    988951.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        46080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        46080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          197                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          343                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             540                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          720                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            720                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      435998963                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      759125097                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1195124060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    435998963                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     435998963                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1593498746                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1593498746                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1593498746                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     435998963                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     759125097                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2788622806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  538                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 717                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           91                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                14306250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2690000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           24393750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26591.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45341.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 302                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                548                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            56.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          411                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   198.540146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   139.475201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   192.408230                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          175     42.58%     42.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          112     27.25%     69.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           64     15.57%     85.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           22      5.35%     90.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           20      4.87%     95.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            8      1.95%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.49%     98.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.73%     98.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            5      1.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          411                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34432                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              45888                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1190.697674                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1586.859168                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   21.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1206660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          648945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1942080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1158840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13136220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        42240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      20593545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   712.148180                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27877500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1685040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          910800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1913520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2583900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12841530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       290400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      22683750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   784.429844                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       643750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     27233750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 515                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           720                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 26                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                26                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            512                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1800                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1800                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        80704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    80704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                538                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      538    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  538                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4266500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2907250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1259                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          721                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                537                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1062                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          219                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict                4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            220                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           315                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          658                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1029                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1687                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   71936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             722                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     46080                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1283                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000779                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.027918                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1282     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       1      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1283                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     28917500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            1123000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            328500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            516000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1124                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          563                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
