                         Chronologic VCS (TM)
         Version M-2017.03_Full64 -- Wed Jun 21 16:55:40 2017
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/verilog/sc9_cmos10lpe_base_hvt.v'
Parsing design file 'ccs0001_tb.v'

Error-[SFCOR] Source file cannot be opened
  Source file "./ccs0001_header.v" cannot be opened for reading due to 'No 
  such file or directory'.
  Please fix above issue and compile again.
  "ccs0001_tb.v", 37
  Source info: `include "./ccs0001_header.v"

1 error
CPU time: .376 seconds to compile
