{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603828639487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603828639493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 01:27:19 2020 " "Processing started: Wed Oct 28 01:27:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603828639493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828639493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828639493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603828639928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603828639928 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "endprogram processor.v(25) " "Verilog HDL Declaration warning at processor.v(25): \"endprogram\" is SystemVerilog-2005 keyword" {  } { { "processor.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/processor.v" 25 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1603828648485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/Register_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bit " "Found entity 1: Register_8bit" {  } { { "Register_8bit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/Register_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment_register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file increment_register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_register_8bit " "Found entity 1: increment_register_8bit" {  } { { "increment_register_8bit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/increment_register_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp1 TP1 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"tp1\" differs only in case from object \"TP1\" in the same scope" {  } { { "Mux.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603828648493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp2 TP2 Mux.v(3) " "Verilog HDL Declaration information at Mux.v(3): object \"tp2\" differs only in case from object \"TP2\" in the same scope" {  } { { "Mux.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603828648493 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1603828648493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment_register_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file increment_register_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_register_16bit " "Found entity 1: increment_register_16bit" {  } { { "increment_register_16bit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/increment_register_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp1 TP1 write_to_reg.v(10) " "Verilog HDL Declaration information at write_to_reg.v(10): object \"tp1\" differs only in case from object \"TP1\" in the same scope" {  } { { "write_to_reg.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/write_to_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603828648495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tp2 TP2 write_to_reg.v(10) " "Verilog HDL Declaration information at write_to_reg.v(10): object \"tp2\" differs only in case from object \"TP2\" in the same scope" {  } { { "write_to_reg.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/write_to_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603828648496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC write_to_reg.v(10) " "Verilog HDL Declaration information at write_to_reg.v(10): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "write_to_reg.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/write_to_reg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603828648496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_reg " "Found entity 1: write_to_reg" {  } { { "write_to_reg.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/write_to_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(54) " "Verilog HDL information at ControlUnit.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/ControlUnit.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603828648498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603828648499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648499 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "alu_operation ControlUnit.v(8) " "Verilog HDL error at ControlUnit.v(8): object \"alu_operation\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "ControlUnit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/ControlUnit.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1603828648499 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "alu_opeartion ControlUnit.v(26) " "Verilog HDL Module Declaration error at ControlUnit.v(26): top module port \"alu_opeartion\" is not found in the port list" {  } { { "ControlUnit.v" "" { Text "D:/FPGA_documents/Matrix_Multiplier/ControlUnit.v" 26 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1603828648499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_documents/Matrix_Multiplier/output_files/processor.map.smsg " "Generated suppressed messages file D:/FPGA_documents/Matrix_Multiplier/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648515 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603828648609 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 28 01:27:28 2020 " "Processing ended: Wed Oct 28 01:27:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603828648609 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603828648609 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603828648609 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828648609 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603828649197 ""}
