module stimulus ;
/***
reg wire clk declare
***/
reg s ;
reg clk, reset, r, i ;
wire o ;

Shift_Register shift1(i, s, o, clk, reset, r);

initial
begin
 reset = 1'b1; i = 8'b00000000; s = 2'b00; r = 1'b0; //reset且串列輸入設定為0

 #5 reset = 1'b0;
 
 #5 i = 8'b10100101; s = 2'b11; //並行載入I, output = 10100101
 
 #10 s = 2'b00;  //不變, output = 10100101
 
 #10 s = 2'b01;  //左移, output = 01001010
 
 #10 s = 2'b10; r = 1'b1; //右移且串列輸入設定為1 , output = 10100101
end
endmodule