// Seed: 4196089577
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign module_1.id_1 = 0;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1
);
  wire id_4;
  wire id_5;
  real id_6;
  assign id_5 = id_4;
  supply1 id_7;
  supply0 id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8
  );
  assign id_8 = ~1 ? 1 : id_7;
  wire id_10;
endmodule
