Altera SOPC Builder Version 12.11 Build 243
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2017.03.07 20:25:41 (*) mk_custom_sdk starting
# 2017.03.07 20:25:41 (*) Reading project C:/altera_workspace/Uvispace_projects/DE2_115_sopcbuilder_11_working/DE2_115_SOPC.ptf.

# 2017.03.07 20:25:42 (*) Finding all CPUs
# 2017.03.07 20:25:42 (*) Finding all available components
# 2017.03.07 20:25:42 (*) Reading C:/altera_workspace/Uvispace_projects/DE2_115_sopcbuilder_11_working/.sopc_builder/install.ptf

# 2017.03.07 20:25:42 (*) Found 63 components

# 2017.03.07 20:25:42 (*) Finding all peripherals

# 2017.03.07 20:25:42 (*) Finding software components

# 2017.03.07 20:25:42 (*) (Legacy SDK Generation Skipped)
# 2017.03.07 20:25:42 (*) (All TCL Script Generation Skipped)
# 2017.03.07 20:25:42 (*) (No Libraries Built)
# 2017.03.07 20:25:42 (*) (Contents Generation Skipped)
# 2017.03.07 20:25:42 (*) mk_custom_sdk finishing

# 2017.03.07 20:25:42 (*) Starting generation for system: DE2_115_SOPC.

.
.
..
.
.
.
....

# 2017.03.07 20:25:43 (*) Running Generator Program for cpu

# 2017.03.07 20:25:43 (*) Starting Nios II generation
# 2017.03.07 20:25:43 (*)   Checking for plaintext license.
# 2017.03.07 20:25:44 (*)   Plaintext license not found.
# 2017.03.07 20:25:44 (*)   Checking for encrypted license (non-evaluation).
# 2017.03.07 20:25:44 (*)   Encrypted license found.  SOF will not be time-limited.
# 2017.03.07 20:25:44 (*)   Getting CPU configuration settings
# 2017.03.07 20:25:44 (*)   Elaborating CPU configuration settings
# 2017.03.07 20:25:44 (*)   Creating all objects for CPU

# 2017.03.07 20:25:44 (*)     Testbench
# 2017.03.07 20:25:44 (*)     Instruction decoding
# 2017.03.07 20:25:44 (*)       Instruction fields
# 2017.03.07 20:25:44 (*)       Instruction decodes
# 2017.03.07 20:25:45 (*)       Signals for RTL simulation waveforms
# 2017.03.07 20:25:45 (*)       Instruction controls
# 2017.03.07 20:25:45 (*)     Pipeline frontend
# 2017.03.07 20:25:45 (*)     Pipeline backend
# 2017.03.07 20:25:46 (*)   Generating HDL from CPU objects
# 2017.03.07 20:25:49 (*)   Creating encrypted HDL

# 2017.03.07 20:25:50 (*) Done Nios II generation

# 2017.03.07 20:25:50 (*) Running Generator Program for sysid

# 2017.03.07 20:25:50 (*) Running Generator Program for timer

# 2017.03.07 20:25:51 (*) Running Generator Program for ext_flash

# 2017.03.07 20:25:51 (*) Running Generator Program for led_pio

# 2017.03.07 20:25:52 (*) Running Generator Program for lcd

# 2017.03.07 20:25:52 (*) Running Generator Program for jtag_uart

# 2017.03.07 20:25:53 (*) Running Generator Program for DE2_115_SOPC_clock_0

# 2017.03.07 20:25:53 (*) Running Generator Program for DE2_115_SOPC_burst_0

# 2017.03.07 20:25:54 (*) Running Generator Program for DE2_115_SOPC_burst_1

# 2017.03.07 20:25:54 (*) Running Generator Program for clock_crossing_io


# 2017.03.07 20:25:55 (*) Making arbitration and system (top) modules.

# 2017.03.07 20:26:01 (*) Generating Quartus symbol for top level: DE2_115_SOPC

# 2017.03.07 20:26:01 (*) Symbol C:/altera_workspace/Uvispace_projects/DE2_115_sopcbuilder_11_working/DE2_115_SOPC.bsf already exists, no need to regenerate
# 2017.03.07 20:26:01 (*) Creating command-line system-generation script: C:/altera_workspace/Uvispace_projects/DE2_115_sopcbuilder_11_working/DE2_115_SOPC_generation_script

# 2017.03.07 20:26:01 (*) Running setup for HDL simulator: modelsim


# 2017.03.07 20:26:02 (*) Completed generation for system: DE2_115_SOPC.
# 2017.03.07 20:26:02 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/altera_workspace/Uvispace_projects/DE2_115_sopcbuilder_11_working/DE2_115_SOPC.ptf 
  System HDL Model : C:/altera_workspace/Uvispace_projects/DE2_115_sopcbuilder_11_working/DE2_115_SOPC.v 
  System Generation Script : C:/altera_workspace/Uvispace_projects/DE2_115_sopcbuilder_11_working/DE2_115_SOPC_generation_script 

# 2017.03.07 20:26:02 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
