{
    "code": "module TopModule (\n    input logic [7:0] in,\n    output logic [31:0] out\n);\n    always @(*) begin\n        out = { {24{in[7]}}, in }; // Sign-extend 8 bits to 32 bits\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}