============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  09:09:40 pm
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (212 ps) Setup Check with Pin buffer_count_reg[3]/CK->D
          Group: reg2reg
     Startpoint: (R) buffer_count_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) buffer_count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1650            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1650            0     
                                              
             Setup:-     121                  
       Uncertainty:-     125                  
     Required Time:=    1404                  
      Launch Clock:-       0                  
         Data Path:-    1192                  
             Slack:=     212                  

#----------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  buffer_count_reg[3]/CK -       -     R     (arrival)            36     0     0       0 
  buffer_count_reg[3]/Q  -       CK->Q F     DFFRPQ_X1M_A9TL       2    86   316     316 
  g189__2398/Y           -       B->Y  R     NAND4_X2A_A9TL        2   181   131     447 
  g242__2802/CO          -       B->CO R     ADDH_X1M_A9TL         1    98   180     627 
  g239__3680/CO          -       B->CO R     ADDH_X1M_A9TL         1    96   157     784 
  g236__5526/CO          -       B->CO R     ADDH_X1M_A9TL         1    96   157     941 
  g234__4319/Y           -       A->Y  R     XNOR2_X0P7M_A9TL      1   228   124    1065 
  g232__6260/Y           -       B->Y  F     NOR2_X1M_A9TL         1   118   127    1192 
  buffer_count_reg[3]/D  -       -     F     DFFRPQ_X1M_A9TL       1     -     0    1192 
#----------------------------------------------------------------------------------------

