<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EthernetBRIDGE\impl\gwsynthesis\EthernetBRIDGE.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\EthernetBRIDGE\src\pinout_test_board.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 13 23:03:52 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>780</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1422</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_tx_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>229.965(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>phy_rx_clk</td>
<td>100.000(MHz)</td>
<td>230.840(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>phy_tx_clk</td>
<td>100.000(MHz)</td>
<td>161.083(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.792</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.173</td>
</tr>
<tr>
<td>2</td>
<td>3.925</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.040</td>
</tr>
<tr>
<td>3</td>
<td>3.925</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.040</td>
</tr>
<tr>
<td>4</td>
<td>4.119</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.846</td>
</tr>
<tr>
<td>5</td>
<td>4.119</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.846</td>
</tr>
<tr>
<td>6</td>
<td>4.119</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.846</td>
</tr>
<tr>
<td>7</td>
<td>4.119</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.846</td>
</tr>
<tr>
<td>8</td>
<td>4.119</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.846</td>
</tr>
<tr>
<td>9</td>
<td>4.257</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.708</td>
</tr>
<tr>
<td>10</td>
<td>4.313</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.652</td>
</tr>
<tr>
<td>11</td>
<td>4.388</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.577</td>
</tr>
<tr>
<td>12</td>
<td>4.401</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.564</td>
</tr>
<tr>
<td>13</td>
<td>4.604</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.361</td>
</tr>
<tr>
<td>14</td>
<td>4.665</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.300</td>
</tr>
<tr>
<td>15</td>
<td>4.667</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.298</td>
</tr>
<tr>
<td>16</td>
<td>4.697</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.268</td>
</tr>
<tr>
<td>17</td>
<td>4.718</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.247</td>
</tr>
<tr>
<td>18</td>
<td>4.848</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.117</td>
</tr>
<tr>
<td>19</td>
<td>4.956</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.009</td>
</tr>
<tr>
<td>20</td>
<td>5.022</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.943</td>
</tr>
<tr>
<td>21</td>
<td>5.081</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.884</td>
</tr>
<tr>
<td>22</td>
<td>5.134</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.831</td>
</tr>
<tr>
<td>23</td>
<td>5.155</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.810</td>
</tr>
<tr>
<td>24</td>
<td>5.222</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.743</td>
</tr>
<tr>
<td>25</td>
<td>5.233</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.732</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.339</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20/AD[0]</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.351</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.609</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 35.121%; route: 3.773, 61.121%; tC2Q: 0.232, 3.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.476</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 35.895%; route: 3.640, 60.263%; tC2Q: 0.232, 3.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.476</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 35.895%; route: 3.640, 60.263%; tC2Q: 0.232, 3.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 37.082%; route: 3.446, 58.949%; tC2Q: 0.232, 3.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 37.082%; route: 3.446, 58.949%; tC2Q: 0.232, 3.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 37.082%; route: 3.446, 58.949%; tC2Q: 0.232, 3.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C28[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 37.082%; route: 3.446, 58.949%; tC2Q: 0.232, 3.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>6.922</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.168, 37.082%; route: 3.446, 58.949%; tC2Q: 0.232, 3.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.432</td>
<td>1.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/I3</td>
</tr>
<tr>
<td>3.987</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s18/F</td>
</tr>
<tr>
<td>4.886</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/I2</td>
</tr>
<tr>
<td>5.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s14/F</td>
</tr>
<tr>
<td>5.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/I3</td>
</tr>
<tr>
<td>5.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s9/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I3</td>
</tr>
<tr>
<td>6.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C27[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>6.595</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/I1</td>
</tr>
<tr>
<td>7.144</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/F</td>
</tr>
<tr>
<td>7.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.390, 41.869%; route: 3.086, 54.067%; tC2Q: 0.232, 4.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/I0</td>
</tr>
<tr>
<td>3.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/I0</td>
</tr>
<tr>
<td>5.161</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C22[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.576</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s3/I1</td>
</tr>
<tr>
<td>6.292</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s3/F</td>
</tr>
<tr>
<td>6.539</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s2/I1</td>
</tr>
<tr>
<td>7.088</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n264_s2/F</td>
</tr>
<tr>
<td>7.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.708, 47.909%; route: 2.712, 47.986%; tC2Q: 0.232, 4.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/I0</td>
</tr>
<tr>
<td>3.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I1</td>
</tr>
<tr>
<td>4.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.887</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3/I0</td>
</tr>
<tr>
<td>5.404</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s3/I2</td>
</tr>
<tr>
<td>6.271</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s3/F</td>
</tr>
<tr>
<td>6.444</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s2/I1</td>
</tr>
<tr>
<td>7.014</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s2/F</td>
</tr>
<tr>
<td>7.014</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.621, 46.992%; route: 2.724, 48.848%; tC2Q: 0.232, 4.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/I0</td>
</tr>
<tr>
<td>3.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4/I1</td>
</tr>
<tr>
<td>5.097</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s4/F</td>
</tr>
<tr>
<td>5.988</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3/I3</td>
</tr>
<tr>
<td>6.450</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3/F</td>
</tr>
<tr>
<td>6.451</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2/F</td>
</tr>
<tr>
<td>7.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.551, 45.846%; route: 2.781, 49.985%; tC2Q: 0.232, 4.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/I0</td>
</tr>
<tr>
<td>3.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C22[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/F</td>
</tr>
<tr>
<td>5.367</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3/I1</td>
</tr>
<tr>
<td>5.922</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3/F</td>
</tr>
<tr>
<td>6.335</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2/I1</td>
</tr>
<tr>
<td>6.797</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2/F</td>
</tr>
<tr>
<td>6.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.653, 49.489%; route: 2.476, 46.183%; tC2Q: 0.232, 4.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.646</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s6/I0</td>
</tr>
<tr>
<td>3.017</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s6/F</td>
</tr>
<tr>
<td>3.440</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3/I1</td>
</tr>
<tr>
<td>3.957</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s3/F</td>
</tr>
<tr>
<td>4.228</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4/I0</td>
</tr>
<tr>
<td>4.745</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C23[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n287_s4/F</td>
</tr>
<tr>
<td>5.424</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s3/I1</td>
</tr>
<tr>
<td>5.994</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C21[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s3/F</td>
</tr>
<tr>
<td>6.166</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s2/I1</td>
</tr>
<tr>
<td>6.736</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s2/F</td>
</tr>
<tr>
<td>6.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.545, 48.017%; route: 2.523, 47.606%; tC2Q: 0.232, 4.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/I0</td>
</tr>
<tr>
<td>3.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I1</td>
</tr>
<tr>
<td>4.451</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.887</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3/I0</td>
</tr>
<tr>
<td>5.404</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3/I1</td>
</tr>
<tr>
<td>6.271</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/I1</td>
</tr>
<tr>
<td>6.734</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2/F</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C20[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.513, 47.430%; route: 2.553, 48.191%; tC2Q: 0.232, 4.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1882_s0/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1882_s0/F</td>
</tr>
<tr>
<td>4.015</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s38/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C23[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s38/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C29[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39/I1</td>
</tr>
<tr>
<td>5.887</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C29[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s39/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s36/I3</td>
</tr>
<tr>
<td>6.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s36/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.212, 41.991%; route: 2.824, 53.605%; tC2Q: 0.232, 4.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R31C20[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1882_s0/I0</td>
</tr>
<tr>
<td>4.014</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C23[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1882_s0/F</td>
</tr>
<tr>
<td>4.015</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s38/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R30C23[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_fcs_s38/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s34/I3</td>
</tr>
<tr>
<td>5.887</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s34/F</td>
</tr>
<tr>
<td>6.134</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s32/I1</td>
</tr>
<tr>
<td>6.683</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s32/F</td>
</tr>
<tr>
<td>6.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 41.759%; route: 2.824, 53.820%; tC2Q: 0.232, 4.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/I0</td>
</tr>
<tr>
<td>3.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R26C22[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/F</td>
</tr>
<tr>
<td>5.370</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3/I1</td>
</tr>
<tr>
<td>5.919</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3/F</td>
</tr>
<tr>
<td>6.091</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2/I1</td>
</tr>
<tr>
<td>6.553</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2/F</td>
</tr>
<tr>
<td>6.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.647, 51.727%; route: 2.238, 43.740%; tC2Q: 0.232, 4.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R34C31[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>2.633</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2/F</td>
</tr>
<tr>
<td>3.860</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3/I3</td>
</tr>
<tr>
<td>4.313</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3/F</td>
</tr>
<tr>
<td>4.718</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1741_s4/I3</td>
</tr>
<tr>
<td>5.089</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1741_s4/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1737_s2/I1</td>
</tr>
<tr>
<td>5.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1737_s2/F</td>
</tr>
<tr>
<td>5.896</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n894_s3/I2</td>
</tr>
<tr>
<td>6.445</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n894_s3/F</td>
</tr>
<tr>
<td>6.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 45.141%; route: 2.516, 50.227%; tC2Q: 0.232, 4.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.642</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/I0</td>
</tr>
<tr>
<td>3.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C25[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s7/F</td>
</tr>
<tr>
<td>3.896</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/I1</td>
</tr>
<tr>
<td>4.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s5/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/I0</td>
</tr>
<tr>
<td>5.161</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C22[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4/F</td>
</tr>
<tr>
<td>5.830</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s2/I0</td>
</tr>
<tr>
<td>6.379</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s2/F</td>
</tr>
<tr>
<td>6.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.153, 43.555%; route: 2.558, 51.751%; tC2Q: 0.232, 4.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C20[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1465_s3/I1</td>
</tr>
<tr>
<td>2.379</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1465_s3/F</td>
</tr>
<tr>
<td>3.173</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1465_s2/I1</td>
</tr>
<tr>
<td>3.626</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C24[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1465_s2/F</td>
</tr>
<tr>
<td>4.286</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s33/I2</td>
</tr>
<tr>
<td>4.835</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s33/F</td>
</tr>
<tr>
<td>4.836</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32/I2</td>
</tr>
<tr>
<td>5.353</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R32C25[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32/F</td>
</tr>
<tr>
<td>5.771</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1279_s0/I2</td>
</tr>
<tr>
<td>6.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1279_s0/F</td>
</tr>
<tr>
<td>6.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.623, 53.708%; route: 2.029, 41.542%; tC2Q: 0.232, 4.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R34C31[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>2.633</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2/F</td>
</tr>
<tr>
<td>3.860</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3/I3</td>
</tr>
<tr>
<td>4.313</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3/F</td>
</tr>
<tr>
<td>4.718</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1741_s4/I3</td>
</tr>
<tr>
<td>5.089</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R33C29[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1741_s4/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1739_s2/I2</td>
</tr>
<tr>
<td>5.891</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1739_s2/F</td>
</tr>
<tr>
<td>5.896</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n896_s3/I3</td>
</tr>
<tr>
<td>6.267</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n896_s3/F</td>
</tr>
<tr>
<td>6.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s3/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C28[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 43.120%; route: 2.516, 52.077%; tC2Q: 0.232, 4.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1/Q</td>
</tr>
<tr>
<td>2.597</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s4/I1</td>
</tr>
<tr>
<td>3.050</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C23[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s4/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3/I2</td>
</tr>
<tr>
<td>4.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C21[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3/F</td>
</tr>
<tr>
<td>4.667</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C21[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s4/I1</td>
</tr>
<tr>
<td>5.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C21[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s4/F</td>
</tr>
<tr>
<td>5.213</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s3/I2</td>
</tr>
<tr>
<td>5.675</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s3/F</td>
</tr>
<tr>
<td>5.676</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2/I1</td>
</tr>
<tr>
<td>6.246</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n275_s2/F</td>
</tr>
<tr>
<td>6.246</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C21[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.411, 50.123%; route: 2.167, 45.054%; tC2Q: 0.232, 4.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R34C30[1][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/Q</td>
</tr>
<tr>
<td>2.423</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s6/I0</td>
</tr>
<tr>
<td>2.876</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s6/F</td>
</tr>
<tr>
<td>3.277</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5/I1</td>
</tr>
<tr>
<td>3.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C21[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n289_s5/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s7/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s7/F</td>
</tr>
<tr>
<td>4.866</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s3/I2</td>
</tr>
<tr>
<td>5.436</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s3/F</td>
</tr>
<tr>
<td>5.609</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s2/I1</td>
</tr>
<tr>
<td>6.179</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n261_s2/F</td>
</tr>
<tr>
<td>6.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.572, 54.229%; route: 1.939, 40.880%; tC2Q: 0.232, 4.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R34C31[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>2.633</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1749_s2/F</td>
</tr>
<tr>
<td>3.860</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3/I3</td>
</tr>
<tr>
<td>4.313</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C29[1][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1746_s3/F</td>
</tr>
<tr>
<td>5.331</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1744_s2/I2</td>
</tr>
<tr>
<td>5.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1744_s2/F</td>
</tr>
<tr>
<td>5.706</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n901_s3/I3</td>
</tr>
<tr>
<td>6.168</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n901_s3/F</td>
</tr>
<tr>
<td>6.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.803, 38.103%; route: 2.697, 56.995%; tC2Q: 0.232, 4.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s2/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_reg1_0_s20</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.149, 42.514%; tC2Q: 0.202, 57.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R36C28[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s3/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n37_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s1/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_14_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n378_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1510_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1510_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1509_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1509_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R34C31[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n908_s3/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n908_s3/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1116_s1/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1116_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1318_s1/I0</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1318_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1316_s1/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1316_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_timeout_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n543_s1/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n543_s1/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n82_s1/I0</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/n82_s1/F</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>115</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_if_block/u_mii_rx_if/mii_align_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_s2/I0</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n41_s2/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C32[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WCtrlDataStart_q_s7/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOL27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/RStatStart_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C27[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n901_s3/I2</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n901_s3/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n894_s3/I0</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n894_s3/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_15_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1258_s1/I2</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1258_s1/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1257_s1/I0</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1257_s1/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C26[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1256_s1/I2</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1256_s1/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1118_s2/I0</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1118_s2/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C28[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n969_s1/I2</td>
</tr>
<tr>
<td>1.667</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n969_s1/F</td>
</tr>
<tr>
<td>1.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>319</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/preamble_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_col_reg1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/ifg_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/retrans_cnt_random_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_7_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>319</td>
<td>phy_tx_clk_d</td>
<td>3.792</td>
<td>0.897</td>
</tr>
<tr>
<td>115</td>
<td>phy_rx_clk_d</td>
<td>5.668</td>
<td>0.924</td>
</tr>
<tr>
<td>83</td>
<td>clk_tx_ena_int</td>
<td>3.792</td>
<td>1.926</td>
</tr>
<tr>
<td>75</td>
<td>hd_state_enable</td>
<td>6.808</td>
<td>1.583</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_9</td>
<td>7.890</td>
<td>1.333</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_10</td>
<td>8.207</td>
<td>0.991</td>
</tr>
<tr>
<td>64</td>
<td>tx_pause_val_latch_15_8</td>
<td>6.808</td>
<td>1.037</td>
</tr>
<tr>
<td>51</td>
<td>clk_d</td>
<td>5.652</td>
<td>0.261</td>
</tr>
<tr>
<td>43</td>
<td>c_state.s_ifg</td>
<td>5.932</td>
<td>1.367</td>
</tr>
<tr>
<td>38</td>
<td>tx_pause_source_addr_reg1_0_5</td>
<td>8.260</td>
<td>0.919</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R32C21</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C20</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R33C25</td>
<td>79.17%</td>
</tr>
<tr>
<td>R33C32</td>
<td>79.17%</td>
</tr>
<tr>
<td>R20C24</td>
<td>77.78%</td>
</tr>
<tr>
<td>R20C26</td>
<td>76.39%</td>
</tr>
<tr>
<td>R31C26</td>
<td>75.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
