{
    "name": "dramsim2",
    "aliases": [],
    "versions": [
        {
            "name": "2.2.2",
            "sha256": "96d0257eafb41e38ffa4f13e3ef3759567bdde7fa3329403f324abd0ddf8d015"
        }
    ],
    "latest_version": "2.2.2",
    "build_system": "MakefilePackage",
    "conflicts": [
        {
            "name": "platform=windows",
            "spec": "",
            "description": "None"
        }
    ],
    "variants": [],
    "homepage": "https://github.com/umd-memsys/DRAMSim2",
    "maintainers": [
        "jjwilke"
    ],
    "patches": [],
    "resources": [],
    "description": " DRAMsim is a hardware-validated, cycle-accurate C based simulator for\nDRAM devices such as DDR3\n",
    "dependencies": [],
    "dependent_to": [
        {
            "name": "hybridsim",
            "description": "HybridSim provides cycle-accurate simulation of a non-volatile memory\nsystem augmented with a DRAM based cache. It uses DRAMSim2 for the DRAM\nmodel and NVDIMMSim for the non-volatile memory model"
        },
        {
            "name": "sst-elements",
            "description": "SST Elements implements a range of components for performing\narchitecture simulation from node-level to system-level using the SST\ndiscrete event core."
        }
    ]
}