// Seed: 4251058543
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  tri   id_4,
    output tri1  id_5
);
  logic id_7;
  assign id_7 = id_4;
  wire id_8;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output uwire id_0
    , id_10,
    output tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8
    , id_11
);
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_4,
      id_5,
      id_8
  );
endmodule
