#-----------------------------------------------------------
# Vivado v2014.4_63036 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Feb 11 20:04:59 2015
# Process ID: 6996
# Log file: D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1/top.vds
# Journal file: D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.cache/wt} [current_project]
# set_property parent.project_path {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.xpr} [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files {{D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/system.bd}}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all {{d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc}}]
# set_property used_in_implementation false [get_files -all {{D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/system_ooc.xdc}}]
# set_property is_locked true [get_files {{D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/system.bd}}]
# read_verilog -library xil_defaultlib {
#   {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/bin2seg.v}
#   {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/seven_seg.v}
#   {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v}
#   {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/imports/hdl/system_wrapper.v}
#   {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/top.v}
# }
# read_xdc {{D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/constrs_1/new/top.xdc}}
# set_property used_in_implementation false [get_files {{D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/constrs_1/new/top.xdc}}]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file top.hwdef }
# synth_design -top top -part xc7z020clg484-1
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v:176]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 273.168 ; gain = 112.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-638] synthesizing module 'clock' [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock' (1#1) [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/seven_seg.v:23]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/bin2seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (2#1) [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/bin2seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (3#1) [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/seven_seg.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/top.v:67]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/imports/hdl/system_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/imports/hdl/system_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/hdl/system.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/hdl/system.v:78]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (5#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (6#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (7#1) [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:175]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (8#1) [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 21 given [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/hdl/system.v:78]
INFO: [Synth 8-256] done synthesizing module 'system' (9#1) [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (10#1) [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/imports/hdl/system_wrapper.v:3]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 294.078 ; gain = 133.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 294.078 ; gain = 133.223
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_inst/system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_wrapper_inst/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/constrs_1/new/top.xdc]
Parsing XDC File [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 576.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_wrapper_inst/system_i. (constraint file  {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1/dont_touch.xdc}, line 7).
Applied set_property DONT_TOUCH = true for system_wrapper_inst/system_i/processing_system7_0. (constraint file  {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1/dont_touch.xdc}, line 10).
Applied set_property DONT_TOUCH = true for system_wrapper_inst/system_i/processing_system7_0/inst. (constraint file  {D:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.runs/synth_1/dont_touch.xdc}, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
ROM "onesec_clk" won't be mapped to RAM because address size (33) is larger than maximum supported(18) 
ROM "tensec_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "onemin_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tenmin_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "hour_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "com_cnt" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/Education 14.4/1_End/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module bin2seg 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 
Module system_wrapper 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "clock_inst/onesec_clk" won't be mapped to RAM because address size (33) is larger than maximum supported(18) 
ROM "seven_seg_inst/com_cnt" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 576.059 ; gain = 415.203

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clock_inst/segdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clock_inst/segdata_reg[30] )
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[8] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\clock_inst/tenmin_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\clock_inst/tensec_cnt_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/segdata_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/tensec_cnt_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/tenmin_cnt_reg[3] ) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\clock_inst/cnt_reg[25] )
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\clock_inst/cnt_reg[32] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 576.059 ; gain = 415.203

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 576.059 ; gain = 415.203
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 762.223 ; gain = 601.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 777.703 ; gain = 616.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 782.746 ; gain = 621.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 782.746 ; gain = 621.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 782.746 ; gain = 621.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 782.746 ; gain = 621.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BIBUF  |   130|
|2     |BUFG   |     2|
|3     |CARRY4 |    10|
|4     |LUT1   |   103|
|5     |LUT2   |     3|
|6     |LUT3   |    37|
|7     |LUT4   |    24|
|8     |LUT5   |    24|
|9     |LUT6   |    42|
|10    |MUXF7  |    12|
|11    |MUXF8  |     6|
|12    |PS7    |     1|
|13    |FDCE   |    79|
|14    |FDPE   |     7|
|15    |IBUF   |     2|
|16    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------------+------+
|      |Instance                   |Module                                     |Cells |
+------+---------------------------+-------------------------------------------+------+
|1     |top                        |                                           |   506|
|2     |  clock_inst               |clock                                      |   194|
|3     |  seven_seg_inst           |seven_seg                                  |    65|
|4     |  system_wrapper_inst      |system_wrapper                             |   220|
|5     |    system_i               |system                                     |   220|
|6     |      processing_system7_0 |system_processing_system7_0_0              |   220|
|7     |        inst               |processing_system7_v5_5_processing_system7 |   220|
+------+---------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 782.746 ; gain = 621.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 782.746 ; gain = 280.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 782.746 ; gain = 621.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 788.941 ; gain = 568.828
# write_checkpoint -noxdef top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 788.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 11 20:05:38 2015...
