// This file is auto generated using sw/generate_control.py. DO NOT EDIT!
package control_defs_pkg;

////////////////////////////
//// Instruction Decode ////
////////////////////////////

typedef enum logic [6:0] {
    HALT,
    NOP,
    IRQ,
    LDCR,
    ADDI,
    SUBI,
    XORI,
    ANDNI,
    ROLI,
    SLLI,
    RORI,
    SRLI,
    ST,
    LD,
    STU,
    ANDI,
    ORI,
    AND,
    OR,
    ADD,
    SUB,
    XOR,
    ANDN,
    ROL,
    SLL,
    ROR,
    SRL,
    SEQ,
    SLT,
    SLE,
    SLTU,
    SLEU,
    BEQZ,
    BNEZ,
    BLTZ,
    BGEZ,
    LBI,
    SLBI,
    J,
    JR,
    JAL,
    JALR,
    FADD,
    FSUB,
    FMUL,
    FEQ,
    FLE,
    FLT,
    FCVTI,
    ICVTF,
    FMOVI,
    IMOVF,
    FST,
    FLD,
    FCLASS,
    STB,
    LDB,
    STH,
    LDH,
    XORSI,
    SRAI,
    SRA
} op_word_t;

endpackage