Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system.qsys --synthesis=VHDL --output-directory=/home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding interrupt_counter_0 [interrupt_counter 1.0]
Progress: Parameterizing module interrupt_counter_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios_buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_buttons
Progress: Adding nios_leds [altera_avalon_pio 18.1]
Progress: Parameterizing module nios_leds
Progress: Adding parallel_port_0 [parallel_port 1.0]
Progress: Parameterizing module parallel_port_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.nios_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: interrupt_counter_0: "soc_system" instantiated interrupt_counter "interrupt_counter_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=/tmp/alt8361_1719803874627246121.dir/0003_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8361_1719803874627246121.dir/0003_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: nios_buttons: Starting RTL generation for module 'soc_system_nios_buttons'
Info: nios_buttons:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_nios_buttons --dir=/tmp/alt8361_1719803874627246121.dir/0004_nios_buttons_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8361_1719803874627246121.dir/0004_nios_buttons_gen//soc_system_nios_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: nios_buttons: Done RTL generation for module 'soc_system_nios_buttons'
Info: nios_buttons: "soc_system" instantiated altera_avalon_pio "nios_buttons"
Info: nios_leds: Starting RTL generation for module 'soc_system_nios_leds'
Info: nios_leds:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_nios_leds --dir=/tmp/alt8361_1719803874627246121.dir/0005_nios_leds_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8361_1719803874627246121.dir/0005_nios_leds_gen//soc_system_nios_leds_component_configuration.pl  --do_build_sim=0  ]
Info: nios_leds: Done RTL generation for module 'soc_system_nios_leds'
Info: nios_leds: "soc_system" instantiated altera_avalon_pio "nios_leds"
Info: parallel_port_0: "soc_system" instantiated parallel_port "parallel_port_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sdram_controller_0: Starting RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_0 --dir=/tmp/alt8361_1719803874627246121.dir/0008_sdram_controller_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8361_1719803874627246121.dir/0008_sdram_controller_0_gen//soc_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: sysid: "soc_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'soc_system_timer_0'
Info: timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt8361_1719803874627246121.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8361_1719803874627246121.dir/0010_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc_system_timer_0'
Info: timer_0: "soc_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "soc_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=/tmp/alt8361_1719803874627246121.dir/0014_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8361_1719803874627246121.dir/0014_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.04.09 21:12:18 (*) Starting Nios II generation
Info: cpu: # 2020.04.09 21:12:18 (*)   Checking for plaintext license.
Info: cpu: # 2020.04.09 21:12:19 (*)   Plaintext license not found.
Info: cpu: # 2020.04.09 21:12:19 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.04.09 21:12:22 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.04.09 21:12:22 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.04.09 21:12:22 (*)   Creating all objects for CPU
Info: cpu: # 2020.04.09 21:12:22 (*)     Testbench
Info: cpu: # 2020.04.09 21:12:22 (*)     Instruction decoding
Info: cpu: # 2020.04.09 21:12:22 (*)       Instruction fields
Info: cpu: # 2020.04.09 21:12:22 (*)       Instruction decodes
Info: cpu: # 2020.04.09 21:12:23 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.04.09 21:12:23 (*)       Instruction controls
Info: cpu: # 2020.04.09 21:12:23 (*)     Pipeline frontend
Info: cpu: # 2020.04.09 21:12:23 (*)     Pipeline backend
Info: cpu: # 2020.04.09 21:12:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.04.09 21:12:27 (*)   Creating encrypted RTL
Info: cpu: # 2020.04.09 21:12:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/vm/CyclonV_RTES_dev/counter_parallel_port/hw/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 42 modules, 76 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
