Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Thu Nov  7 19:42:07 2024
| Host         : FredMachine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.086        0.000                      0                   20        0.265        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.086        0.000                      0                   20        0.265        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.086ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.500ns (78.628%)  route 0.408ns (21.372%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.301 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.566 r  display/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.566    display/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.334    14.386    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[17]/C
                         clock pessimism              0.243    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    14.652    display/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  8.086    

Slack (MET) :             8.091ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 1.495ns (78.572%)  route 0.408ns (21.428%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.301 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.561 r  display/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.561    display/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.334    14.386    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[19]/C
                         clock pessimism              0.243    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    14.652    display/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  8.091    

Slack (MET) :             8.151ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.435ns (77.874%)  route 0.408ns (22.126%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.301 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.501 r  display/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.501    display/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.334    14.386    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[18]/C
                         clock pessimism              0.243    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    14.652    display/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  8.151    

Slack (MET) :             8.170ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.416ns (77.643%)  route 0.408ns (22.357%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.301 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.301    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.482 r  display/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.482    display/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.334    14.386    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[16]/C
                         clock pessimism              0.243    14.628    
                         clock uncertainty           -0.035    14.593    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)        0.059    14.652    display/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 1.402ns (77.470%)  route 0.408ns (22.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.468 r  display/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.468    display/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.335    14.387    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[13]/C
                         clock pessimism              0.243    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.059    14.653    display/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 1.397ns (77.408%)  route 0.408ns (22.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.463 r  display/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.463    display/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.335    14.387    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[15]/C
                         clock pessimism              0.243    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.059    14.653    display/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 1.337ns (76.631%)  route 0.408ns (23.369%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.403 r  display/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.403    display/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.335    14.387    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[14]/C
                         clock pessimism              0.243    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.059    14.653    display/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.318ns (76.374%)  route 0.408ns (23.626%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.203 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.203    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.384 r  display/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.384    display/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.335    14.387    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[12]/C
                         clock pessimism              0.243    14.629    
                         clock uncertainty           -0.035    14.594    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.059    14.653    display/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 1.304ns (76.181%)  route 0.408ns (23.819%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.370 r  display/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.370    display/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.337    14.389    display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[9]/C
                         clock pessimism              0.243    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.059    14.655    display/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 1.299ns (76.111%)  route 0.408ns (23.889%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.448     4.658    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     5.037 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.408     5.445    display/clkdiv_reg_n_0_[1]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.007 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.007    display/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.105 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.105    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.365 r  display/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.365    display/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.337    14.389    display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[11]/C
                         clock pessimism              0.243    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.059    14.655    display/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                  8.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  display/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.118     1.772    display/clkdiv_reg_n_0_[6]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  display/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    display/clkdiv_reg[4]_i_1_n_5
    SLICE_X0Y71          FDRE                                         r  display/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    display/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  display/clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    display/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.118     1.772    display/clkdiv_reg_n_0_[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  display/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    display/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[10]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    display/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.118     1.769    display/clkdiv_reg_n_0_[18]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  display/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    display/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[18]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    display/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  display/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.118     1.773    display/clkdiv_reg_n_0_[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  display/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    display/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    display/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.118     1.770    display/clkdiv_reg_n_0_[14]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  display/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    display/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[14]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    display/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  display/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.118     1.772    display/clkdiv_reg_n_0_[6]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.916 r  display/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    display/clkdiv_reg[4]_i_1_n_4
    SLICE_X0Y71          FDRE                                         r  display/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    display/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  display/clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    display/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.118     1.772    display/clkdiv_reg_n_0_[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.916 r  display/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    display/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    display/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  display/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    display/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.510    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.118     1.769    display/clkdiv_reg_n_0_[18]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.913 r  display/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    display/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     2.026    display/CLK100MHZ
    SLICE_X0Y74          FDRE                                         r  display/clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    display/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  display/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.118     1.773    display/clkdiv_reg_n_0_[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.917 r  display/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    display/clkdiv_reg[0]_i_1_n_4
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    display/CLK100MHZ
    SLICE_X0Y70          FDRE                                         r  display/clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    display/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.592     1.511    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.118     1.770    display/clkdiv_reg_n_0_[14]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.914 r  display/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    display/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     2.027    display/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  display/clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    display/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     display/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     display/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     display/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     display/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     display/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     display/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     display/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     display/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     display/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     display/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     display/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     display/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     display/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     display/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     display/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     display/clkdiv_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     display/clkdiv_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     display/clkdiv_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71     display/clkdiv_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     display/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     display/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     display/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     display/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     display/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     display/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     display/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     display/clkdiv_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     display/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     display/clkdiv_reg[15]/C



