
723_FrequencyRelay.elf:     file format elf32-littlenios2
723_FrequencyRelay.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000310

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000153a0 memsz 0x000153a0 flags r-x
    LOAD off    0x00017000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00017000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x000023a8 memsz 0x0007f8d4 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00017000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   000002f0  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000150b0  00000310  00000310  00001310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000670  08000000  08000000  00017000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001d38  08000670  08000670  00017670  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d7d9  080023a8  080023a8  000193a8  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000193a8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000ed0  00000000  00000000  000193d0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00002213  00000000  00000000  0001a2a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0002cfb3  00000000  00000000  0001c4b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000092b6  00000000  00000000  00049466  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0001a093  00000000  00000000  0005271c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002c28  00000000  00000000  0006c7b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000296a  00000000  00000000  0006f3d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000da04  00000000  00000000  00071d42  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0007f748  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000009a8  00000000  00000000  0007f798  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00085333  2**0
                  CONTENTS, READONLY
 18 .cpu          00000005  00000000  00000000  00085336  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0008533b  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0008533c  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0008533d  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00085341  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00085345  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00085349  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00085352  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0008535b  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  00085364  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000002c  00000000  00000000  00085369  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     000adc75  00000000  00000000  00085395  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000310 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000670 l    d  .rwdata	00000000 .rwdata
080023a8 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000354 l       .text	00000000 alt_after_alt_main
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
00000100 l       .exceptions	00000000 hw_irq_test
000001c4 l       .exceptions	00000000 soft_exceptions
00000124 l       .exceptions	00000000 hw_irq_handler
0000013c l       .exceptions	00000000 restore_context
000001e0 l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
080023ac l     O .bss	00000004 uxTopCoRoutineReadyPriority
080023b0 l     O .bss	00000004 xCoRoutineTickCount
080023b4 l     O .bss	00000004 xLastTickCount
080023b8 l     O .bss	00000004 xPassedTicks
00000848 l     F .text	0000009c prvInitialiseCoRoutineLists
08002450 l     O .bss	00000028 pxReadyCoRoutineLists
080023c0 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
080023bc l     O .bss	00000004 pxDelayedCoRoutineList
00000538 l     F .text	000000d4 prvCheckPendingReadyList
080024a0 l     O .bss	00000014 xPendingReadyCoRoutineList
0000060c l     F .text	00000150 prvCheckDelayedList
08002478 l     O .bss	00000014 xDelayedCoRoutineList1
0800248c l     O .bss	00000014 xDelayedCoRoutineList2
00000000 l    df *ABS*	00000000 event_groups.c
0000100c l     F .text	00000078 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002348 l     O .rwdata	00000002 heapSTRUCT_SIZE
0800234c l     O .rwdata	00000004 xTotalHeapSize
080023c4 l     O .bss	00000004 pxEnd
08002350 l     O .rwdata	00000004 xFreeBytesRemaining
000012d4 l     F .text	000000c0 prvHeapInit
080023c8 l     O .bss	00000008 xStart
00001394 l     F .text	00000138 prvInsertBlockIntoFreeList
080024b4 l     O .bss	0007d000 xHeap
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
00001794 l     F .text	00000028 prvReadGp
000018f8 l     F .text	00000098 prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002700 l     F .text	00000194 prvCopyDataToQueue
00002ab8 l     F .text	00000058 prvIsQueueFull
00002930 l     F .text	000000f0 prvUnlockQueue
00002894 l     F .text	0000009c prvCopyDataFromQueue
00002a20 l     F .text	00000054 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
080023d4 l     O .bss	00000004 uxTasksDeleted
080023d8 l     O .bss	00000004 uxCurrentNumberOfTasks
080023dc l     O .bss	00000004 xTickCount
080023e0 l     O .bss	00000004 uxTopReadyPriority
080023e4 l     O .bss	00000004 xSchedulerRunning
080023e8 l     O .bss	00000004 uxPendedTicks
080023ec l     O .bss	00000004 xYieldPending
080023f0 l     O .bss	00000004 xNumOfOverflows
080023f4 l     O .bss	00000004 uxTaskNumber
08002354 l     O .rwdata	00000004 xNextTaskUnblockTime
080023f8 l     O .bss	00000004 uxSchedulerSuspended
00003c04 l     F .text	000000d8 prvAllocateTCBAndStack
00003904 l     F .text	0000013c prvInitialiseTCBVariables
00003a40 l     F .text	000000a8 prvInitialiseTaskLists
0807f4b4 l     O .bss	000000f0 pxReadyTasksLists
0807f5e0 l     O .bss	00000014 xTasksWaitingTermination
00003df0 l     F .text	00000070 prvResetNextTaskUnblockTime
00003b8c l     F .text	00000078 prvAddCurrentTaskToDelayedList
000038e8 l     F .text	0000001c prvIdleTask
0807f5cc l     O .bss	00000014 xPendingReadyList
080023fc l     O .bss	00000004 pxDelayedTaskList
08002400 l     O .bss	00000004 pxOverflowDelayedTaskList
0800003c l     O .rodata	00000014 ucExpectedStackBytes.2719
00003ae8 l     F .text	000000a4 prvCheckTasksWaitingTermination
0807f5a4 l     O .bss	00000014 xDelayedTaskList1
0807f5b8 l     O .bss	00000014 xDelayedTaskList2
00003db4 l     F .text	0000003c prvDeleteTCB
00003cdc l     F .text	00000068 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
08002404 l     O .bss	00000004 xTimerQueue
00005038 l     F .text	0000007c prvCheckForValidListAndQueue
00004b44 l     F .text	00000034 prvTimerTask
00004a98 l     F .text	000000ac prvProcessExpiredTimer
0800240c l     O .bss	00000004 pxCurrentTimerList
00004cdc l     F .text	000000cc prvInsertTimerInActiveList
00004c18 l     F .text	00000060 prvGetNextExpireTime
00004b78 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004da8 l     F .text	0000018c prvProcessReceivedCommands
00004c78 l     F .text	00000064 prvSampleTimeNow
08002408 l     O .bss	00000004 xLastTime.2498
00004f34 l     F .text	00000104 prvSwitchTimerLists
08002410 l     O .bss	00000004 pxOverflowTimerList
0807f5f4 l     O .bss	00000014 xActiveTimerList1
0807f608 l     O .bss	00000014 xActiveTimerList2
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
000054a4 l     F .text	00000058 __sprint_r
080000ec l     O .rodata	00000010 blanks.3452
080000dc l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
00007508 l     F .text	00000218 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00008f04 l     F .text	00000058 std
00009010 l     F .text	00000008 __fp_lock
00009018 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
08000670 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
08002364 l     O .rwdata	00000004 charset
08000120 l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
08000268 l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
0000d0e0 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000e20c l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
0000ea80 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
0000eae0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0000ebe0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0000efcc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
0000f11c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0000f348 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0800238c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0000f5e4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0800102c l     O .rwdata	000000d8 flash_controller
08001104 l     O .rwdata	00001060 jtag_uart
08002164 l     O .rwdata	00000120 character_lcd
08002284 l     O .rwdata	000000c4 uart
0000f718 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0000f7ec l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000105ec l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000116d8 l     F .text	00000228 altera_avalon_jtag_uart_irq
00011900 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002390 l     O .rwdata	00000004 colstart
00011f7c l     F .text	000000b8 lcd_write_command
00012034 l     F .text	000000d4 lcd_write_data
00012108 l     F .text	000000c4 lcd_clear_screen
000121cc l     F .text	000001ec lcd_repaint_screen
000123b8 l     F .text	000000c8 lcd_scroll_up
00012480 l     F .text	000002d0 lcd_handle_escape
00012c54 l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00012eb4 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00013174 l     F .text	0000009c altera_avalon_uart_irq
00013210 l     F .text	000000e0 altera_avalon_uart_rxirq
000132f0 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
000136dc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00013904 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00013be4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00013ddc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00013f18 l     F .text	000000dc alt_file_locked
0001417c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00014774 l     F .text	000000bc alt_write_word_amd
00014650 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00014a28 l     F .text	0000018c alt_unlock_block_intel
00014bb4 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080004f0 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
000151a8 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0001535c l     F .text	00000040 alt_sim_halt
0000ab88 g     F .text	00000094 _mprec_log10
0000ac74 g     F .text	00000088 __any_on
0000c3f4 g     F .text	00000070 _isatty_r
08000240 g     O .rodata	00000028 __mprec_tinytens
0000f17c g     F .text	0000006c alt_main
000100ac g     F .text	00000048 alt_read_query_entry_32bit
0807f644 g     O .bss	00000100 alt_irq
0000c464 g     F .text	00000078 _lseek_r
0000012c g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
0000353c g     F .text	00000074 vTaskPlaceOnUnorderedEventList
00001298 g     F .text	00000020 xPortGetFreeHeapSize
0000f824 g     F .text	000002c0 alt_flash_cfi_write
00000d64 g     F .text	0000003c xEventGroupGetBitsFromISR
0000dc00 g     F .text	00000088 __eqdf2
0807f8d4 g       *ABS*	00000000 __alt_heap_start
000048f0 g     F .text	000000b0 xTimerCreate
00005130 g     F .text	00000058 Timer_Reset_Task
0000542c g     F .text	00000044 printf
0000be4c g     F .text	00000068 __sseek
00008f6c g     F .text	000000a4 __sinit
00002b58 g     F .text	00000094 vQueueWaitForMessageRestricted
00009c44 g     F .text	00000084 _setlocale_r
0000906c g     F .text	00000068 __sfmoreglue
0000f208 g     F .text	00000020 __malloc_unlock
000009b8 g     F .text	00000184 xEventGroupSync
0000a69c g     F .text	000000e0 memmove
000008e4 g     F .text	00000080 xCoRoutineRemoveFromEventList
00004108 g     F .text	00000054 vTaskEnterCritical
0000905c g     F .text	00000010 _cleanup
000020b4 g     F .text	000000e8 xQueueGenericSendFromISR
0000acfc g     F .text	000000bc _Balloc
08002414 g     O .bss	00000004 timer
0000dd10 g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
00010238 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d6c g     F .text	00000094 xQueueGiveMutexRecursive
080023d0 g     O .bss	00000004 pxCurrentTCB
0000c380 g     F .text	00000074 _fstat_r
0000fd40 g     F .text	000002e8 alt_flash_program_block
08002434 g     O .bss	00000004 errno
08002440 g     O .bss	00000004 alt_argv
00004428 g     F .text	00000188 xTaskNotify
0800a348 g       *ABS*	00000000 _gp
00014380 g     F .text	00000030 usleep
00000b3c g     F .text	000001c0 xEventGroupWaitBits
08000eac g     O .rwdata	00000180 alt_fd_list
000018a4 g     F .text	00000038 xPortStartScheduler
00002fa0 g     F .text	00000044 vTaskEndScheduler
00014dbc g     F .text	00000094 alt_find_dev
000052f4 g     F .text	000000a0 memcpy
000034dc g     F .text	00000060 vTaskPlaceOnEventList
00002bec g     F .text	000001c8 xTaskGenericCreate
00009050 g     F .text	0000000c _cleanup_r
0000dea8 g     F .text	000000f8 __floatsidf
00013ea0 g     F .text	00000078 alt_io_redirect
0000de20 g     F .text	00000088 __ltdf2
00002584 g     F .text	00000080 xQueuePeekFromISR
000153c0 g       *ABS*	00000000 __DTOR_END__
00001218 g     F .text	00000080 vPortFree
00000358 g     F .text	00000140 xCoRoutineCreate
0000aad8 g     F .text	000000b0 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00011b18 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00005470 g     F .text	00000034 _printf_r
0000e348 g     F .text	00000008 __udivsi3
0000ef0c g     F .text	000000c0 isatty
08000150 g     O .rodata	000000c8 __mprec_tens
00003d44 g     F .text	00000070 uxTaskGetStackHighWaterMark
00009c20 g     F .text	00000008 __locale_charset
00001564 g     F .text	00000088 vListInsertEnd
08002428 g     O .bss	00000004 __malloc_top_pad
00000964 g     F .text	00000054 xEventGroupCreate
08002360 g     O .rwdata	00000004 __mb_cur_max
00009c28 g     F .text	0000000c _localeconv_r
0000b3f4 g     F .text	0000003c __i2b
00009604 g     F .text	0000049c __sfvwrite_r
0000bdd4 g     F .text	00000070 _sbrk_r
00014830 g     F .text	00000084 alt_program_intel
00000f9c g     F .text	00000038 vEventGroupSetBitsCallback
0000c4dc g     F .text	00000078 _read_r
0000153c g     F .text	00000028 vListInitialiseItem
00013ab8 g     F .text	00000078 alt_dcache_flush
08000a70 g     O .rwdata	0000000c __lc_ctype
08002380 g     O .rwdata	00000004 alt_max_fd
00010028 g     F .text	00000040 alt_read_query_entry_8bit
00001990 g     F .text	0000004c vPortSysTickHandler
0000e784 g     F .text	00000138 __unpack_d
0000c25c g     F .text	00000110 _fclose_r
000148b4 g     F .text	00000174 alt_erase_block_intel
00008ed0 g     F .text	00000034 fflush
0800242c g     O .bss	00000004 __malloc_max_sbrked_mem
000019dc g     F .text	000000dc alt_irq_register
0000d570 g     F .text	00000074 __adddf3
0000a9b8 g     F .text	00000120 __b2d
0000cb30 g     F .text	000005b0 __umoddi3
0000f02c g     F .text	000000f0 lseek
0800235c g     O .rwdata	00000004 _global_impure_ptr
00000da0 g     F .text	0000018c xEventGroupSetBits
0000b770 g     F .text	000005f4 _realloc_r
0807f8d4 g       *ABS*	00000000 __bss_end
0000ee14 g     F .text	000000f8 alt_iic_isr_register
00014274 g     F .text	0000010c alt_tick
0000c554 g     F .text	000005dc __udivdi3
08000218 g     O .rodata	00000028 __mprec_bigtens
0000b650 g     F .text	00000120 __s2b
0000e078 g     F .text	00000194 __floatunsidf
0000a8d8 g     F .text	00000060 __mcmp
00001084 g     F .text	00000194 pvPortMalloc
000130ac g     F .text	000000c8 altera_avalon_uart_init
080023a4 g     O .rwdata	00000004 __ctype_ptr
00009038 g     F .text	00000018 __fp_lock_all
0000edcc g     F .text	00000048 alt_ic_irq_enabled
000026c8 g     F .text	00000038 vQueueDelete
000018dc g     F .text	0000001c vPortEndScheduler
000014cc g     F .text	00000070 vListInitialise
000141dc g     F .text	00000098 alt_alarm_stop
08002438 g     O .bss	00000004 alt_irq_active
00000248 g     F .exceptions	000000c8 alt_irq_handler
08000e84 g     O .rwdata	00000028 alt_dev_null
0000315c g     F .text	00000028 xTaskGetTickCount
00001f04 g     F .text	000001b0 xQueueGenericSend
00010540 g     F .text	000000ac alt_set_flash_algorithm_func
0000a7a4 g     F .text	00000070 __hi0bits
0000dfa0 g     F .text	000000d8 __fixdfsi
0000400c g     F .text	000000fc xTaskPriorityDisinherit
000100f4 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
08002378 g     O .rwdata	00000008 alt_dev_list
0000f4c4 g     F .text	00000120 write
00003610 g     F .text	000000e8 xTaskRemoveFromEventList
0000eb0c g     F .text	000000d4 fstat
00000cfc g     F .text	00000068 xEventGroupClearBits
000113f4 g     F .text	000000dc alt_check_primary_table
0000b530 g     F .text	00000120 __pow5mult
0800241c g     O .bss	00000004 __nlocale_changed
0000e350 g     F .text	00000008 __umodsi3
0000fb74 g     F .text	00000068 alt_flash_cfi_read
000102c8 g     F .text	00000034 alt_write_native_8bit
0807f8d4 g       *ABS*	00000000 end
00010130 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
00012750 g     F .text	00000504 altera_avalon_lcd_16207_write
00002db4 g     F .text	000000d8 vTaskDelete
0001373c g     F .text	000001c8 altera_avalon_uart_write
00010668 g     F .text	000005e0 alt_read_cfi_table
00011618 g     F .text	000000c0 altera_avalon_jtag_uart_init
00004208 g     F .text	0000003c pvTaskIncrementMutexHeldCount
000153bc g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00012f24 g     F .text	00000090 alt_avalon_timer_sc_init
0001300c g     F .text	00000058 altera_avalon_uart_write_fd
0000e3f0 g     F .text	00000080 __clzsi2
00013064 g     F .text	00000048 altera_avalon_uart_close_fd
00011d3c g     F .text	00000240 altera_avalon_jtag_uart_write
0000f750 g     F .text	0000009c alt_flash_cfi_init
00008f5c g     F .text	00000004 __sfp_lock_acquire
0000a5b8 g     F .text	000000e4 memchr
000054fc g     F .text	00001eac ___vfprintf_internal_r
00003800 g     F .text	000000c4 xTaskCheckForTimeOut
0000075c g     F .text	000000ec vCoRoutineSchedule
000092f0 g     F .text	00000314 _free_r
080023a8 g     O .bss	00000004 pxCurrentCoRoutine
000151ac g     F .text	000001b0 __call_exitprocs
08002420 g     O .bss	00000004 __mlocale_changed
00004244 g     F .text	000000d8 ulTaskNotifyTake
0800236c g     O .rwdata	00000004 __malloc_sbrk_base
00000310 g     F .text	00000048 _start
08002448 g     O .bss	00000004 _alt_tick_rate
00002fe4 g     F .text	00000028 vTaskSuspendAll
00003184 g     F .text	0000002c xTaskGetTickCountFromISR
0000b0c0 g     F .text	0000014c __lshift
0800244c g     O .bss	00000004 _alt_nticks
0000f228 g     F .text	00000120 read
0000f678 g     F .text	000000a0 alt_sys_init
000016c0 g     F .text	00000098 uxListRemove
08002418 g     O .bss	00000004 Timer_Reset
00015074 g     F .text	00000134 __register_exitproc
00010068 g     F .text	00000044 alt_read_query_entry_16bit
0000b20c g     F .text	000001e8 __multiply
000119b0 g     F .text	00000074 altera_avalon_jtag_uart_close
00003edc g     F .text	00000130 vTaskPriorityInherit
0807f61c g     O .bss	00000028 __malloc_current_mallinfo
00010360 g     F .text	000001e0 alt_set_flash_width_func
0000adb8 g     F .text	0000017c __d2b
000033ac g     F .text	00000130 vTaskSwitchContext
000045b0 g     F .text	000001c0 xTaskNotifyFromISR
000114d0 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00014f70 g     F .text	000000b8 alt_get_fd
000035b0 g     F .text	00000060 vTaskPlaceOnEventListRestricted
00014c90 g     F .text	0000012c alt_busy_sleep
0000e8bc g     F .text	000000c8 __fpcmp_parts_d
0000c1ec g     F .text	00000070 _close_r
0000431c g     F .text	0000010c xTaskNotifyWait
00014438 g     F .text	00000218 alt_erase_block_amd
00005280 g     F .text	00000074 memcmp
00011580 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0807f8d4 g       *ABS*	00000000 __alt_stack_base
000115c8 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
000049a0 g     F .text	000000c8 xTimerGenericCommand
000073cc g     F .text	0000013c __swsetup_r
00010c48 g     F .text	000007ac alt_read_cfi_width
00001758 g     F .text	0000003c vApplicationStackOverflowHook
0000d9a8 g     F .text	00000258 __divdf3
000090d4 g     F .text	000000f0 __sfp
0000ac1c g     F .text	00000058 __copybits
000031b0 g     F .text	00000020 uxTaskGetNumberOfTasks
00000000         *UND*	00000000 save_context
08000a7c g     O .rwdata	00000408 __malloc_av_
00008f68 g     F .text	00000004 __sinit_lock_release
0000d5e4 g     F .text	000003c4 __muldf3
0000bf30 g     F .text	00000060 __sread
00014e50 g     F .text	00000120 alt_find_file
00013b30 g     F .text	000000b4 alt_dev_llist_insert
0000f1e8 g     F .text	00000020 __malloc_lock
0000f408 g     F .text	000000bc sbrk
00001e00 g     F .text	000000a8 xQueueTakeMutexRecursive
00008cd4 g     F .text	000001fc _fflush_r
00000f2c g     F .text	00000070 vEventGroupDelete
0000c138 g     F .text	000000b4 _calloc_r
08002394 g     O .rwdata	00000008 alt_flash_dev_list
000101f4 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
080023a8 g       *ABS*	00000000 __bss_start
00005394 g     F .text	00000098 memset
000051c4 g     F .text	000000bc main
08002444 g     O .bss	00000004 alt_envp
08002430 g     O .bss	00000004 __malloc_max_total_mem
00011528 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
000015ec g     F .text	000000d4 vListInsert
00012d20 g     F .text	0000013c altera_avalon_lcd_16207_init
0000be44 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000c36c g     F .text	00000014 fclose
00004880 g     F .text	00000070 xTimerCreateTimerTask
0807f744 g     O .bss	00000190 _atexit0
00007720 g     F .text	000015b4 _dtoa_r
00009e78 g     F .text	00000740 _malloc_r
00004a68 g     F .text	00000030 pcTimerGetTimerName
08002384 g     O .rwdata	00000004 alt_errno
00010280 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00009b68 g     F .text	000000b8 _fwalk
000024a0 g     F .text	000000e4 xQueueReceiveFromISR
0000fbdc g     F .text	00000164 alt_write_value_to_flash
00003e60 g     F .text	00000028 xTaskGetCurrentTaskHandle
000102fc g     F .text	00000034 alt_write_native_16bit
0000e288 g     F .text	00000060 __divsi3
08000274 g     O .rodata	00000014 __thenan_df
00001bcc g     F .text	000000dc xQueueGenericCreate
000091c4 g     F .text	0000012c _malloc_trim_r
000153c0 g       *ABS*	00000000 __CTOR_END__
0000bf90 g     F .text	000000bc strcmp
00001ea8 g     F .text	0000005c xQueueCreateCountingSemaphore
000153c0 g       *ABS*	00000000 __DTOR_LIST__
0000dc88 g     F .text	00000088 __nedf2
0000f644 g     F .text	00000034 alt_irq_init
000036f8 g     F .text	000000d0 xTaskRemoveFromUnorderedEventList
0000f3a8 g     F .text	00000060 alt_release_fd
0000300c g     F .text	00000150 xTaskResumeAll
00002644 g     F .text	00000054 uxQueueSpacesAvailable
08000288 g     O .rodata	00000100 __clz_tab
00002f04 g     F .text	0000009c vTaskStartScheduler
08002424 g     O .bss	00000004 _PathLocale
00015028 g     F .text	00000014 atexit
0000c0c0 g     F .text	00000078 _write_r
00009cc8 g     F .text	0000001c setlocale
00002b10 g     F .text	00000048 xQueueIsQueueFullFromISR
00005100 g     F .text	00000030 pvTimerGetTimerID
00000498 g     F .text	000000a0 vCoRoutineAddToDelayedList
08002358 g     O .rwdata	00000004 _impure_ptr
0800243c g     O .bss	00000004 alt_argc
00013ca8 g     F .text	00000064 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
0000a938 g     F .text	00000080 __ulp
0000bd64 g     F .text	00000040 __isinfd
00009020 g     F .text	00000018 __fp_unlock_all
000038c4 g     F .text	00000024 vTaskMissedYield
00012e5c g     F .text	00000058 altera_avalon_lcd_16207_write_fd
08002370 g     O .rwdata	00000008 alt_fs_list
000101ac g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00002604 g     F .text	00000040 uxQueueMessagesWaiting
00002274 g     F .text	0000022c xQueueGenericReceive
000031d0 g     F .text	000001dc xTaskIncrementTick
00009c34 g     F .text	00000010 localeconv
0000ec40 g     F .text	00000050 alt_ic_isr_register
00001ab8 g     F .text	00000114 xQueueGenericReset
080023a8 g       *ABS*	00000000 _edata
00012fb4 g     F .text	00000058 altera_avalon_uart_read_fd
0807f8d4 g       *ABS*	00000000 _end
00013d0c g     F .text	0000007c alt_flash_open_dev
00005188 g     F .text	0000003c vTimerCallback
00011a24 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
000012b8 g     F .text	0000001c vPortInitialiseBlocks
000050b4 g     F .text	0000004c xTimerIsTimerActive
0000ed2c g     F .text	000000a0 alt_ic_irq_disable
0000beb4 g     F .text	0000007c __swrite
08002368 g     O .rwdata	00000004 __malloc_trim_threshold
000143b0 g     F .text	00000020 altera_nios2_qsys_irq_init
0001503c g     F .text	00000038 exit
00009aa0 g     F .text	000000c8 _fwalk_reent
0000af34 g     F .text	0000018c __mdiff
00013d88 g     F .text	00000054 alt_flash_close_dev
0000e2e8 g     F .text	00000060 __modsi3
00002e8c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00008f60 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e88 g     F .text	00000054 xTaskGetSchedulerState
080003ec g     O .rodata	00000101 _ctype_
0001344c g     F .text	00000060 altera_avalon_uart_close
0001539c g     F .text	00000020 _exit
0000bda4 g     F .text	00000030 __isnand
00013964 g     F .text	00000154 alt_alarm_start
0000e358 g     F .text	00000098 __muldi3
00009ce4 g     F .text	00000194 __smakebuf_r
00010330 g     F .text	00000030 alt_write_native_32bit
0000415c g     F .text	00000068 vTaskExitCritical
0000c04c g     F .text	00000074 strlen
000017bc g     F .text	000000e8 pxPortInitialiseStack
00013ff4 g     F .text	00000188 open
0000dd98 g     F .text	00000088 __gedf2
0000fae4 g     F .text	00000090 alt_flash_cfi_get_info
000037c8 g     F .text	00000038 vTaskSetTimeOutState
08002388 g     O .rwdata	00000004 alt_priority_mask
0000ec90 g     F .text	0000009c alt_ic_irq_enable
000073a8 g     F .text	00000024 __vfprintf_internal
000134ac g     F .text	00000230 altera_avalon_uart_read
00002698 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a74 g     F .text	00000044 xQueueIsQueueEmptyFromISR
0000d4f0 g     F .text	00000080 __subdf3
0000a814 g     F .text	000000c4 __lo0bits
0800239c g     O .rwdata	00000008 alt_alarm_list
00013c44 g     F .text	00000064 _do_ctors
000041c4 g     F .text	00000044 uxTaskResetEventItemValue
00001ca8 g     F .text	000000c4 xQueueCreateMutex
0000e984 g     F .text	000000fc close
000143d0 g     F .text	00000068 alt_program_amd
00004770 g     F .text	00000110 vTaskNotifyGiveFromISR
0000e470 g     F .text	00000314 __pack_d
00000fd4 g     F .text	00000038 vEventGroupClearBitsCallback
0000219c g     F .text	000000d8 xQueueGiveFromISR
00000000  w      *UND*	00000000 free
00008f64 g     F .text	00000004 __sinit_lock_acquire
0000b430 g     F .text	00000100 __multadd
0000a77c g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <alt_exception>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c608f404 	addi	et,et,9168
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  ac:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  b0:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  b4:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  b8:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  bc:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  c0:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  c4:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  c8:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  cc:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  d0:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  d4:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  d8:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  dc:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  e0:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  e4:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  e8:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  ec:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  f0:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  f4:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  f8:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  fc:	dbc01215 	stw	r15,72(sp)

00000100 <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
 100:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
 104:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
 108:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
 10c:	10002d26 	beq	r2,zero,1c4 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
 110:	20002c26 	beq	r4,zero,1c4 <soft_exceptions>
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 114:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 118:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 11c:	10002726 	beq	r2,zero,1bc <restore_context+0x80>
        beq   r4, zero, .Lnot_irq
 120:	20002626 	beq	r4,zero,1bc <restore_context+0x80>

00000124 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
 124:	00002480 	call	248 <alt_irq_handler>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 128:	00002480 	call	248 <alt_irq_handler>

0000012c <restore_sp_from_pxCurrentTCB>:
 12c:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
 130:	c608f404 	addi	et,et,9168
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
 134:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
 138:	c6c00017 	ldw	sp,0(et)

0000013c <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
 13c:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
 140:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
 144:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
 148:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
 14c:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
 150:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
 154:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
 158:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
 15c:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
 160:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
 164:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 168:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 16c:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 170:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 174:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 178:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 17c:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 180:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 184:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 188:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 18c:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 190:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 194:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 198:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 19c:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 1a0:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 1a4:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 1a8:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 1ac:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 1b0:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 1b4:	ef80083a 	eret

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 1b8:	00000e06 	br	1f4 <call_scheduler+0x14>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 1bc:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 1c0:	e8bfff17 	ldw	r2,-4(ea)

000001c4 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 1c4:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 1c8:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 1cc:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 1d0:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 1d4:	c0000226 	beq	et,zero,1e0 <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 1d8:	003da03a 	break	0
  	br		restore_context			# its something else
 1dc:	003fd706 	br	13c <restore_context>

000001e0 <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 1e0:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 1e4:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 1e8:	00033ac0 	call	33ac <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 1ec:	003fcf06 	br	12c <restore_sp_from_pxCurrentTCB>
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 1f0:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 1f4:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 1f8:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 1fc:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 200:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 204:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 208:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 20c:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 210:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 214:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 218:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 21c:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 220:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 224:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 228:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 22c:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 230:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 234:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 238:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 23c:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 240:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 244:	ef80083a 	eret

00000248 <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 248:	defff904 	addi	sp,sp,-28
 24c:	dfc00615 	stw	ra,24(sp)
 250:	df000515 	stw	fp,20(sp)
 254:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 258:	0005313a 	rdctl	r2,ipending
 25c:	e0bffc15 	stw	r2,-16(fp)

  return active;
 260:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 264:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 268:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 26c:	00800044 	movi	r2,1
 270:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 274:	e0ffff17 	ldw	r3,-4(fp)
 278:	e0bffe17 	ldw	r2,-8(fp)
 27c:	1884703a 	and	r2,r3,r2
 280:	1005003a 	cmpeq	r2,r2,zero
 284:	1000161e 	bne	r2,zero,2e0 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 288:	e0bffd17 	ldw	r2,-12(fp)
 28c:	00c20234 	movhi	r3,2056
 290:	18fd9104 	addi	r3,r3,-2492
 294:	100490fa 	slli	r2,r2,3
 298:	10c5883a 	add	r2,r2,r3
 29c:	11400017 	ldw	r5,0(r2)
 2a0:	e0bffd17 	ldw	r2,-12(fp)
 2a4:	00c20234 	movhi	r3,2056
 2a8:	18fd9104 	addi	r3,r3,-2492
 2ac:	100490fa 	slli	r2,r2,3
 2b0:	10c5883a 	add	r2,r2,r3
 2b4:	10800104 	addi	r2,r2,4
 2b8:	11000017 	ldw	r4,0(r2)
 2bc:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2c0:	0005313a 	rdctl	r2,ipending
 2c4:	e0bffb15 	stw	r2,-20(fp)

  return active;
 2c8:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 2cc:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 2d0:	e0bfff17 	ldw	r2,-4(fp)
 2d4:	1004c03a 	cmpne	r2,r2,zero
 2d8:	103fe31e 	bne	r2,zero,268 <alt_irq_handler+0x20>
 2dc:	00000706 	br	2fc <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 2e0:	e0bffe17 	ldw	r2,-8(fp)
 2e4:	1085883a 	add	r2,r2,r2
 2e8:	e0bffe15 	stw	r2,-8(fp)
      i++;
 2ec:	e0bffd17 	ldw	r2,-12(fp)
 2f0:	10800044 	addi	r2,r2,1
 2f4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 2f8:	003fde06 	br	274 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 2fc:	e037883a 	mov	sp,fp
 300:	dfc00117 	ldw	ra,4(sp)
 304:	df000017 	ldw	fp,0(sp)
 308:	dec00204 	addi	sp,sp,8
 30c:	f800283a 	ret

Disassembly of section .text:

00000310 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     310:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     314:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     318:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
     31c:	00bffd16 	blt	zero,r2,314 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     320:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     324:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     328:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     32c:	d6a8d214 	ori	gp,gp,41800
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     330:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     334:	1088ea14 	ori	r2,r2,9128

    movhi r3, %hi(__bss_end)
     338:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     33c:	18fe3514 	ori	r3,r3,63700

    beq r2, r3, 1f
     340:	10c00326 	beq	r2,r3,350 <_start+0x40>

0:
    stw zero, (r2)
     344:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     348:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     34c:	10fffd36 	bltu	r2,r3,344 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     350:	000f17c0 	call	f17c <alt_main>

00000354 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     354:	003fff06 	br	354 <alt_after_alt_main>

00000358 <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     358:	defff904 	addi	sp,sp,-28
     35c:	dfc00615 	stw	ra,24(sp)
     360:	df000515 	stw	fp,20(sp)
     364:	df000504 	addi	fp,sp,20
     368:	e13ffd15 	stw	r4,-12(fp)
     36c:	e17ffe15 	stw	r5,-8(fp)
     370:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     374:	01000e04 	movi	r4,56
     378:	00010840 	call	1084 <pvPortMalloc>
     37c:	e0bffb15 	stw	r2,-20(fp)
	if( pxCoRoutine )
     380:	e0bffb17 	ldw	r2,-20(fp)
     384:	1005003a 	cmpeq	r2,r2,zero
     388:	10003b1e 	bne	r2,zero,478 <xCoRoutineCreate+0x120>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     38c:	d0a01817 	ldw	r2,-32672(gp)
     390:	1004c03a 	cmpne	r2,r2,zero
     394:	1000031e 	bne	r2,zero,3a4 <xCoRoutineCreate+0x4c>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     398:	e0bffb17 	ldw	r2,-20(fp)
     39c:	d0a01815 	stw	r2,-32672(gp)
			prvInitialiseCoRoutineLists();
     3a0:	00008480 	call	848 <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     3a4:	e0bffe17 	ldw	r2,-8(fp)
     3a8:	108000b0 	cmpltui	r2,r2,2
     3ac:	1000021e 	bne	r2,zero,3b8 <xCoRoutineCreate+0x60>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     3b0:	00800044 	movi	r2,1
     3b4:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     3b8:	e0bffb17 	ldw	r2,-20(fp)
     3bc:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     3c0:	e0fffb17 	ldw	r3,-20(fp)
     3c4:	e0bffe17 	ldw	r2,-8(fp)
     3c8:	18800b15 	stw	r2,44(r3)
		pxCoRoutine->uxIndex = uxIndex;
     3cc:	e0fffb17 	ldw	r3,-20(fp)
     3d0:	e0bfff17 	ldw	r2,-4(fp)
     3d4:	18800c15 	stw	r2,48(r3)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     3d8:	e0fffb17 	ldw	r3,-20(fp)
     3dc:	e0bffd17 	ldw	r2,-12(fp)
     3e0:	18800015 	stw	r2,0(r3)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     3e4:	e0bffb17 	ldw	r2,-20(fp)
     3e8:	11000104 	addi	r4,r2,4
     3ec:	000153c0 	call	153c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     3f0:	e0bffb17 	ldw	r2,-20(fp)
     3f4:	11000604 	addi	r4,r2,24
     3f8:	000153c0 	call	153c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     3fc:	e0fffb17 	ldw	r3,-20(fp)
     400:	e0bffb17 	ldw	r2,-20(fp)
     404:	18800415 	stw	r2,16(r3)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     408:	e0fffb17 	ldw	r3,-20(fp)
     40c:	e0bffb17 	ldw	r2,-20(fp)
     410:	18800915 	stw	r2,36(r3)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     414:	00c00084 	movi	r3,2
     418:	e0bffe17 	ldw	r2,-8(fp)
     41c:	1887c83a 	sub	r3,r3,r2
     420:	e0bffb17 	ldw	r2,-20(fp)
     424:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     428:	e0bffb17 	ldw	r2,-20(fp)
     42c:	10c00b17 	ldw	r3,44(r2)
     430:	d0a01917 	ldw	r2,-32668(gp)
     434:	10c0032e 	bgeu	r2,r3,444 <xCoRoutineCreate+0xec>
     438:	e0bffb17 	ldw	r2,-20(fp)
     43c:	10800b17 	ldw	r2,44(r2)
     440:	d0a01915 	stw	r2,-32668(gp)
     444:	e0bffb17 	ldw	r2,-20(fp)
     448:	10800b17 	ldw	r2,44(r2)
     44c:	10800524 	muli	r2,r2,20
     450:	1007883a 	mov	r3,r2
     454:	00820034 	movhi	r2,2048
     458:	10891404 	addi	r2,r2,9296
     45c:	1889883a 	add	r4,r3,r2
     460:	e0bffb17 	ldw	r2,-20(fp)
     464:	11400104 	addi	r5,r2,4
     468:	00015640 	call	1564 <vListInsertEnd>

		xReturn = pdPASS;
     46c:	00800044 	movi	r2,1
     470:	e0bffc15 	stw	r2,-16(fp)
     474:	00000206 	br	480 <xCoRoutineCreate+0x128>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     478:	00bfffc4 	movi	r2,-1
     47c:	e0bffc15 	stw	r2,-16(fp)
	}

	return xReturn;
     480:	e0bffc17 	ldw	r2,-16(fp)
}
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
     4a8:	e13ffe15 	stw	r4,-8(fp)
     4ac:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     4b0:	d0e01a17 	ldw	r3,-32664(gp)
     4b4:	e0bffe17 	ldw	r2,-8(fp)
     4b8:	1885883a 	add	r2,r3,r2
     4bc:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     4c0:	d0a01817 	ldw	r2,-32672(gp)
     4c4:	11000104 	addi	r4,r2,4
     4c8:	00016c00 	call	16c0 <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     4cc:	d0e01817 	ldw	r3,-32672(gp)
     4d0:	e0bffd17 	ldw	r2,-12(fp)
     4d4:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xCoRoutineTickCount )
     4d8:	d0e01a17 	ldw	r3,-32664(gp)
     4dc:	e0bffd17 	ldw	r2,-12(fp)
     4e0:	10c0052e 	bgeu	r2,r3,4f8 <vCoRoutineAddToDelayedList+0x60>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     4e4:	d1201e17 	ldw	r4,-32648(gp)
     4e8:	d0a01817 	ldw	r2,-32672(gp)
     4ec:	11400104 	addi	r5,r2,4
     4f0:	00015ec0 	call	15ec <vListInsert>
     4f4:	00000406 	br	508 <vCoRoutineAddToDelayedList+0x70>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     4f8:	d1201d17 	ldw	r4,-32652(gp)
     4fc:	d0a01817 	ldw	r2,-32672(gp)
     500:	11400104 	addi	r5,r2,4
     504:	00015ec0 	call	15ec <vListInsert>
	}

	if( pxEventList )
     508:	e0bfff17 	ldw	r2,-4(fp)
     50c:	1005003a 	cmpeq	r2,r2,zero
     510:	1000041e 	bne	r2,zero,524 <vCoRoutineAddToDelayedList+0x8c>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     514:	d0a01817 	ldw	r2,-32672(gp)
     518:	11400604 	addi	r5,r2,24
     51c:	e13fff17 	ldw	r4,-4(fp)
     520:	00015ec0 	call	15ec <vListInsert>
	}
}
     524:	e037883a 	mov	sp,fp
     528:	dfc00117 	ldw	ra,4(sp)
     52c:	df000017 	ldw	fp,0(sp)
     530:	dec00204 	addi	sp,sp,8
     534:	f800283a 	ret

00000538 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     538:	defffb04 	addi	sp,sp,-20
     53c:	dfc00415 	stw	ra,16(sp)
     540:	df000315 	stw	fp,12(sp)
     544:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     548:	00002606 	br	5e4 <prvCheckPendingReadyList+0xac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     54c:	0005303a 	rdctl	r2,status
     550:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     554:	e0fffe17 	ldw	r3,-8(fp)
     558:	00bfff84 	movi	r2,-2
     55c:	1884703a 	and	r2,r3,r2
     560:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     564:	00820034 	movhi	r2,2048
     568:	10892804 	addi	r2,r2,9376
     56c:	10800317 	ldw	r2,12(r2)
     570:	10800317 	ldw	r2,12(r2)
     574:	e0bfff15 	stw	r2,-4(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     578:	e0bfff17 	ldw	r2,-4(fp)
     57c:	11000604 	addi	r4,r2,24
     580:	00016c00 	call	16c0 <uxListRemove>
     584:	00800044 	movi	r2,1
     588:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     58c:	e0bffd17 	ldw	r2,-12(fp)
     590:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     594:	e0bfff17 	ldw	r2,-4(fp)
     598:	11000104 	addi	r4,r2,4
     59c:	00016c00 	call	16c0 <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     5a0:	e0bfff17 	ldw	r2,-4(fp)
     5a4:	10c00b17 	ldw	r3,44(r2)
     5a8:	d0a01917 	ldw	r2,-32668(gp)
     5ac:	10c0032e 	bgeu	r2,r3,5bc <prvCheckPendingReadyList+0x84>
     5b0:	e0bfff17 	ldw	r2,-4(fp)
     5b4:	10800b17 	ldw	r2,44(r2)
     5b8:	d0a01915 	stw	r2,-32668(gp)
     5bc:	e0bfff17 	ldw	r2,-4(fp)
     5c0:	10800b17 	ldw	r2,44(r2)
     5c4:	10800524 	muli	r2,r2,20
     5c8:	1007883a 	mov	r3,r2
     5cc:	00820034 	movhi	r2,2048
     5d0:	10891404 	addi	r2,r2,9296
     5d4:	1889883a 	add	r4,r3,r2
     5d8:	e0bfff17 	ldw	r2,-4(fp)
     5dc:	11400104 	addi	r5,r2,4
     5e0:	00015640 	call	1564 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     5e4:	00820034 	movhi	r2,2048
     5e8:	10892804 	addi	r2,r2,9376
     5ec:	10800017 	ldw	r2,0(r2)
     5f0:	1004c03a 	cmpne	r2,r2,zero
     5f4:	103fd51e 	bne	r2,zero,54c <prvCheckPendingReadyList+0x14>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     5f8:	e037883a 	mov	sp,fp
     5fc:	dfc00117 	ldw	ra,4(sp)
     600:	df000017 	ldw	fp,0(sp)
     604:	dec00204 	addi	sp,sp,8
     608:	f800283a 	ret

0000060c <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     60c:	defffa04 	addi	sp,sp,-24
     610:	dfc00515 	stw	ra,20(sp)
     614:	df000415 	stw	fp,16(sp)
     618:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     61c:	000315c0 	call	315c <xTaskGetTickCount>
     620:	d0e01b17 	ldw	r3,-32660(gp)
     624:	10c5c83a 	sub	r2,r2,r3
     628:	d0a01c15 	stw	r2,-32656(gp)
	while( xPassedTicks )
     62c:	00004106 	br	734 <prvCheckDelayedList+0x128>
	{
		xCoRoutineTickCount++;
     630:	d0a01a17 	ldw	r2,-32664(gp)
     634:	10800044 	addi	r2,r2,1
     638:	d0a01a15 	stw	r2,-32664(gp)
		xPassedTicks--;
     63c:	d0a01c17 	ldw	r2,-32656(gp)
     640:	10bfffc4 	addi	r2,r2,-1
     644:	d0a01c15 	stw	r2,-32656(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     648:	d0a01a17 	ldw	r2,-32664(gp)
     64c:	1004c03a 	cmpne	r2,r2,zero
     650:	1000341e 	bne	r2,zero,724 <prvCheckDelayedList+0x118>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     654:	d0a01d17 	ldw	r2,-32652(gp)
     658:	e0bffe15 	stw	r2,-8(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     65c:	d0a01e17 	ldw	r2,-32648(gp)
     660:	d0a01d15 	stw	r2,-32652(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     664:	e0bffe17 	ldw	r2,-8(fp)
     668:	d0a01e15 	stw	r2,-32648(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     66c:	00002d06 	br	724 <prvCheckDelayedList+0x118>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     670:	d0a01d17 	ldw	r2,-32652(gp)
     674:	10800317 	ldw	r2,12(r2)
     678:	10800317 	ldw	r2,12(r2)
     67c:	e0bfff15 	stw	r2,-4(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     680:	e0bfff17 	ldw	r2,-4(fp)
     684:	10c00117 	ldw	r3,4(r2)
     688:	d0a01a17 	ldw	r2,-32664(gp)
     68c:	10c02936 	bltu	r2,r3,734 <prvCheckDelayedList+0x128>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     690:	0005303a 	rdctl	r2,status
     694:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     698:	e0fffd17 	ldw	r3,-12(fp)
     69c:	00bfff84 	movi	r2,-2
     6a0:	1884703a 	and	r2,r3,r2
     6a4:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     6a8:	e0bfff17 	ldw	r2,-4(fp)
     6ac:	11000104 	addi	r4,r2,4
     6b0:	00016c00 	call	16c0 <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     6b4:	e0bfff17 	ldw	r2,-4(fp)
     6b8:	10800a17 	ldw	r2,40(r2)
     6bc:	1005003a 	cmpeq	r2,r2,zero
     6c0:	1000031e 	bne	r2,zero,6d0 <prvCheckDelayedList+0xc4>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     6c4:	e0bfff17 	ldw	r2,-4(fp)
     6c8:	11000604 	addi	r4,r2,24
     6cc:	00016c00 	call	16c0 <uxListRemove>
     6d0:	00800044 	movi	r2,1
     6d4:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     6d8:	e0bffc17 	ldw	r2,-16(fp)
     6dc:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     6e0:	e0bfff17 	ldw	r2,-4(fp)
     6e4:	10c00b17 	ldw	r3,44(r2)
     6e8:	d0a01917 	ldw	r2,-32668(gp)
     6ec:	10c0032e 	bgeu	r2,r3,6fc <prvCheckDelayedList+0xf0>
     6f0:	e0bfff17 	ldw	r2,-4(fp)
     6f4:	10800b17 	ldw	r2,44(r2)
     6f8:	d0a01915 	stw	r2,-32668(gp)
     6fc:	e0bfff17 	ldw	r2,-4(fp)
     700:	10800b17 	ldw	r2,44(r2)
     704:	10800524 	muli	r2,r2,20
     708:	1007883a 	mov	r3,r2
     70c:	00820034 	movhi	r2,2048
     710:	10891404 	addi	r2,r2,9296
     714:	1889883a 	add	r4,r3,r2
     718:	e0bfff17 	ldw	r2,-4(fp)
     71c:	11400104 	addi	r5,r2,4
     720:	00015640 	call	1564 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     724:	d0a01d17 	ldw	r2,-32652(gp)
     728:	10800017 	ldw	r2,0(r2)
     72c:	1004c03a 	cmpne	r2,r2,zero
     730:	103fcf1e 	bne	r2,zero,670 <prvCheckDelayedList+0x64>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     734:	d0a01c17 	ldw	r2,-32656(gp)
     738:	1004c03a 	cmpne	r2,r2,zero
     73c:	103fbc1e 	bne	r2,zero,630 <prvCheckDelayedList+0x24>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     740:	d0a01a17 	ldw	r2,-32664(gp)
     744:	d0a01b15 	stw	r2,-32660(gp)
}
     748:	e037883a 	mov	sp,fp
     74c:	dfc00117 	ldw	ra,4(sp)
     750:	df000017 	ldw	fp,0(sp)
     754:	dec00204 	addi	sp,sp,8
     758:	f800283a 	ret

0000075c <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     75c:	defffd04 	addi	sp,sp,-12
     760:	dfc00215 	stw	ra,8(sp)
     764:	df000115 	stw	fp,4(sp)
     768:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     76c:	00005380 	call	538 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     770:	000060c0 	call	60c <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     774:	00000606 	br	790 <vCoRoutineSchedule+0x34>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     778:	d0a01917 	ldw	r2,-32668(gp)
     77c:	1005003a 	cmpeq	r2,r2,zero
     780:	10002c1e 	bne	r2,zero,834 <vCoRoutineSchedule+0xd8>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     784:	d0a01917 	ldw	r2,-32668(gp)
     788:	10bfffc4 	addi	r2,r2,-1
     78c:	d0a01915 	stw	r2,-32668(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     790:	d0a01917 	ldw	r2,-32668(gp)
     794:	10800524 	muli	r2,r2,20
     798:	1007883a 	mov	r3,r2
     79c:	00820034 	movhi	r2,2048
     7a0:	10891404 	addi	r2,r2,9296
     7a4:	1885883a 	add	r2,r3,r2
     7a8:	10800017 	ldw	r2,0(r2)
     7ac:	1005003a 	cmpeq	r2,r2,zero
     7b0:	103ff11e 	bne	r2,zero,778 <vCoRoutineSchedule+0x1c>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     7b4:	d0a01917 	ldw	r2,-32668(gp)
     7b8:	10800524 	muli	r2,r2,20
     7bc:	1007883a 	mov	r3,r2
     7c0:	00820034 	movhi	r2,2048
     7c4:	10891404 	addi	r2,r2,9296
     7c8:	1885883a 	add	r2,r3,r2
     7cc:	e0bfff15 	stw	r2,-4(fp)
     7d0:	e0bfff17 	ldw	r2,-4(fp)
     7d4:	10800117 	ldw	r2,4(r2)
     7d8:	10c00117 	ldw	r3,4(r2)
     7dc:	e0bfff17 	ldw	r2,-4(fp)
     7e0:	10c00115 	stw	r3,4(r2)
     7e4:	e0bfff17 	ldw	r2,-4(fp)
     7e8:	10c00117 	ldw	r3,4(r2)
     7ec:	e0bfff17 	ldw	r2,-4(fp)
     7f0:	10800204 	addi	r2,r2,8
     7f4:	1880051e 	bne	r3,r2,80c <vCoRoutineSchedule+0xb0>
     7f8:	e0bfff17 	ldw	r2,-4(fp)
     7fc:	10800117 	ldw	r2,4(r2)
     800:	10c00117 	ldw	r3,4(r2)
     804:	e0bfff17 	ldw	r2,-4(fp)
     808:	10c00115 	stw	r3,4(r2)
     80c:	e0bfff17 	ldw	r2,-4(fp)
     810:	10800117 	ldw	r2,4(r2)
     814:	10800317 	ldw	r2,12(r2)
     818:	d0a01815 	stw	r2,-32672(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     81c:	d0a01817 	ldw	r2,-32672(gp)
     820:	10c00017 	ldw	r3,0(r2)
     824:	d1201817 	ldw	r4,-32672(gp)
     828:	d0a01817 	ldw	r2,-32672(gp)
     82c:	11400c17 	ldw	r5,48(r2)
     830:	183ee83a 	callr	r3

	return;
}
     834:	e037883a 	mov	sp,fp
     838:	dfc00117 	ldw	ra,4(sp)
     83c:	df000017 	ldw	fp,0(sp)
     840:	dec00204 	addi	sp,sp,8
     844:	f800283a 	ret

00000848 <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     848:	defffd04 	addi	sp,sp,-12
     84c:	dfc00215 	stw	ra,8(sp)
     850:	df000115 	stw	fp,4(sp)
     854:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     858:	e03fff15 	stw	zero,-4(fp)
     85c:	00000a06 	br	888 <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     860:	e0bfff17 	ldw	r2,-4(fp)
     864:	10800524 	muli	r2,r2,20
     868:	1007883a 	mov	r3,r2
     86c:	00820034 	movhi	r2,2048
     870:	10891404 	addi	r2,r2,9296
     874:	1889883a 	add	r4,r3,r2
     878:	00014cc0 	call	14cc <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     87c:	e0bfff17 	ldw	r2,-4(fp)
     880:	10800044 	addi	r2,r2,1
     884:	e0bfff15 	stw	r2,-4(fp)
     888:	e0bfff17 	ldw	r2,-4(fp)
     88c:	108000b0 	cmpltui	r2,r2,2
     890:	103ff31e 	bne	r2,zero,860 <prvInitialiseCoRoutineLists+0x18>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     894:	01020034 	movhi	r4,2048
     898:	21091e04 	addi	r4,r4,9336
     89c:	00014cc0 	call	14cc <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     8a0:	01020034 	movhi	r4,2048
     8a4:	21092304 	addi	r4,r4,9356
     8a8:	00014cc0 	call	14cc <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     8ac:	01020034 	movhi	r4,2048
     8b0:	21092804 	addi	r4,r4,9376
     8b4:	00014cc0 	call	14cc <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     8b8:	00820034 	movhi	r2,2048
     8bc:	10891e04 	addi	r2,r2,9336
     8c0:	d0a01d15 	stw	r2,-32652(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     8c4:	00820034 	movhi	r2,2048
     8c8:	10892304 	addi	r2,r2,9356
     8cc:	d0a01e15 	stw	r2,-32648(gp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     8e4:	defffb04 	addi	sp,sp,-20
     8e8:	dfc00415 	stw	ra,16(sp)
     8ec:	df000315 	stw	fp,12(sp)
     8f0:	df000304 	addi	fp,sp,12
     8f4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     8f8:	e0bfff17 	ldw	r2,-4(fp)
     8fc:	10800317 	ldw	r2,12(r2)
     900:	10800317 	ldw	r2,12(r2)
     904:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     908:	e0bffe17 	ldw	r2,-8(fp)
     90c:	11000604 	addi	r4,r2,24
     910:	00016c00 	call	16c0 <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     914:	e0bffe17 	ldw	r2,-8(fp)
     918:	11400604 	addi	r5,r2,24
     91c:	01020034 	movhi	r4,2048
     920:	21092804 	addi	r4,r4,9376
     924:	00015640 	call	1564 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     928:	e0bffe17 	ldw	r2,-8(fp)
     92c:	10c00b17 	ldw	r3,44(r2)
     930:	d0a01817 	ldw	r2,-32672(gp)
     934:	10800b17 	ldw	r2,44(r2)
     938:	18800336 	bltu	r3,r2,948 <xCoRoutineRemoveFromEventList+0x64>
	{
		xReturn = pdTRUE;
     93c:	00800044 	movi	r2,1
     940:	e0bffd15 	stw	r2,-12(fp)
     944:	00000106 	br	94c <xCoRoutineRemoveFromEventList+0x68>
	}
	else
	{
		xReturn = pdFALSE;
     948:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     94c:	e0bffd17 	ldw	r2,-12(fp)
}
     950:	e037883a 	mov	sp,fp
     954:	dfc00117 	ldw	ra,4(sp)
     958:	df000017 	ldw	fp,0(sp)
     95c:	dec00204 	addi	sp,sp,8
     960:	f800283a 	ret

00000964 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     964:	defffd04 	addi	sp,sp,-12
     968:	dfc00215 	stw	ra,8(sp)
     96c:	df000115 	stw	fp,4(sp)
     970:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     974:	01000604 	movi	r4,24
     978:	00010840 	call	1084 <pvPortMalloc>
     97c:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     980:	e0bfff17 	ldw	r2,-4(fp)
     984:	1005003a 	cmpeq	r2,r2,zero
     988:	1000051e 	bne	r2,zero,9a0 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     98c:	e0bfff17 	ldw	r2,-4(fp)
     990:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     994:	e0bfff17 	ldw	r2,-4(fp)
     998:	11000104 	addi	r4,r2,4
     99c:	00014cc0 	call	14cc <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     9a0:	e0bfff17 	ldw	r2,-4(fp)
}
     9a4:	e037883a 	mov	sp,fp
     9a8:	dfc00117 	ldw	ra,4(sp)
     9ac:	df000017 	ldw	fp,0(sp)
     9b0:	dec00204 	addi	sp,sp,8
     9b4:	f800283a 	ret

000009b8 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     9b8:	defff504 	addi	sp,sp,-44
     9bc:	dfc00a15 	stw	ra,40(sp)
     9c0:	df000915 	stw	fp,36(sp)
     9c4:	df000904 	addi	fp,sp,36
     9c8:	e13ffc15 	stw	r4,-16(fp)
     9cc:	e17ffd15 	stw	r5,-12(fp)
     9d0:	e1bffe15 	stw	r6,-8(fp)
     9d4:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     9d8:	e0bffc17 	ldw	r2,-16(fp)
     9dc:	e0bff915 	stw	r2,-28(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     9e0:	e03ff715 	stw	zero,-36(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     9e4:	0002fe40 	call	2fe4 <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     9e8:	e0bff917 	ldw	r2,-28(fp)
     9ec:	10800017 	ldw	r2,0(r2)
     9f0:	e0bffb15 	stw	r2,-20(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     9f4:	e13ffc17 	ldw	r4,-16(fp)
     9f8:	e17ffd17 	ldw	r5,-12(fp)
     9fc:	0000da00 	call	da0 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a00:	e0fffb17 	ldw	r3,-20(fp)
     a04:	e0bffd17 	ldw	r2,-12(fp)
     a08:	1886b03a 	or	r3,r3,r2
     a0c:	e0bffe17 	ldw	r2,-8(fp)
     a10:	1886703a 	and	r3,r3,r2
     a14:	e0bffe17 	ldw	r2,-8(fp)
     a18:	18800d1e 	bne	r3,r2,a50 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     a1c:	e0fffb17 	ldw	r3,-20(fp)
     a20:	e0bffd17 	ldw	r2,-12(fp)
     a24:	1884b03a 	or	r2,r3,r2
     a28:	e0bffa15 	stw	r2,-24(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a2c:	e0bff917 	ldw	r2,-28(fp)
     a30:	10c00017 	ldw	r3,0(r2)
     a34:	e0bffe17 	ldw	r2,-8(fp)
     a38:	0084303a 	nor	r2,zero,r2
     a3c:	1886703a 	and	r3,r3,r2
     a40:	e0bff917 	ldw	r2,-28(fp)
     a44:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     a48:	e03fff15 	stw	zero,-4(fp)
     a4c:	00000e06 	br	a88 <xEventGroupSync+0xd0>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     a50:	e0bfff17 	ldw	r2,-4(fp)
     a54:	1005003a 	cmpeq	r2,r2,zero
     a58:	1000081e 	bne	r2,zero,a7c <xEventGroupSync+0xc4>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     a5c:	e0bff917 	ldw	r2,-28(fp)
     a60:	11000104 	addi	r4,r2,4
     a64:	e0bffe17 	ldw	r2,-8(fp)
     a68:	11414034 	orhi	r5,r2,1280
     a6c:	e1bfff17 	ldw	r6,-4(fp)
     a70:	000353c0 	call	353c <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     a74:	e03ffa15 	stw	zero,-24(fp)
     a78:	00000306 	br	a88 <xEventGroupSync+0xd0>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a7c:	e0bff917 	ldw	r2,-28(fp)
     a80:	10800017 	ldw	r2,0(r2)
     a84:	e0bffa15 	stw	r2,-24(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a88:	000300c0 	call	300c <xTaskResumeAll>
     a8c:	e0bff815 	stw	r2,-32(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a90:	e0bfff17 	ldw	r2,-4(fp)
     a94:	1005003a 	cmpeq	r2,r2,zero
     a98:	1000221e 	bne	r2,zero,b24 <xEventGroupSync+0x16c>
	{
		if( xAlreadyYielded == pdFALSE )
     a9c:	e0bff817 	ldw	r2,-32(fp)
     aa0:	1004c03a 	cmpne	r2,r2,zero
     aa4:	1000011e 	bne	r2,zero,aac <xEventGroupSync+0xf4>
		{
			portYIELD_WITHIN_API();
     aa8:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     aac:	00041c40 	call	41c4 <uxTaskResetEventItemValue>
     ab0:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     ab4:	e0bffa17 	ldw	r2,-24(fp)
     ab8:	1080802c 	andhi	r2,r2,512
     abc:	1004c03a 	cmpne	r2,r2,zero
     ac0:	1000131e 	bne	r2,zero,b10 <xEventGroupSync+0x158>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     ac4:	00041080 	call	4108 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     ac8:	e0bff917 	ldw	r2,-28(fp)
     acc:	10800017 	ldw	r2,0(r2)
     ad0:	e0bffa15 	stw	r2,-24(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     ad4:	e0fffa17 	ldw	r3,-24(fp)
     ad8:	e0bffe17 	ldw	r2,-8(fp)
     adc:	1886703a 	and	r3,r3,r2
     ae0:	e0bffe17 	ldw	r2,-8(fp)
     ae4:	1880071e 	bne	r3,r2,b04 <xEventGroupSync+0x14c>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     ae8:	e0bff917 	ldw	r2,-28(fp)
     aec:	10c00017 	ldw	r3,0(r2)
     af0:	e0bffe17 	ldw	r2,-8(fp)
     af4:	0084303a 	nor	r2,zero,r2
     af8:	1886703a 	and	r3,r3,r2
     afc:	e0bff917 	ldw	r2,-28(fp)
     b00:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     b04:	000415c0 	call	415c <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     b08:	00800044 	movi	r2,1
     b0c:	e0bff715 	stw	r2,-36(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     b10:	e0bffa17 	ldw	r2,-24(fp)
     b14:	00c04034 	movhi	r3,256
     b18:	18ffffc4 	addi	r3,r3,-1
     b1c:	10c4703a 	and	r2,r2,r3
     b20:	e0bffa15 	stw	r2,-24(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     b24:	e0bffa17 	ldw	r2,-24(fp)
}
     b28:	e037883a 	mov	sp,fp
     b2c:	dfc00117 	ldw	ra,4(sp)
     b30:	df000017 	ldw	fp,0(sp)
     b34:	dec00204 	addi	sp,sp,8
     b38:	f800283a 	ret

00000b3c <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     b3c:	defff304 	addi	sp,sp,-52
     b40:	dfc00c15 	stw	ra,48(sp)
     b44:	df000b15 	stw	fp,44(sp)
     b48:	df000b04 	addi	fp,sp,44
     b4c:	e13ffc15 	stw	r4,-16(fp)
     b50:	e17ffd15 	stw	r5,-12(fp)
     b54:	e1bffe15 	stw	r6,-8(fp)
     b58:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     b5c:	e0bffc17 	ldw	r2,-16(fp)
     b60:	e0bffb15 	stw	r2,-20(fp)
EventBits_t uxReturn, uxControlBits = 0;
     b64:	e03ff915 	stw	zero,-28(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     b68:	e03ff615 	stw	zero,-40(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     b6c:	0002fe40 	call	2fe4 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     b70:	e0bffb17 	ldw	r2,-20(fp)
     b74:	10800017 	ldw	r2,0(r2)
     b78:	e0bff515 	stw	r2,-44(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     b7c:	e13ff517 	ldw	r4,-44(fp)
     b80:	e17ffd17 	ldw	r5,-12(fp)
     b84:	e1bfff17 	ldw	r6,-4(fp)
     b88:	000100c0 	call	100c <prvTestWaitCondition>
     b8c:	e0bff815 	stw	r2,-32(fp)

		if( xWaitConditionMet != pdFALSE )
     b90:	e0bff817 	ldw	r2,-32(fp)
     b94:	1005003a 	cmpeq	r2,r2,zero
     b98:	10000e1e 	bne	r2,zero,bd4 <xEventGroupWaitBits+0x98>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b9c:	e0bff517 	ldw	r2,-44(fp)
     ba0:	e0bffa15 	stw	r2,-24(fp)
			xTicksToWait = ( TickType_t ) 0;
     ba4:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     ba8:	e0bffe17 	ldw	r2,-8(fp)
     bac:	1005003a 	cmpeq	r2,r2,zero
     bb0:	1000221e 	bne	r2,zero,c3c <xEventGroupWaitBits+0x100>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	10c00017 	ldw	r3,0(r2)
     bbc:	e0bffd17 	ldw	r2,-12(fp)
     bc0:	0084303a 	nor	r2,zero,r2
     bc4:	1886703a 	and	r3,r3,r2
     bc8:	e0bffb17 	ldw	r2,-20(fp)
     bcc:	10c00015 	stw	r3,0(r2)
     bd0:	00001a06 	br	c3c <xEventGroupWaitBits+0x100>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     bd4:	e0800217 	ldw	r2,8(fp)
     bd8:	1004c03a 	cmpne	r2,r2,zero
     bdc:	1000031e 	bne	r2,zero,bec <xEventGroupWaitBits+0xb0>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     be0:	e0bff517 	ldw	r2,-44(fp)
     be4:	e0bffa15 	stw	r2,-24(fp)
     be8:	00001406 	br	c3c <xEventGroupWaitBits+0x100>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     bec:	e0bffe17 	ldw	r2,-8(fp)
     bf0:	1005003a 	cmpeq	r2,r2,zero
     bf4:	1000031e 	bne	r2,zero,c04 <xEventGroupWaitBits+0xc8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     bf8:	e0bff917 	ldw	r2,-28(fp)
     bfc:	10804034 	orhi	r2,r2,256
     c00:	e0bff915 	stw	r2,-28(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     c04:	e0bfff17 	ldw	r2,-4(fp)
     c08:	1005003a 	cmpeq	r2,r2,zero
     c0c:	1000031e 	bne	r2,zero,c1c <xEventGroupWaitBits+0xe0>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     c10:	e0bff917 	ldw	r2,-28(fp)
     c14:	10810034 	orhi	r2,r2,1024
     c18:	e0bff915 	stw	r2,-28(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     c1c:	e0bffb17 	ldw	r2,-20(fp)
     c20:	11000104 	addi	r4,r2,4
     c24:	e0fffd17 	ldw	r3,-12(fp)
     c28:	e0bff917 	ldw	r2,-28(fp)
     c2c:	188ab03a 	or	r5,r3,r2
     c30:	e1800217 	ldw	r6,8(fp)
     c34:	000353c0 	call	353c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     c38:	e03ffa15 	stw	zero,-24(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     c3c:	000300c0 	call	300c <xTaskResumeAll>
     c40:	e0bff715 	stw	r2,-36(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     c44:	e0800217 	ldw	r2,8(fp)
     c48:	1005003a 	cmpeq	r2,r2,zero
     c4c:	1000251e 	bne	r2,zero,ce4 <xEventGroupWaitBits+0x1a8>
	{
		if( xAlreadyYielded == pdFALSE )
     c50:	e0bff717 	ldw	r2,-36(fp)
     c54:	1004c03a 	cmpne	r2,r2,zero
     c58:	1000011e 	bne	r2,zero,c60 <xEventGroupWaitBits+0x124>
		{
			portYIELD_WITHIN_API();
     c5c:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     c60:	00041c40 	call	41c4 <uxTaskResetEventItemValue>
     c64:	e0bffa15 	stw	r2,-24(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     c68:	e0bffa17 	ldw	r2,-24(fp)
     c6c:	1080802c 	andhi	r2,r2,512
     c70:	1004c03a 	cmpne	r2,r2,zero
     c74:	1000161e 	bne	r2,zero,cd0 <xEventGroupWaitBits+0x194>
		{
			taskENTER_CRITICAL();
     c78:	00041080 	call	4108 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     c7c:	e0bffb17 	ldw	r2,-20(fp)
     c80:	10800017 	ldw	r2,0(r2)
     c84:	e0bffa15 	stw	r2,-24(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     c88:	e13ffa17 	ldw	r4,-24(fp)
     c8c:	e17ffd17 	ldw	r5,-12(fp)
     c90:	e1bfff17 	ldw	r6,-4(fp)
     c94:	000100c0 	call	100c <prvTestWaitCondition>
     c98:	1005003a 	cmpeq	r2,r2,zero
     c9c:	10000a1e 	bne	r2,zero,cc8 <xEventGroupWaitBits+0x18c>
				{
					if( xClearOnExit != pdFALSE )
     ca0:	e0bffe17 	ldw	r2,-8(fp)
     ca4:	1005003a 	cmpeq	r2,r2,zero
     ca8:	1000071e 	bne	r2,zero,cc8 <xEventGroupWaitBits+0x18c>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     cac:	e0bffb17 	ldw	r2,-20(fp)
     cb0:	10c00017 	ldw	r3,0(r2)
     cb4:	e0bffd17 	ldw	r2,-12(fp)
     cb8:	0084303a 	nor	r2,zero,r2
     cbc:	1886703a 	and	r3,r3,r2
     cc0:	e0bffb17 	ldw	r2,-20(fp)
     cc4:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     cc8:	000415c0 	call	415c <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     ccc:	e03ff615 	stw	zero,-40(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     cd0:	e0bffa17 	ldw	r2,-24(fp)
     cd4:	00c04034 	movhi	r3,256
     cd8:	18ffffc4 	addi	r3,r3,-1
     cdc:	10c4703a 	and	r2,r2,r3
     ce0:	e0bffa15 	stw	r2,-24(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     ce4:	e0bffa17 	ldw	r2,-24(fp)
}
     ce8:	e037883a 	mov	sp,fp
     cec:	dfc00117 	ldw	ra,4(sp)
     cf0:	df000017 	ldw	fp,0(sp)
     cf4:	dec00204 	addi	sp,sp,8
     cf8:	f800283a 	ret

00000cfc <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     cfc:	defffa04 	addi	sp,sp,-24
     d00:	dfc00515 	stw	ra,20(sp)
     d04:	df000415 	stw	fp,16(sp)
     d08:	df000404 	addi	fp,sp,16
     d0c:	e13ffe15 	stw	r4,-8(fp)
     d10:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d14:	e0bffe17 	ldw	r2,-8(fp)
     d18:	e0bffd15 	stw	r2,-12(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     d1c:	00041080 	call	4108 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     d20:	e0bffd17 	ldw	r2,-12(fp)
     d24:	10800017 	ldw	r2,0(r2)
     d28:	e0bffc15 	stw	r2,-16(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     d2c:	e0bffd17 	ldw	r2,-12(fp)
     d30:	10c00017 	ldw	r3,0(r2)
     d34:	e0bfff17 	ldw	r2,-4(fp)
     d38:	0084303a 	nor	r2,zero,r2
     d3c:	1886703a 	and	r3,r3,r2
     d40:	e0bffd17 	ldw	r2,-12(fp)
     d44:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     d48:	000415c0 	call	415c <vTaskExitCritical>

	return uxReturn;
     d4c:	e0bffc17 	ldw	r2,-16(fp)
}
     d50:	e037883a 	mov	sp,fp
     d54:	dfc00117 	ldw	ra,4(sp)
     d58:	df000017 	ldw	fp,0(sp)
     d5c:	dec00204 	addi	sp,sp,8
     d60:	f800283a 	ret

00000d64 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     d64:	defffb04 	addi	sp,sp,-20
     d68:	df000415 	stw	fp,16(sp)
     d6c:	df000404 	addi	fp,sp,16
     d70:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d74:	e0bfff17 	ldw	r2,-4(fp)
     d78:	e0bffd15 	stw	r2,-12(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     d7c:	e03ffe15 	stw	zero,-8(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     d80:	e0bffd17 	ldw	r2,-12(fp)
     d84:	10800017 	ldw	r2,0(r2)
     d88:	e0bffc15 	stw	r2,-16(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     d8c:	e0bffc17 	ldw	r2,-16(fp)
}
     d90:	e037883a 	mov	sp,fp
     d94:	df000017 	ldw	fp,0(sp)
     d98:	dec00104 	addi	sp,sp,4
     d9c:	f800283a 	ret

00000da0 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     da0:	defff304 	addi	sp,sp,-52
     da4:	dfc00c15 	stw	ra,48(sp)
     da8:	df000b15 	stw	fp,44(sp)
     dac:	df000b04 	addi	fp,sp,44
     db0:	e13ffe15 	stw	r4,-8(fp)
     db4:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     db8:	e03ff915 	stw	zero,-28(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     dbc:	e0bffe17 	ldw	r2,-8(fp)
     dc0:	e0bff615 	stw	r2,-40(fp)
BaseType_t xMatchFound = pdFALSE;
     dc4:	e03ff515 	stw	zero,-44(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     dc8:	e0bff617 	ldw	r2,-40(fp)
     dcc:	10800104 	addi	r2,r2,4
     dd0:	e0bffa15 	stw	r2,-24(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     dd4:	e0bffa17 	ldw	r2,-24(fp)
     dd8:	10800204 	addi	r2,r2,8
     ddc:	e0bffb15 	stw	r2,-20(fp)
	vTaskSuspendAll();
     de0:	0002fe40 	call	2fe4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     de4:	e0bffa17 	ldw	r2,-24(fp)
     de8:	10800317 	ldw	r2,12(r2)
     dec:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     df0:	e0bff617 	ldw	r2,-40(fp)
     df4:	10c00017 	ldw	r3,0(r2)
     df8:	e0bfff17 	ldw	r2,-4(fp)
     dfc:	1886b03a 	or	r3,r3,r2
     e00:	e0bff617 	ldw	r2,-40(fp)
     e04:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e08:	00003606 	br	ee4 <xEventGroupSetBits+0x144>
		{
			pxNext = listGET_NEXT( pxListItem );
     e0c:	e0bffd17 	ldw	r2,-12(fp)
     e10:	10800117 	ldw	r2,4(r2)
     e14:	e0bffc15 	stw	r2,-16(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     e18:	e0bffd17 	ldw	r2,-12(fp)
     e1c:	10800017 	ldw	r2,0(r2)
     e20:	e0bff815 	stw	r2,-32(fp)
			xMatchFound = pdFALSE;
     e24:	e03ff515 	stw	zero,-44(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     e28:	e0bff817 	ldw	r2,-32(fp)
     e2c:	10bfc02c 	andhi	r2,r2,65280
     e30:	e0bff715 	stw	r2,-36(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     e34:	e0fff817 	ldw	r3,-32(fp)
     e38:	00804034 	movhi	r2,256
     e3c:	10bfffc4 	addi	r2,r2,-1
     e40:	1884703a 	and	r2,r3,r2
     e44:	e0bff815 	stw	r2,-32(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     e48:	e0bff717 	ldw	r2,-36(fp)
     e4c:	1081002c 	andhi	r2,r2,1024
     e50:	1004c03a 	cmpne	r2,r2,zero
     e54:	1000091e 	bne	r2,zero,e7c <xEventGroupSetBits+0xdc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     e58:	e0bff617 	ldw	r2,-40(fp)
     e5c:	10c00017 	ldw	r3,0(r2)
     e60:	e0bff817 	ldw	r2,-32(fp)
     e64:	1884703a 	and	r2,r3,r2
     e68:	1005003a 	cmpeq	r2,r2,zero
     e6c:	10000b1e 	bne	r2,zero,e9c <xEventGroupSetBits+0xfc>
				{
					xMatchFound = pdTRUE;
     e70:	00800044 	movi	r2,1
     e74:	e0bff515 	stw	r2,-44(fp)
     e78:	00000806 	br	e9c <xEventGroupSetBits+0xfc>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     e7c:	e0bff617 	ldw	r2,-40(fp)
     e80:	10c00017 	ldw	r3,0(r2)
     e84:	e0bff817 	ldw	r2,-32(fp)
     e88:	1886703a 	and	r3,r3,r2
     e8c:	e0bff817 	ldw	r2,-32(fp)
     e90:	1880021e 	bne	r3,r2,e9c <xEventGroupSetBits+0xfc>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     e94:	00800044 	movi	r2,1
     e98:	e0bff515 	stw	r2,-44(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     e9c:	e0bff517 	ldw	r2,-44(fp)
     ea0:	1005003a 	cmpeq	r2,r2,zero
     ea4:	10000d1e 	bne	r2,zero,edc <xEventGroupSetBits+0x13c>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     ea8:	e0bff717 	ldw	r2,-36(fp)
     eac:	1080402c 	andhi	r2,r2,256
     eb0:	1005003a 	cmpeq	r2,r2,zero
     eb4:	1000041e 	bne	r2,zero,ec8 <xEventGroupSetBits+0x128>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     eb8:	e0bff917 	ldw	r2,-28(fp)
     ebc:	e0fff817 	ldw	r3,-32(fp)
     ec0:	10c4b03a 	or	r2,r2,r3
     ec4:	e0bff915 	stw	r2,-28(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     ec8:	e0bff617 	ldw	r2,-40(fp)
     ecc:	10800017 	ldw	r2,0(r2)
     ed0:	11408034 	orhi	r5,r2,512
     ed4:	e13ffd17 	ldw	r4,-12(fp)
     ed8:	00036f80 	call	36f8 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     edc:	e0bffc17 	ldw	r2,-16(fp)
     ee0:	e0bffd15 	stw	r2,-12(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     ee4:	e0fffd17 	ldw	r3,-12(fp)
     ee8:	e0bffb17 	ldw	r2,-20(fp)
     eec:	18bfc71e 	bne	r3,r2,e0c <xEventGroupSetBits+0x6c>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     ef0:	e0bff617 	ldw	r2,-40(fp)
     ef4:	10c00017 	ldw	r3,0(r2)
     ef8:	e0bff917 	ldw	r2,-28(fp)
     efc:	0084303a 	nor	r2,zero,r2
     f00:	1886703a 	and	r3,r3,r2
     f04:	e0bff617 	ldw	r2,-40(fp)
     f08:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     f0c:	000300c0 	call	300c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     f10:	e0bff617 	ldw	r2,-40(fp)
     f14:	10800017 	ldw	r2,0(r2)
}
     f18:	e037883a 	mov	sp,fp
     f1c:	dfc00117 	ldw	ra,4(sp)
     f20:	df000017 	ldw	fp,0(sp)
     f24:	dec00204 	addi	sp,sp,8
     f28:	f800283a 	ret

00000f2c <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     f2c:	defffb04 	addi	sp,sp,-20
     f30:	dfc00415 	stw	ra,16(sp)
     f34:	df000315 	stw	fp,12(sp)
     f38:	df000304 	addi	fp,sp,12
     f3c:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     f40:	e0bfff17 	ldw	r2,-4(fp)
     f44:	e0bffe15 	stw	r2,-8(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     f48:	e0bffe17 	ldw	r2,-8(fp)
     f4c:	10800104 	addi	r2,r2,4
     f50:	e0bffd15 	stw	r2,-12(fp)

	vTaskSuspendAll();
     f54:	0002fe40 	call	2fe4 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     f58:	00000406 	br	f6c <vEventGroupDelete+0x40>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     f5c:	e0bffd17 	ldw	r2,-12(fp)
     f60:	11000317 	ldw	r4,12(r2)
     f64:	01408034 	movhi	r5,512
     f68:	00036f80 	call	36f8 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     f6c:	e0bffd17 	ldw	r2,-12(fp)
     f70:	10800017 	ldw	r2,0(r2)
     f74:	1004c03a 	cmpne	r2,r2,zero
     f78:	103ff81e 	bne	r2,zero,f5c <vEventGroupDelete+0x30>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     f7c:	e13ffe17 	ldw	r4,-8(fp)
     f80:	00012180 	call	1218 <vPortFree>
	}
	( void ) xTaskResumeAll();
     f84:	000300c0 	call	300c <xTaskResumeAll>
}
     f88:	e037883a 	mov	sp,fp
     f8c:	dfc00117 	ldw	ra,4(sp)
     f90:	df000017 	ldw	fp,0(sp)
     f94:	dec00204 	addi	sp,sp,8
     f98:	f800283a 	ret

00000f9c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     f9c:	defffc04 	addi	sp,sp,-16
     fa0:	dfc00315 	stw	ra,12(sp)
     fa4:	df000215 	stw	fp,8(sp)
     fa8:	df000204 	addi	fp,sp,8
     fac:	e13ffe15 	stw	r4,-8(fp)
     fb0:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     fb4:	e13ffe17 	ldw	r4,-8(fp)
     fb8:	e17fff17 	ldw	r5,-4(fp)
     fbc:	0000da00 	call	da0 <xEventGroupSetBits>
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	dfc00117 	ldw	ra,4(sp)
     fc8:	df000017 	ldw	fp,0(sp)
     fcc:	dec00204 	addi	sp,sp,8
     fd0:	f800283a 	ret

00000fd4 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     fd4:	defffc04 	addi	sp,sp,-16
     fd8:	dfc00315 	stw	ra,12(sp)
     fdc:	df000215 	stw	fp,8(sp)
     fe0:	df000204 	addi	fp,sp,8
     fe4:	e13ffe15 	stw	r4,-8(fp)
     fe8:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     fec:	e13ffe17 	ldw	r4,-8(fp)
     ff0:	e17fff17 	ldw	r5,-4(fp)
     ff4:	0000cfc0 	call	cfc <xEventGroupClearBits>
}
     ff8:	e037883a 	mov	sp,fp
     ffc:	dfc00117 	ldw	ra,4(sp)
    1000:	df000017 	ldw	fp,0(sp)
    1004:	dec00204 	addi	sp,sp,8
    1008:	f800283a 	ret

0000100c <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
    100c:	defffb04 	addi	sp,sp,-20
    1010:	df000415 	stw	fp,16(sp)
    1014:	df000404 	addi	fp,sp,16
    1018:	e13ffd15 	stw	r4,-12(fp)
    101c:	e17ffe15 	stw	r5,-8(fp)
    1020:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
    1024:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
    1028:	e0bfff17 	ldw	r2,-4(fp)
    102c:	1004c03a 	cmpne	r2,r2,zero
    1030:	1000081e 	bne	r2,zero,1054 <prvTestWaitCondition+0x48>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
    1034:	e0fffd17 	ldw	r3,-12(fp)
    1038:	e0bffe17 	ldw	r2,-8(fp)
    103c:	1884703a 	and	r2,r3,r2
    1040:	1005003a 	cmpeq	r2,r2,zero
    1044:	10000a1e 	bne	r2,zero,1070 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
    1048:	00800044 	movi	r2,1
    104c:	e0bffc15 	stw	r2,-16(fp)
    1050:	00000706 	br	1070 <prvTestWaitCondition+0x64>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
    1054:	e0fffd17 	ldw	r3,-12(fp)
    1058:	e0bffe17 	ldw	r2,-8(fp)
    105c:	1886703a 	and	r3,r3,r2
    1060:	e0bffe17 	ldw	r2,-8(fp)
    1064:	1880021e 	bne	r3,r2,1070 <prvTestWaitCondition+0x64>
		{
			xWaitConditionMet = pdTRUE;
    1068:	00800044 	movi	r2,1
    106c:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
    1070:	e0bffc17 	ldw	r2,-16(fp)
}
    1074:	e037883a 	mov	sp,fp
    1078:	df000017 	ldw	fp,0(sp)
    107c:	dec00104 	addi	sp,sp,4
    1080:	f800283a 	ret

00001084 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    1084:	defff904 	addi	sp,sp,-28
    1088:	dfc00615 	stw	ra,24(sp)
    108c:	df000515 	stw	fp,20(sp)
    1090:	df000504 	addi	fp,sp,20
    1094:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
    1098:	e03ffb15 	stw	zero,-20(fp)

        vTaskSuspendAll();
    109c:	0002fe40 	call	2fe4 <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
    10a0:	d0a01f17 	ldw	r2,-32644(gp)
    10a4:	1004c03a 	cmpne	r2,r2,zero
    10a8:	1000011e 	bne	r2,zero,10b0 <pvPortMalloc+0x2c>
                {
                        prvHeapInit();
    10ac:	00012d40 	call	12d4 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
    10b0:	e0bfff17 	ldw	r2,-4(fp)
    10b4:	1005003a 	cmpeq	r2,r2,zero
    10b8:	10000e1e 	bne	r2,zero,10f4 <pvPortMalloc+0x70>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    10bc:	d0a0000b 	ldhu	r2,-32768(gp)
    10c0:	10ffffcc 	andi	r3,r2,65535
    10c4:	e0bfff17 	ldw	r2,-4(fp)
    10c8:	10c5883a 	add	r2,r2,r3
    10cc:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    10d0:	e0bfff17 	ldw	r2,-4(fp)
    10d4:	108000cc 	andi	r2,r2,3
    10d8:	1005003a 	cmpeq	r2,r2,zero
    10dc:	1000051e 	bne	r2,zero,10f4 <pvPortMalloc+0x70>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    10e0:	e0ffff17 	ldw	r3,-4(fp)
    10e4:	00bfff04 	movi	r2,-4
    10e8:	1884703a 	and	r2,r3,r2
    10ec:	10800104 	addi	r2,r2,4
    10f0:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    10f4:	e0bfff17 	ldw	r2,-4(fp)
    10f8:	1005003a 	cmpeq	r2,r2,zero
    10fc:	10003f1e 	bne	r2,zero,11fc <pvPortMalloc+0x178>
    1100:	d0e00117 	ldw	r3,-32764(gp)
    1104:	e0bfff17 	ldw	r2,-4(fp)
    1108:	10c03c2e 	bgeu	r2,r3,11fc <pvPortMalloc+0x178>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    110c:	d0a02004 	addi	r2,gp,-32640
    1110:	e0bffd15 	stw	r2,-12(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1114:	d0a02017 	ldw	r2,-32640(gp)
    1118:	e0bffe15 	stw	r2,-8(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    111c:	00000506 	br	1134 <pvPortMalloc+0xb0>
                        {
                                pxPreviousBlock = pxBlock;
    1120:	e0bffe17 	ldw	r2,-8(fp)
    1124:	e0bffd15 	stw	r2,-12(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1128:	e0bffe17 	ldw	r2,-8(fp)
    112c:	10800017 	ldw	r2,0(r2)
    1130:	e0bffe15 	stw	r2,-8(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1134:	e0bffe17 	ldw	r2,-8(fp)
    1138:	10c00117 	ldw	r3,4(r2)
    113c:	e0bfff17 	ldw	r2,-4(fp)
    1140:	1880042e 	bgeu	r3,r2,1154 <pvPortMalloc+0xd0>
    1144:	e0bffe17 	ldw	r2,-8(fp)
    1148:	10800017 	ldw	r2,0(r2)
    114c:	1004c03a 	cmpne	r2,r2,zero
    1150:	103ff31e 	bne	r2,zero,1120 <pvPortMalloc+0x9c>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1154:	d0e01f17 	ldw	r3,-32644(gp)
    1158:	e0bffe17 	ldw	r2,-8(fp)
    115c:	10c02726 	beq	r2,r3,11fc <pvPortMalloc+0x178>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    1160:	e0bffd17 	ldw	r2,-12(fp)
    1164:	10800017 	ldw	r2,0(r2)
    1168:	1007883a 	mov	r3,r2
    116c:	d0a0000b 	ldhu	r2,-32768(gp)
    1170:	10bfffcc 	andi	r2,r2,65535
    1174:	1885883a 	add	r2,r3,r2
    1178:	e0bffb15 	stw	r2,-20(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    117c:	e0bffe17 	ldw	r2,-8(fp)
    1180:	10c00017 	ldw	r3,0(r2)
    1184:	e0bffd17 	ldw	r2,-12(fp)
    1188:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    118c:	e0bffe17 	ldw	r2,-8(fp)
    1190:	10c00117 	ldw	r3,4(r2)
    1194:	e0bfff17 	ldw	r2,-4(fp)
    1198:	1887c83a 	sub	r3,r3,r2
    119c:	d0a0000b 	ldhu	r2,-32768(gp)
    11a0:	10bfffcc 	andi	r2,r2,65535
    11a4:	1085883a 	add	r2,r2,r2
    11a8:	10c00f2e 	bgeu	r2,r3,11e8 <pvPortMalloc+0x164>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    11ac:	e0fffe17 	ldw	r3,-8(fp)
    11b0:	e0bfff17 	ldw	r2,-4(fp)
    11b4:	1885883a 	add	r2,r3,r2
    11b8:	e0bffc15 	stw	r2,-16(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    11bc:	e0bffe17 	ldw	r2,-8(fp)
    11c0:	10c00117 	ldw	r3,4(r2)
    11c4:	e0bfff17 	ldw	r2,-4(fp)
    11c8:	1887c83a 	sub	r3,r3,r2
    11cc:	e0bffc17 	ldw	r2,-16(fp)
    11d0:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    11d4:	e0fffe17 	ldw	r3,-8(fp)
    11d8:	e0bfff17 	ldw	r2,-4(fp)
    11dc:	18800115 	stw	r2,4(r3)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    11e0:	e13ffc17 	ldw	r4,-16(fp)
    11e4:	00013940 	call	1394 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    11e8:	d0e00217 	ldw	r3,-32760(gp)
    11ec:	e0bffe17 	ldw	r2,-8(fp)
    11f0:	10800117 	ldw	r2,4(r2)
    11f4:	1885c83a 	sub	r2,r3,r2
    11f8:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    11fc:	000300c0 	call	300c <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1200:	e0bffb17 	ldw	r2,-20(fp)
}
    1204:	e037883a 	mov	sp,fp
    1208:	dfc00117 	ldw	ra,4(sp)
    120c:	df000017 	ldw	fp,0(sp)
    1210:	dec00204 	addi	sp,sp,8
    1214:	f800283a 	ret

00001218 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1218:	defffb04 	addi	sp,sp,-20
    121c:	dfc00415 	stw	ra,16(sp)
    1220:	df000315 	stw	fp,12(sp)
    1224:	df000304 	addi	fp,sp,12
    1228:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    122c:	e0bfff17 	ldw	r2,-4(fp)
    1230:	e0bffe15 	stw	r2,-8(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    1234:	e0bfff17 	ldw	r2,-4(fp)
    1238:	1005003a 	cmpeq	r2,r2,zero
    123c:	1000111e 	bne	r2,zero,1284 <vPortFree+0x6c>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1240:	d0a0000b 	ldhu	r2,-32768(gp)
    1244:	10bfffcc 	andi	r2,r2,65535
    1248:	1007883a 	mov	r3,r2
    124c:	e0bffe17 	ldw	r2,-8(fp)
    1250:	10c5c83a 	sub	r2,r2,r3
    1254:	e0bffe15 	stw	r2,-8(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    1258:	e0bffe17 	ldw	r2,-8(fp)
    125c:	e0bffd15 	stw	r2,-12(fp)

                vTaskSuspendAll();
    1260:	0002fe40 	call	2fe4 <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1264:	e0bffd17 	ldw	r2,-12(fp)
    1268:	10c00117 	ldw	r3,4(r2)
    126c:	d0a00217 	ldw	r2,-32760(gp)
    1270:	1885883a 	add	r2,r3,r2
    1274:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    1278:	e13ffd17 	ldw	r4,-12(fp)
    127c:	00013940 	call	1394 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    1280:	000300c0 	call	300c <xTaskResumeAll>
        }
}
    1284:	e037883a 	mov	sp,fp
    1288:	dfc00117 	ldw	ra,4(sp)
    128c:	df000017 	ldw	fp,0(sp)
    1290:	dec00204 	addi	sp,sp,8
    1294:	f800283a 	ret

00001298 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    1298:	deffff04 	addi	sp,sp,-4
    129c:	df000015 	stw	fp,0(sp)
    12a0:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    12a4:	d0a00217 	ldw	r2,-32760(gp)
}
    12a8:	e037883a 	mov	sp,fp
    12ac:	df000017 	ldw	fp,0(sp)
    12b0:	dec00104 	addi	sp,sp,4
    12b4:	f800283a 	ret

000012b8 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    12b8:	deffff04 	addi	sp,sp,-4
    12bc:	df000015 	stw	fp,0(sp)
    12c0:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    12c4:	e037883a 	mov	sp,fp
    12c8:	df000017 	ldw	fp,0(sp)
    12cc:	dec00104 	addi	sp,sp,4
    12d0:	f800283a 	ret

000012d4 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    12d4:	defffd04 	addi	sp,sp,-12
    12d8:	df000215 	stw	fp,8(sp)
    12dc:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    12e0:	00820034 	movhi	r2,2048
    12e4:	10892d04 	addi	r2,r2,9396
    12e8:	d0a02015 	stw	r2,-32640(gp)
        xStart.xBlockSize = ( size_t ) 0;
    12ec:	00820034 	movhi	r2,2048
    12f0:	1088f304 	addi	r2,r2,9164
    12f4:	10000015 	stw	zero,0(r2)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    12f8:	d0a00117 	ldw	r2,-32764(gp)
    12fc:	1007883a 	mov	r3,r2
    1300:	00820034 	movhi	r2,2048
    1304:	10892d04 	addi	r2,r2,9396
    1308:	1885883a 	add	r2,r3,r2
    130c:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1310:	d0a0000b 	ldhu	r2,-32768(gp)
    1314:	10bfffcc 	andi	r2,r2,65535
    1318:	1007883a 	mov	r3,r2
    131c:	e0bffe17 	ldw	r2,-8(fp)
    1320:	10c5c83a 	sub	r2,r2,r3
    1324:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    1328:	e0bffe17 	ldw	r2,-8(fp)
    132c:	d0a01f15 	stw	r2,-32644(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1330:	d0a01f17 	ldw	r2,-32644(gp)
    1334:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    1338:	d0a01f17 	ldw	r2,-32644(gp)
    133c:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1340:	00820034 	movhi	r2,2048
    1344:	10892d04 	addi	r2,r2,9396
    1348:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    134c:	d0e00117 	ldw	r3,-32764(gp)
    1350:	d0a0000b 	ldhu	r2,-32768(gp)
    1354:	10bfffcc 	andi	r2,r2,65535
    1358:	1887c83a 	sub	r3,r3,r2
    135c:	e0bfff17 	ldw	r2,-4(fp)
    1360:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    1364:	d0e01f17 	ldw	r3,-32644(gp)
    1368:	e0bfff17 	ldw	r2,-4(fp)
    136c:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    1370:	d0e00217 	ldw	r3,-32760(gp)
    1374:	d0a0000b 	ldhu	r2,-32768(gp)
    1378:	10bfffcc 	andi	r2,r2,65535
    137c:	1885c83a 	sub	r2,r3,r2
    1380:	d0a00215 	stw	r2,-32760(gp)
}
    1384:	e037883a 	mov	sp,fp
    1388:	df000017 	ldw	fp,0(sp)
    138c:	dec00104 	addi	sp,sp,4
    1390:	f800283a 	ret

00001394 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    1394:	defffc04 	addi	sp,sp,-16
    1398:	df000315 	stw	fp,12(sp)
    139c:	df000304 	addi	fp,sp,12
    13a0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    13a4:	d0a02004 	addi	r2,gp,-32640
    13a8:	e0bffe15 	stw	r2,-8(fp)
    13ac:	00000306 	br	13bc <prvInsertBlockIntoFreeList+0x28>
    13b0:	e0bffe17 	ldw	r2,-8(fp)
    13b4:	10800017 	ldw	r2,0(r2)
    13b8:	e0bffe15 	stw	r2,-8(fp)
    13bc:	e0bffe17 	ldw	r2,-8(fp)
    13c0:	10c00017 	ldw	r3,0(r2)
    13c4:	e0bfff17 	ldw	r2,-4(fp)
    13c8:	18bff936 	bltu	r3,r2,13b0 <prvInsertBlockIntoFreeList+0x1c>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    13cc:	e0bffe17 	ldw	r2,-8(fp)
    13d0:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    13d4:	e0bffe17 	ldw	r2,-8(fp)
    13d8:	10800117 	ldw	r2,4(r2)
    13dc:	1007883a 	mov	r3,r2
    13e0:	e0bffd17 	ldw	r2,-12(fp)
    13e4:	1887883a 	add	r3,r3,r2
    13e8:	e0bfff17 	ldw	r2,-4(fp)
    13ec:	1880091e 	bne	r3,r2,1414 <prvInsertBlockIntoFreeList+0x80>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    13f0:	e0bffe17 	ldw	r2,-8(fp)
    13f4:	10c00117 	ldw	r3,4(r2)
    13f8:	e0bfff17 	ldw	r2,-4(fp)
    13fc:	10800117 	ldw	r2,4(r2)
    1400:	1887883a 	add	r3,r3,r2
    1404:	e0bffe17 	ldw	r2,-8(fp)
    1408:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    140c:	e0bffe17 	ldw	r2,-8(fp)
    1410:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	e0bffd15 	stw	r2,-12(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10800117 	ldw	r2,4(r2)
    1424:	1007883a 	mov	r3,r2
    1428:	e0bffd17 	ldw	r2,-12(fp)
    142c:	1887883a 	add	r3,r3,r2
    1430:	e0bffe17 	ldw	r2,-8(fp)
    1434:	10800017 	ldw	r2,0(r2)
    1438:	1880161e 	bne	r3,r2,1494 <prvInsertBlockIntoFreeList+0x100>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    143c:	e0bffe17 	ldw	r2,-8(fp)
    1440:	10c00017 	ldw	r3,0(r2)
    1444:	d0a01f17 	ldw	r2,-32644(gp)
    1448:	18800e26 	beq	r3,r2,1484 <prvInsertBlockIntoFreeList+0xf0>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    144c:	e0bfff17 	ldw	r2,-4(fp)
    1450:	10c00117 	ldw	r3,4(r2)
    1454:	e0bffe17 	ldw	r2,-8(fp)
    1458:	10800017 	ldw	r2,0(r2)
    145c:	10800117 	ldw	r2,4(r2)
    1460:	1887883a 	add	r3,r3,r2
    1464:	e0bfff17 	ldw	r2,-4(fp)
    1468:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    146c:	e0bffe17 	ldw	r2,-8(fp)
    1470:	10800017 	ldw	r2,0(r2)
    1474:	10c00017 	ldw	r3,0(r2)
    1478:	e0bfff17 	ldw	r2,-4(fp)
    147c:	10c00015 	stw	r3,0(r2)
    1480:	00000806 	br	14a4 <prvInsertBlockIntoFreeList+0x110>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    1484:	d0e01f17 	ldw	r3,-32644(gp)
    1488:	e0bfff17 	ldw	r2,-4(fp)
    148c:	10c00015 	stw	r3,0(r2)
    1490:	00000406 	br	14a4 <prvInsertBlockIntoFreeList+0x110>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    1494:	e0bffe17 	ldw	r2,-8(fp)
    1498:	10c00017 	ldw	r3,0(r2)
    149c:	e0bfff17 	ldw	r2,-4(fp)
    14a0:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    14a4:	e0fffe17 	ldw	r3,-8(fp)
    14a8:	e0bfff17 	ldw	r2,-4(fp)
    14ac:	18800326 	beq	r3,r2,14bc <prvInsertBlockIntoFreeList+0x128>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    14b0:	e0fffe17 	ldw	r3,-8(fp)
    14b4:	e0bfff17 	ldw	r2,-4(fp)
    14b8:	18800015 	stw	r2,0(r3)
        }
}
    14bc:	e037883a 	mov	sp,fp
    14c0:	df000017 	ldw	fp,0(sp)
    14c4:	dec00104 	addi	sp,sp,4
    14c8:	f800283a 	ret

000014cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    14cc:	defffe04 	addi	sp,sp,-8
    14d0:	df000115 	stw	fp,4(sp)
    14d4:	df000104 	addi	fp,sp,4
    14d8:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    14dc:	e0bfff17 	ldw	r2,-4(fp)
    14e0:	10800204 	addi	r2,r2,8
    14e4:	1007883a 	mov	r3,r2
    14e8:	e0bfff17 	ldw	r2,-4(fp)
    14ec:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    14f0:	e0ffff17 	ldw	r3,-4(fp)
    14f4:	00bfffc4 	movi	r2,-1
    14f8:	18800215 	stw	r2,8(r3)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    14fc:	e0bfff17 	ldw	r2,-4(fp)
    1500:	10800204 	addi	r2,r2,8
    1504:	1007883a 	mov	r3,r2
    1508:	e0bfff17 	ldw	r2,-4(fp)
    150c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1510:	e0bfff17 	ldw	r2,-4(fp)
    1514:	10800204 	addi	r2,r2,8
    1518:	1007883a 	mov	r3,r2
    151c:	e0bfff17 	ldw	r2,-4(fp)
    1520:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1524:	e0bfff17 	ldw	r2,-4(fp)
    1528:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    152c:	e037883a 	mov	sp,fp
    1530:	df000017 	ldw	fp,0(sp)
    1534:	dec00104 	addi	sp,sp,4
    1538:	f800283a 	ret

0000153c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    153c:	defffe04 	addi	sp,sp,-8
    1540:	df000115 	stw	fp,4(sp)
    1544:	df000104 	addi	fp,sp,4
    1548:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    154c:	e0bfff17 	ldw	r2,-4(fp)
    1550:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1554:	e037883a 	mov	sp,fp
    1558:	df000017 	ldw	fp,0(sp)
    155c:	dec00104 	addi	sp,sp,4
    1560:	f800283a 	ret

00001564 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1564:	defffc04 	addi	sp,sp,-16
    1568:	df000315 	stw	fp,12(sp)
    156c:	df000304 	addi	fp,sp,12
    1570:	e13ffe15 	stw	r4,-8(fp)
    1574:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    1578:	e0bffe17 	ldw	r2,-8(fp)
    157c:	10800117 	ldw	r2,4(r2)
    1580:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    1584:	e0ffff17 	ldw	r3,-4(fp)
    1588:	e0bffd17 	ldw	r2,-12(fp)
    158c:	18800115 	stw	r2,4(r3)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    1590:	e0bffd17 	ldw	r2,-12(fp)
    1594:	10c00217 	ldw	r3,8(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    15a0:	e0bffd17 	ldw	r2,-12(fp)
    15a4:	10c00217 	ldw	r3,8(r2)
    15a8:	e0bfff17 	ldw	r2,-4(fp)
    15ac:	18800115 	stw	r2,4(r3)
	pxIndex->pxPrevious = pxNewListItem;
    15b0:	e0fffd17 	ldw	r3,-12(fp)
    15b4:	e0bfff17 	ldw	r2,-4(fp)
    15b8:	18800215 	stw	r2,8(r3)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15bc:	e0ffff17 	ldw	r3,-4(fp)
    15c0:	e0bffe17 	ldw	r2,-8(fp)
    15c4:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    15c8:	e0bffe17 	ldw	r2,-8(fp)
    15cc:	10800017 	ldw	r2,0(r2)
    15d0:	10c00044 	addi	r3,r2,1
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10c00015 	stw	r3,0(r2)
}
    15dc:	e037883a 	mov	sp,fp
    15e0:	df000017 	ldw	fp,0(sp)
    15e4:	dec00104 	addi	sp,sp,4
    15e8:	f800283a 	ret

000015ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    15ec:	defffb04 	addi	sp,sp,-20
    15f0:	df000415 	stw	fp,16(sp)
    15f4:	df000404 	addi	fp,sp,16
    15f8:	e13ffe15 	stw	r4,-8(fp)
    15fc:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1600:	e0bfff17 	ldw	r2,-4(fp)
    1604:	10800017 	ldw	r2,0(r2)
    1608:	e0bffc15 	stw	r2,-16(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    160c:	e0bffc17 	ldw	r2,-16(fp)
    1610:	10bfffd8 	cmpnei	r2,r2,-1
    1614:	1000041e 	bne	r2,zero,1628 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1618:	e0bffe17 	ldw	r2,-8(fp)
    161c:	10800417 	ldw	r2,16(r2)
    1620:	e0bffd15 	stw	r2,-12(fp)
    1624:	00000c06 	br	1658 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1628:	e0bffe17 	ldw	r2,-8(fp)
    162c:	10800204 	addi	r2,r2,8
    1630:	e0bffd15 	stw	r2,-12(fp)
    1634:	00000306 	br	1644 <vListInsert+0x58>
    1638:	e0bffd17 	ldw	r2,-12(fp)
    163c:	10800117 	ldw	r2,4(r2)
    1640:	e0bffd15 	stw	r2,-12(fp)
    1644:	e0bffd17 	ldw	r2,-12(fp)
    1648:	10800117 	ldw	r2,4(r2)
    164c:	10c00017 	ldw	r3,0(r2)
    1650:	e0bffc17 	ldw	r2,-16(fp)
    1654:	10fff82e 	bgeu	r2,r3,1638 <vListInsert+0x4c>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1658:	e0bffd17 	ldw	r2,-12(fp)
    165c:	10c00117 	ldw	r3,4(r2)
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    1668:	e0bfff17 	ldw	r2,-4(fp)
    166c:	10c00117 	ldw	r3,4(r2)
    1670:	e0bfff17 	ldw	r2,-4(fp)
    1674:	18800215 	stw	r2,8(r3)
	pxNewListItem->pxPrevious = pxIterator;
    1678:	e0ffff17 	ldw	r3,-4(fp)
    167c:	e0bffd17 	ldw	r2,-12(fp)
    1680:	18800215 	stw	r2,8(r3)
	pxIterator->pxNext = pxNewListItem;
    1684:	e0fffd17 	ldw	r3,-12(fp)
    1688:	e0bfff17 	ldw	r2,-4(fp)
    168c:	18800115 	stw	r2,4(r3)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    1690:	e0ffff17 	ldw	r3,-4(fp)
    1694:	e0bffe17 	ldw	r2,-8(fp)
    1698:	18800415 	stw	r2,16(r3)

	( pxList->uxNumberOfItems )++;
    169c:	e0bffe17 	ldw	r2,-8(fp)
    16a0:	10800017 	ldw	r2,0(r2)
    16a4:	10c00044 	addi	r3,r2,1
    16a8:	e0bffe17 	ldw	r2,-8(fp)
    16ac:	10c00015 	stw	r3,0(r2)
}
    16b0:	e037883a 	mov	sp,fp
    16b4:	df000017 	ldw	fp,0(sp)
    16b8:	dec00104 	addi	sp,sp,4
    16bc:	f800283a 	ret

000016c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    16c0:	defffd04 	addi	sp,sp,-12
    16c4:	df000215 	stw	fp,8(sp)
    16c8:	df000204 	addi	fp,sp,8
    16cc:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    16d0:	e0bfff17 	ldw	r2,-4(fp)
    16d4:	10800417 	ldw	r2,16(r2)
    16d8:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    16dc:	e0bfff17 	ldw	r2,-4(fp)
    16e0:	10c00117 	ldw	r3,4(r2)
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	10800217 	ldw	r2,8(r2)
    16ec:	18800215 	stw	r2,8(r3)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    16f0:	e0bfff17 	ldw	r2,-4(fp)
    16f4:	10c00217 	ldw	r3,8(r2)
    16f8:	e0bfff17 	ldw	r2,-4(fp)
    16fc:	10800117 	ldw	r2,4(r2)
    1700:	18800115 	stw	r2,4(r3)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1704:	e0bffe17 	ldw	r2,-8(fp)
    1708:	10c00117 	ldw	r3,4(r2)
    170c:	e0bfff17 	ldw	r2,-4(fp)
    1710:	1880041e 	bne	r3,r2,1724 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1714:	e0bfff17 	ldw	r2,-4(fp)
    1718:	10c00217 	ldw	r3,8(r2)
    171c:	e0bffe17 	ldw	r2,-8(fp)
    1720:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1724:	e0bfff17 	ldw	r2,-4(fp)
    1728:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    172c:	e0bffe17 	ldw	r2,-8(fp)
    1730:	10800017 	ldw	r2,0(r2)
    1734:	10ffffc4 	addi	r3,r2,-1
    1738:	e0bffe17 	ldw	r2,-8(fp)
    173c:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    1740:	e0bffe17 	ldw	r2,-8(fp)
    1744:	10800017 	ldw	r2,0(r2)
}
    1748:	e037883a 	mov	sp,fp
    174c:	df000017 	ldw	fp,0(sp)
    1750:	dec00104 	addi	sp,sp,4
    1754:	f800283a 	ret

00001758 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1758:	defffc04 	addi	sp,sp,-16
    175c:	dfc00315 	stw	ra,12(sp)
    1760:	df000215 	stw	fp,8(sp)
    1764:	df000204 	addi	fp,sp,8
    1768:	e13ffe15 	stw	r4,-8(fp)
    176c:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    1770:	01020034 	movhi	r4,2048
    1774:	21000004 	addi	r4,r4,0
    1778:	e17fff17 	ldw	r5,-4(fp)
    177c:	000542c0 	call	542c <printf>
}
    1780:	e037883a 	mov	sp,fp
    1784:	dfc00117 	ldw	ra,4(sp)
    1788:	df000017 	ldw	fp,0(sp)
    178c:	dec00204 	addi	sp,sp,8
    1790:	f800283a 	ret

00001794 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    1794:	defffe04 	addi	sp,sp,-8
    1798:	df000115 	stw	fp,4(sp)
    179c:	df000104 	addi	fp,sp,4
    17a0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    17a4:	e0bfff17 	ldw	r2,-4(fp)
    17a8:	16800015 	stw	gp,0(r2)
}
    17ac:	e037883a 	mov	sp,fp
    17b0:	df000017 	ldw	fp,0(sp)
    17b4:	dec00104 	addi	sp,sp,4
    17b8:	f800283a 	ret

000017bc <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    17bc:	defff904 	addi	sp,sp,-28
    17c0:	dfc00615 	stw	ra,24(sp)
    17c4:	df000515 	stw	fp,20(sp)
    17c8:	df000504 	addi	fp,sp,20
    17cc:	e13ffd15 	stw	r4,-12(fp)
    17d0:	e17ffe15 	stw	r5,-8(fp)
    17d4:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    17d8:	e0bffd17 	ldw	r2,-12(fp)
    17dc:	10bfff04 	addi	r2,r2,-4
    17e0:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    17e4:	e13ffc04 	addi	r4,fp,-16
    17e8:	00017940 	call	1794 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    17ec:	e0fffd17 	ldw	r3,-12(fp)
    17f0:	00b7abb4 	movhi	r2,57006
    17f4:	10afbbc4 	addi	r2,r2,-16657
    17f8:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    17fc:	e0bffd17 	ldw	r2,-12(fp)
    1800:	10bfff04 	addi	r2,r2,-4
    1804:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1808:	e0bffb17 	ldw	r2,-20(fp)
    180c:	1007883a 	mov	r3,r2
    1810:	e0bffd17 	ldw	r2,-12(fp)
    1814:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    1818:	e0bffd17 	ldw	r2,-12(fp)
    181c:	10bfff04 	addi	r2,r2,-4
    1820:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1824:	e0fffc17 	ldw	r3,-16(fp)
    1828:	e0bffd17 	ldw	r2,-12(fp)
    182c:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1830:	e0bffd17 	ldw	r2,-12(fp)
    1834:	10bff704 	addi	r2,r2,-36
    1838:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    183c:	e0bffe17 	ldw	r2,-8(fp)
    1840:	1007883a 	mov	r3,r2
    1844:	e0bffd17 	ldw	r2,-12(fp)
    1848:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    184c:	e0bffd17 	ldw	r2,-12(fp)
    1850:	10bfff04 	addi	r2,r2,-4
    1854:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1858:	e0fffd17 	ldw	r3,-12(fp)
    185c:	00800044 	movi	r2,1
    1860:	18800015 	stw	r2,0(r3)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    1864:	e0bffd17 	ldw	r2,-12(fp)
    1868:	10bff404 	addi	r2,r2,-48
    186c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    1870:	e0bfff17 	ldw	r2,-4(fp)
    1874:	1007883a 	mov	r3,r2
    1878:	e0bffd17 	ldw	r2,-12(fp)
    187c:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    1880:	e0bffd17 	ldw	r2,-12(fp)
    1884:	10bffb04 	addi	r2,r2,-20
    1888:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    188c:	e0bffd17 	ldw	r2,-12(fp)
}
    1890:	e037883a 	mov	sp,fp
    1894:	dfc00117 	ldw	ra,4(sp)
    1898:	df000017 	ldw	fp,0(sp)
    189c:	dec00204 	addi	sp,sp,8
    18a0:	f800283a 	ret

000018a4 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    18a4:	defffe04 	addi	sp,sp,-8
    18a8:	dfc00115 	stw	ra,4(sp)
    18ac:	df000015 	stw	fp,0(sp)
    18b0:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    18b4:	00018f80 	call	18f8 <prvSetupTimerInterrupt>
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    18b8:	00800034 	movhi	r2,0
    18bc:	10804b04 	addi	r2,r2,300
    18c0:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    18c4:	0005883a 	mov	r2,zero
}
    18c8:	e037883a 	mov	sp,fp
    18cc:	dfc00117 	ldw	ra,4(sp)
    18d0:	df000017 	ldw	fp,0(sp)
    18d4:	dec00204 	addi	sp,sp,8
    18d8:	f800283a 	ret

000018dc <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    18dc:	deffff04 	addi	sp,sp,-4
    18e0:	df000015 	stw	fp,0(sp)
    18e4:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    18e8:	e037883a 	mov	sp,fp
    18ec:	df000017 	ldw	fp,0(sp)
    18f0:	dec00104 	addi	sp,sp,4
    18f4:	f800283a 	ret

000018f8 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    18f8:	defffe04 	addi	sp,sp,-8
    18fc:	dfc00115 	stw	ra,4(sp)
    1900:	df000015 	stw	fp,0(sp)
    1904:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1908:	0009883a 	mov	r4,zero
    190c:	000b883a 	mov	r5,zero
    1910:	01800034 	movhi	r6,0
    1914:	31866404 	addi	r6,r6,6544
    1918:	00019dc0 	call	19dc <alt_irq_register>
    191c:	10bffa98 	cmpnei	r2,r2,-22
    1920:	1000021e 	bne	r2,zero,192c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1924:	003da03a 	break	0
    1928:	00001006 	br	196c <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    192c:	00c00134 	movhi	r3,4
    1930:	18cc1104 	addi	r3,r3,12356
    1934:	00800204 	movi	r2,8
    1938:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    193c:	00c00134 	movhi	r3,4
    1940:	18cc1204 	addi	r3,r3,12360
    1944:	00a1a814 	movui	r2,34464
    1948:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    194c:	00c00134 	movhi	r3,4
    1950:	18cc1304 	addi	r3,r3,12364
    1954:	00800044 	movi	r2,1
    1958:	18800035 	stwio	r2,0(r3)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    195c:	00c00134 	movhi	r3,4
    1960:	18cc1104 	addi	r3,r3,12356
    1964:	008001c4 	movi	r2,7
    1968:	18800035 	stwio	r2,0(r3)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    196c:	00c00134 	movhi	r3,4
    1970:	18cc1004 	addi	r3,r3,12352
    1974:	00bfff84 	movi	r2,-2
    1978:	18800035 	stwio	r2,0(r3)
}
    197c:	e037883a 	mov	sp,fp
    1980:	dfc00117 	ldw	ra,4(sp)
    1984:	df000017 	ldw	fp,0(sp)
    1988:	dec00204 	addi	sp,sp,8
    198c:	f800283a 	ret

00001990 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    1990:	defffc04 	addi	sp,sp,-16
    1994:	dfc00315 	stw	ra,12(sp)
    1998:	df000215 	stw	fp,8(sp)
    199c:	df000204 	addi	fp,sp,8
    19a0:	e13ffe15 	stw	r4,-8(fp)
    19a4:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    19a8:	00031d00 	call	31d0 <xTaskIncrementTick>
    19ac:	1005003a 	cmpeq	r2,r2,zero
    19b0:	1000011e 	bne	r2,zero,19b8 <vPortSysTickHandler+0x28>
	{
        vTaskSwitchContext();
    19b4:	00033ac0 	call	33ac <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    19b8:	00c00134 	movhi	r3,4
    19bc:	18cc1004 	addi	r3,r3,12352
    19c0:	00bfff84 	movi	r2,-2
    19c4:	18800035 	stwio	r2,0(r3)
}
    19c8:	e037883a 	mov	sp,fp
    19cc:	dfc00117 	ldw	ra,4(sp)
    19d0:	df000017 	ldw	fp,0(sp)
    19d4:	dec00204 	addi	sp,sp,8
    19d8:	f800283a 	ret

000019dc <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    19dc:	defff704 	addi	sp,sp,-36
    19e0:	dfc00815 	stw	ra,32(sp)
    19e4:	df000715 	stw	fp,28(sp)
    19e8:	df000704 	addi	fp,sp,28
    19ec:	e13ffc15 	stw	r4,-16(fp)
    19f0:	e17ffd15 	stw	r5,-12(fp)
    19f4:	e1bffe15 	stw	r6,-8(fp)
	int rc = -EINVAL;  
    19f8:	00bffa84 	movi	r2,-22
    19fc:	e0bffb15 	stw	r2,-20(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1a00:	e0bffc17 	ldw	r2,-16(fp)
    1a04:	10800828 	cmpgeui	r2,r2,32
    1a08:	1000251e 	bne	r2,zero,1aa0 <alt_irq_register+0xc4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a0c:	0005303a 	rdctl	r2,status
    1a10:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a14:	e0fff917 	ldw	r3,-28(fp)
    1a18:	00bfff84 	movi	r2,-2
    1a1c:	1884703a 	and	r2,r3,r2
    1a20:	1001703a 	wrctl	status,r2
  
  return context;
    1a24:	e0bff917 	ldw	r2,-28(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1a28:	e0bffa15 	stw	r2,-24(fp)
	
		alt_irq[id].handler = handler;
    1a2c:	e0bffc17 	ldw	r2,-16(fp)
    1a30:	e13ffe17 	ldw	r4,-8(fp)
    1a34:	00c20234 	movhi	r3,2056
    1a38:	18fd9104 	addi	r3,r3,-2492
    1a3c:	100490fa 	slli	r2,r2,3
    1a40:	10c5883a 	add	r2,r2,r3
    1a44:	11000015 	stw	r4,0(r2)
		alt_irq[id].context = context;
    1a48:	e0bffc17 	ldw	r2,-16(fp)
    1a4c:	00c20234 	movhi	r3,2056
    1a50:	18fd9104 	addi	r3,r3,-2492
    1a54:	100490fa 	slli	r2,r2,3
    1a58:	10c5883a 	add	r2,r2,r3
    1a5c:	10c00104 	addi	r3,r2,4
    1a60:	e0bffd17 	ldw	r2,-12(fp)
    1a64:	18800015 	stw	r2,0(r3)
	
		rc = (handler) ? alt_ic_irq_enable (0, id): alt_ic_irq_disable (0, id);
    1a68:	e0bffe17 	ldw	r2,-8(fp)
    1a6c:	1005003a 	cmpeq	r2,r2,zero
    1a70:	1000051e 	bne	r2,zero,1a88 <alt_irq_register+0xac>
    1a74:	0009883a 	mov	r4,zero
    1a78:	e17ffc17 	ldw	r5,-16(fp)
    1a7c:	000ec900 	call	ec90 <alt_ic_irq_enable>
    1a80:	e0bfff15 	stw	r2,-4(fp)
    1a84:	00000406 	br	1a98 <alt_irq_register+0xbc>
    1a88:	0009883a 	mov	r4,zero
    1a8c:	e17ffc17 	ldw	r5,-16(fp)
    1a90:	000ed2c0 	call	ed2c <alt_ic_irq_disable>
    1a94:	e0bfff15 	stw	r2,-4(fp)
    1a98:	e0bfff17 	ldw	r2,-4(fp)
    1a9c:	e0bffb15 	stw	r2,-20(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1aa0:	e0bffb17 	ldw	r2,-20(fp)
}
    1aa4:	e037883a 	mov	sp,fp
    1aa8:	dfc00117 	ldw	ra,4(sp)
    1aac:	df000017 	ldw	fp,0(sp)
    1ab0:	dec00204 	addi	sp,sp,8
    1ab4:	f800283a 	ret

00001ab8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1ab8:	defffb04 	addi	sp,sp,-20
    1abc:	dfc00415 	stw	ra,16(sp)
    1ac0:	df000315 	stw	fp,12(sp)
    1ac4:	df000304 	addi	fp,sp,12
    1ac8:	e13ffe15 	stw	r4,-8(fp)
    1acc:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1ad0:	e0bffe17 	ldw	r2,-8(fp)
    1ad4:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ad8:	00041080 	call	4108 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	11000017 	ldw	r4,0(r2)
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00f17 	ldw	r3,60(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10801017 	ldw	r2,64(r2)
    1af4:	1885383a 	mul	r2,r3,r2
    1af8:	2087883a 	add	r3,r4,r2
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1b04:	e0bffd17 	ldw	r2,-12(fp)
    1b08:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1b0c:	e0bffd17 	ldw	r2,-12(fp)
    1b10:	10c00017 	ldw	r3,0(r2)
    1b14:	e0bffd17 	ldw	r2,-12(fp)
    1b18:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1b1c:	e0bffd17 	ldw	r2,-12(fp)
    1b20:	11000017 	ldw	r4,0(r2)
    1b24:	e0bffd17 	ldw	r2,-12(fp)
    1b28:	10800f17 	ldw	r2,60(r2)
    1b2c:	10ffffc4 	addi	r3,r2,-1
    1b30:	e0bffd17 	ldw	r2,-12(fp)
    1b34:	10801017 	ldw	r2,64(r2)
    1b38:	1885383a 	mul	r2,r3,r2
    1b3c:	2087883a 	add	r3,r4,r2
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b48:	e0fffd17 	ldw	r3,-12(fp)
    1b4c:	00bfffc4 	movi	r2,-1
    1b50:	18801115 	stw	r2,68(r3)
		pxQueue->xTxLock = queueUNLOCKED;
    1b54:	e0fffd17 	ldw	r3,-12(fp)
    1b58:	00bfffc4 	movi	r2,-1
    1b5c:	18801215 	stw	r2,72(r3)

		if( xNewQueue == pdFALSE )
    1b60:	e0bfff17 	ldw	r2,-4(fp)
    1b64:	1004c03a 	cmpne	r2,r2,zero
    1b68:	10000b1e 	bne	r2,zero,1b98 <xQueueGenericReset+0xe0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800417 	ldw	r2,16(r2)
    1b74:	1005003a 	cmpeq	r2,r2,zero
    1b78:	10000d1e 	bne	r2,zero,1bb0 <xQueueGenericReset+0xf8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	11000404 	addi	r4,r2,16
    1b84:	00036100 	call	3610 <xTaskRemoveFromEventList>
    1b88:	10800058 	cmpnei	r2,r2,1
    1b8c:	1000081e 	bne	r2,zero,1bb0 <xQueueGenericReset+0xf8>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b90:	003b683a 	trap	0
    1b94:	00000606 	br	1bb0 <xQueueGenericReset+0xf8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b98:	e0bffd17 	ldw	r2,-12(fp)
    1b9c:	11000404 	addi	r4,r2,16
    1ba0:	00014cc0 	call	14cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1ba4:	e0bffd17 	ldw	r2,-12(fp)
    1ba8:	11000904 	addi	r4,r2,36
    1bac:	00014cc0 	call	14cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1bb0:	000415c0 	call	415c <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1bb4:	00800044 	movi	r2,1
}
    1bb8:	e037883a 	mov	sp,fp
    1bbc:	dfc00117 	ldw	ra,4(sp)
    1bc0:	df000017 	ldw	fp,0(sp)
    1bc4:	dec00204 	addi	sp,sp,8
    1bc8:	f800283a 	ret

00001bcc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1bcc:	defff704 	addi	sp,sp,-36
    1bd0:	dfc00815 	stw	ra,32(sp)
    1bd4:	df000715 	stw	fp,28(sp)
    1bd8:	df000704 	addi	fp,sp,28
    1bdc:	e13ffd15 	stw	r4,-12(fp)
    1be0:	e17ffe15 	stw	r5,-8(fp)
    1be4:	e1bfff05 	stb	r6,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1be8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bec:	e0bffe17 	ldw	r2,-8(fp)
    1bf0:	1004c03a 	cmpne	r2,r2,zero
    1bf4:	1000021e 	bne	r2,zero,1c00 <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bf8:	e03ffb15 	stw	zero,-20(fp)
    1bfc:	00000506 	br	1c14 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1c00:	e0fffd17 	ldw	r3,-12(fp)
    1c04:	e0bffe17 	ldw	r2,-8(fp)
    1c08:	1885383a 	mul	r2,r3,r2
    1c0c:	10800044 	addi	r2,r2,1
    1c10:	e0bffb15 	stw	r2,-20(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1c14:	e0bffb17 	ldw	r2,-20(fp)
    1c18:	11001304 	addi	r4,r2,76
    1c1c:	00010840 	call	1084 <pvPortMalloc>
    1c20:	e0bff915 	stw	r2,-28(fp)

	if( pcAllocatedBuffer != NULL )
    1c24:	e0bff917 	ldw	r2,-28(fp)
    1c28:	1005003a 	cmpeq	r2,r2,zero
    1c2c:	1000181e 	bne	r2,zero,1c90 <xQueueGenericCreate+0xc4>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c30:	e0bff917 	ldw	r2,-28(fp)
    1c34:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c38:	e0bffe17 	ldw	r2,-8(fp)
    1c3c:	1004c03a 	cmpne	r2,r2,zero
    1c40:	1000041e 	bne	r2,zero,1c54 <xQueueGenericCreate+0x88>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c44:	e0fffc17 	ldw	r3,-16(fp)
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	10c00015 	stw	r3,0(r2)
    1c50:	00000406 	br	1c64 <xQueueGenericCreate+0x98>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c54:	e0bff917 	ldw	r2,-28(fp)
    1c58:	10c01304 	addi	r3,r2,76
    1c5c:	e0bffc17 	ldw	r2,-16(fp)
    1c60:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c64:	e0fffc17 	ldw	r3,-16(fp)
    1c68:	e0bffd17 	ldw	r2,-12(fp)
    1c6c:	18800f15 	stw	r2,60(r3)
		pxNewQueue->uxItemSize = uxItemSize;
    1c70:	e0fffc17 	ldw	r3,-16(fp)
    1c74:	e0bffe17 	ldw	r2,-8(fp)
    1c78:	18801015 	stw	r2,64(r3)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c7c:	e13ffc17 	ldw	r4,-16(fp)
    1c80:	01400044 	movi	r5,1
    1c84:	0001ab80 	call	1ab8 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c88:	e0bffc17 	ldw	r2,-16(fp)
    1c8c:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c90:	e0bffa17 	ldw	r2,-24(fp)
}
    1c94:	e037883a 	mov	sp,fp
    1c98:	dfc00117 	ldw	ra,4(sp)
    1c9c:	df000017 	ldw	fp,0(sp)
    1ca0:	dec00204 	addi	sp,sp,8
    1ca4:	f800283a 	ret

00001ca8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1ca8:	defffc04 	addi	sp,sp,-16
    1cac:	dfc00315 	stw	ra,12(sp)
    1cb0:	df000215 	stw	fp,8(sp)
    1cb4:	df000204 	addi	fp,sp,8
    1cb8:	e13fff05 	stb	r4,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1cbc:	01001304 	movi	r4,76
    1cc0:	00010840 	call	1084 <pvPortMalloc>
    1cc4:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1cc8:	e0bffe17 	ldw	r2,-8(fp)
    1ccc:	1005003a 	cmpeq	r2,r2,zero
    1cd0:	1000201e 	bne	r2,zero,1d54 <xQueueCreateMutex+0xac>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cdc:	e0bffe17 	ldw	r2,-8(fp)
    1ce0:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1ce4:	e0bffe17 	ldw	r2,-8(fp)
    1ce8:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cec:	e0bffe17 	ldw	r2,-8(fp)
    1cf0:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cfc:	e0fffe17 	ldw	r3,-8(fp)
    1d00:	00800044 	movi	r2,1
    1d04:	18800f15 	stw	r2,60(r3)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1d08:	e0bffe17 	ldw	r2,-8(fp)
    1d0c:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1d10:	e0fffe17 	ldw	r3,-8(fp)
    1d14:	00bfffc4 	movi	r2,-1
    1d18:	18801115 	stw	r2,68(r3)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1d1c:	e0fffe17 	ldw	r3,-8(fp)
    1d20:	00bfffc4 	movi	r2,-1
    1d24:	18801215 	stw	r2,72(r3)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d28:	e0bffe17 	ldw	r2,-8(fp)
    1d2c:	11000404 	addi	r4,r2,16
    1d30:	00014cc0 	call	14cc <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d34:	e0bffe17 	ldw	r2,-8(fp)
    1d38:	11000904 	addi	r4,r2,36
    1d3c:	00014cc0 	call	14cc <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d40:	e13ffe17 	ldw	r4,-8(fp)
    1d44:	000b883a 	mov	r5,zero
    1d48:	000d883a 	mov	r6,zero
    1d4c:	000f883a 	mov	r7,zero
    1d50:	0001f040 	call	1f04 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d54:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d58:	e037883a 	mov	sp,fp
    1d5c:	dfc00117 	ldw	ra,4(sp)
    1d60:	df000017 	ldw	fp,0(sp)
    1d64:	dec00204 	addi	sp,sp,8
    1d68:	f800283a 	ret

00001d6c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d6c:	defffa04 	addi	sp,sp,-24
    1d70:	dfc00515 	stw	ra,20(sp)
    1d74:	df000415 	stw	fp,16(sp)
    1d78:	dc000315 	stw	r16,12(sp)
    1d7c:	df000304 	addi	fp,sp,12
    1d80:	e13fff15 	stw	r4,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d84:	e0bfff17 	ldw	r2,-4(fp)
    1d88:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d8c:	e0bffd17 	ldw	r2,-12(fp)
    1d90:	14000117 	ldw	r16,4(r2)
    1d94:	0003e600 	call	3e60 <xTaskGetCurrentTaskHandle>
    1d98:	8080111e 	bne	r16,r2,1de0 <xQueueGiveMutexRecursive+0x74>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d9c:	e0bffd17 	ldw	r2,-12(fp)
    1da0:	10800317 	ldw	r2,12(r2)
    1da4:	10ffffc4 	addi	r3,r2,-1
    1da8:	e0bffd17 	ldw	r2,-12(fp)
    1dac:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1db0:	e0bffd17 	ldw	r2,-12(fp)
    1db4:	10800317 	ldw	r2,12(r2)
    1db8:	1004c03a 	cmpne	r2,r2,zero
    1dbc:	1000051e 	bne	r2,zero,1dd4 <xQueueGiveMutexRecursive+0x68>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1dc0:	e13ffd17 	ldw	r4,-12(fp)
    1dc4:	000b883a 	mov	r5,zero
    1dc8:	000d883a 	mov	r6,zero
    1dcc:	000f883a 	mov	r7,zero
    1dd0:	0001f040 	call	1f04 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1dd4:	00800044 	movi	r2,1
    1dd8:	e0bffe15 	stw	r2,-8(fp)
    1ddc:	00000106 	br	1de4 <xQueueGiveMutexRecursive+0x78>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1de0:	e03ffe15 	stw	zero,-8(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1de4:	e0bffe17 	ldw	r2,-8(fp)
	}
    1de8:	e037883a 	mov	sp,fp
    1dec:	dfc00217 	ldw	ra,8(sp)
    1df0:	df000117 	ldw	fp,4(sp)
    1df4:	dc000017 	ldw	r16,0(sp)
    1df8:	dec00304 	addi	sp,sp,12
    1dfc:	f800283a 	ret

00001e00 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1e00:	defff904 	addi	sp,sp,-28
    1e04:	dfc00615 	stw	ra,24(sp)
    1e08:	df000515 	stw	fp,20(sp)
    1e0c:	dc000415 	stw	r16,16(sp)
    1e10:	df000404 	addi	fp,sp,16
    1e14:	e13ffe15 	stw	r4,-8(fp)
    1e18:	e17fff15 	stw	r5,-4(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1e1c:	e0bffe17 	ldw	r2,-8(fp)
    1e20:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e24:	e0bffc17 	ldw	r2,-16(fp)
    1e28:	14000117 	ldw	r16,4(r2)
    1e2c:	0003e600 	call	3e60 <xTaskGetCurrentTaskHandle>
    1e30:	8080081e 	bne	r16,r2,1e54 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e34:	e0bffc17 	ldw	r2,-16(fp)
    1e38:	10800317 	ldw	r2,12(r2)
    1e3c:	10c00044 	addi	r3,r2,1
    1e40:	e0bffc17 	ldw	r2,-16(fp)
    1e44:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e48:	00800044 	movi	r2,1
    1e4c:	e0bffd15 	stw	r2,-12(fp)
    1e50:	00000e06 	br	1e8c <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e54:	e13ffc17 	ldw	r4,-16(fp)
    1e58:	000b883a 	mov	r5,zero
    1e5c:	e1bfff17 	ldw	r6,-4(fp)
    1e60:	000f883a 	mov	r7,zero
    1e64:	00022740 	call	2274 <xQueueGenericReceive>
    1e68:	e0bffd15 	stw	r2,-12(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e6c:	e0bffd17 	ldw	r2,-12(fp)
    1e70:	10800058 	cmpnei	r2,r2,1
    1e74:	1000051e 	bne	r2,zero,1e8c <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e78:	e0bffc17 	ldw	r2,-16(fp)
    1e7c:	10800317 	ldw	r2,12(r2)
    1e80:	10c00044 	addi	r3,r2,1
    1e84:	e0bffc17 	ldw	r2,-16(fp)
    1e88:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e8c:	e0bffd17 	ldw	r2,-12(fp)
	}
    1e90:	e037883a 	mov	sp,fp
    1e94:	dfc00217 	ldw	ra,8(sp)
    1e98:	df000117 	ldw	fp,4(sp)
    1e9c:	dc000017 	ldw	r16,0(sp)
    1ea0:	dec00304 	addi	sp,sp,12
    1ea4:	f800283a 	ret

00001ea8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1ea8:	defffb04 	addi	sp,sp,-20
    1eac:	dfc00415 	stw	ra,16(sp)
    1eb0:	df000315 	stw	fp,12(sp)
    1eb4:	df000304 	addi	fp,sp,12
    1eb8:	e13ffe15 	stw	r4,-8(fp)
    1ebc:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1ec0:	e13ffe17 	ldw	r4,-8(fp)
    1ec4:	000b883a 	mov	r5,zero
    1ec8:	01800084 	movi	r6,2
    1ecc:	0001bcc0 	call	1bcc <xQueueGenericCreate>
    1ed0:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1ed4:	e0bffd17 	ldw	r2,-12(fp)
    1ed8:	1005003a 	cmpeq	r2,r2,zero
    1edc:	1000031e 	bne	r2,zero,1eec <xQueueCreateCountingSemaphore+0x44>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1ee0:	e0fffd17 	ldw	r3,-12(fp)
    1ee4:	e0bfff17 	ldw	r2,-4(fp)
    1ee8:	18800e15 	stw	r2,56(r3)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1eec:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ef0:	e037883a 	mov	sp,fp
    1ef4:	dfc00117 	ldw	ra,4(sp)
    1ef8:	df000017 	ldw	fp,0(sp)
    1efc:	dec00204 	addi	sp,sp,8
    1f00:	f800283a 	ret

00001f04 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1f04:	defff404 	addi	sp,sp,-48
    1f08:	dfc00b15 	stw	ra,44(sp)
    1f0c:	df000a15 	stw	fp,40(sp)
    1f10:	df000a04 	addi	fp,sp,40
    1f14:	e13ffb15 	stw	r4,-20(fp)
    1f18:	e17ffc15 	stw	r5,-16(fp)
    1f1c:	e1bffd15 	stw	r6,-12(fp)
    1f20:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1f24:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f28:	e0bffb17 	ldw	r2,-20(fp)
    1f2c:	e0bff615 	stw	r2,-40(fp)
    1f30:	00000006 	br	1f34 <xQueueGenericSend+0x30>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f34:	00041080 	call	4108 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f38:	e0bff617 	ldw	r2,-40(fp)
    1f3c:	10c00e17 	ldw	r3,56(r2)
    1f40:	e0bff617 	ldw	r2,-40(fp)
    1f44:	10800f17 	ldw	r2,60(r2)
    1f48:	18800336 	bltu	r3,r2,1f58 <xQueueGenericSend+0x54>
    1f4c:	e0bffe17 	ldw	r2,-8(fp)
    1f50:	10800098 	cmpnei	r2,r2,2
    1f54:	1000181e 	bne	r2,zero,1fb8 <xQueueGenericSend+0xb4>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f58:	e13ff617 	ldw	r4,-40(fp)
    1f5c:	e17ffc17 	ldw	r5,-16(fp)
    1f60:	e1bffe17 	ldw	r6,-8(fp)
    1f64:	00027000 	call	2700 <prvCopyDataToQueue>
    1f68:	e0bff715 	stw	r2,-36(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f6c:	e0bff617 	ldw	r2,-40(fp)
    1f70:	10800917 	ldw	r2,36(r2)
    1f74:	1005003a 	cmpeq	r2,r2,zero
    1f78:	1000071e 	bne	r2,zero,1f98 <xQueueGenericSend+0x94>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f7c:	e0bff617 	ldw	r2,-40(fp)
    1f80:	11000904 	addi	r4,r2,36
    1f84:	00036100 	call	3610 <xTaskRemoveFromEventList>
    1f88:	10800058 	cmpnei	r2,r2,1
    1f8c:	1000061e 	bne	r2,zero,1fa8 <xQueueGenericSend+0xa4>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f90:	003b683a 	trap	0
    1f94:	00000406 	br	1fa8 <xQueueGenericSend+0xa4>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1005003a 	cmpeq	r2,r2,zero
    1fa0:	1000011e 	bne	r2,zero,1fa8 <xQueueGenericSend+0xa4>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1fa4:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1fa8:	000415c0 	call	415c <vTaskExitCritical>
				return pdPASS;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bfff15 	stw	r2,-4(fp)
    1fb4:	00003906 	br	209c <xQueueGenericSend+0x198>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1fb8:	e0bffd17 	ldw	r2,-12(fp)
    1fbc:	1004c03a 	cmpne	r2,r2,zero
    1fc0:	1000031e 	bne	r2,zero,1fd0 <xQueueGenericSend+0xcc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1fc4:	000415c0 	call	415c <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1fc8:	e03fff15 	stw	zero,-4(fp)
    1fcc:	00003306 	br	209c <xQueueGenericSend+0x198>
				}
				else if( xEntryTimeSet == pdFALSE )
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	1004c03a 	cmpne	r2,r2,zero
    1fd8:	1000041e 	bne	r2,zero,1fec <xQueueGenericSend+0xe8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fdc:	e13ff904 	addi	r4,fp,-28
    1fe0:	00037c80 	call	37c8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fe4:	00800044 	movi	r2,1
    1fe8:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fec:	000415c0 	call	415c <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1ff0:	0002fe40 	call	2fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1ff4:	00041080 	call	4108 <vTaskEnterCritical>
    1ff8:	e0bff617 	ldw	r2,-40(fp)
    1ffc:	10801117 	ldw	r2,68(r2)
    2000:	10bfffd8 	cmpnei	r2,r2,-1
    2004:	1000021e 	bne	r2,zero,2010 <xQueueGenericSend+0x10c>
    2008:	e0bff617 	ldw	r2,-40(fp)
    200c:	10001115 	stw	zero,68(r2)
    2010:	e0bff617 	ldw	r2,-40(fp)
    2014:	10801217 	ldw	r2,72(r2)
    2018:	10bfffd8 	cmpnei	r2,r2,-1
    201c:	1000021e 	bne	r2,zero,2028 <xQueueGenericSend+0x124>
    2020:	e0bff617 	ldw	r2,-40(fp)
    2024:	10001215 	stw	zero,72(r2)
    2028:	000415c0 	call	415c <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    202c:	e13ff904 	addi	r4,fp,-28
    2030:	e17ffd04 	addi	r5,fp,-12
    2034:	00038000 	call	3800 <xTaskCheckForTimeOut>
    2038:	1004c03a 	cmpne	r2,r2,zero
    203c:	1000131e 	bne	r2,zero,208c <xQueueGenericSend+0x188>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    2040:	e13ff617 	ldw	r4,-40(fp)
    2044:	0002ab80 	call	2ab8 <prvIsQueueFull>
    2048:	1005003a 	cmpeq	r2,r2,zero
    204c:	10000b1e 	bne	r2,zero,207c <xQueueGenericSend+0x178>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2050:	e0bff617 	ldw	r2,-40(fp)
    2054:	11000404 	addi	r4,r2,16
    2058:	e17ffd17 	ldw	r5,-12(fp)
    205c:	00034dc0 	call	34dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2060:	e13ff617 	ldw	r4,-40(fp)
    2064:	00029300 	call	2930 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2068:	000300c0 	call	300c <xTaskResumeAll>
    206c:	1004c03a 	cmpne	r2,r2,zero
    2070:	103fb01e 	bne	r2,zero,1f34 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
    2074:	003b683a 	trap	0
    2078:	003fae06 	br	1f34 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    207c:	e13ff617 	ldw	r4,-40(fp)
    2080:	00029300 	call	2930 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2084:	000300c0 	call	300c <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
    2088:	003faa06 	br	1f34 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    208c:	e13ff617 	ldw	r4,-40(fp)
    2090:	00029300 	call	2930 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2094:	000300c0 	call	300c <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2098:	e03fff15 	stw	zero,-4(fp)
    209c:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    20a0:	e037883a 	mov	sp,fp
    20a4:	dfc00117 	ldw	ra,4(sp)
    20a8:	df000017 	ldw	fp,0(sp)
    20ac:	dec00204 	addi	sp,sp,8
    20b0:	f800283a 	ret

000020b4 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    20b4:	defff704 	addi	sp,sp,-36
    20b8:	dfc00815 	stw	ra,32(sp)
    20bc:	df000715 	stw	fp,28(sp)
    20c0:	df000704 	addi	fp,sp,28
    20c4:	e13ffc15 	stw	r4,-16(fp)
    20c8:	e17ffd15 	stw	r5,-12(fp)
    20cc:	e1bffe15 	stw	r6,-8(fp)
    20d0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    20d4:	e0bffc17 	ldw	r2,-16(fp)
    20d8:	e0bff915 	stw	r2,-28(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20dc:	e03ffa15 	stw	zero,-24(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20e0:	e0bff917 	ldw	r2,-28(fp)
    20e4:	10c00e17 	ldw	r3,56(r2)
    20e8:	e0bff917 	ldw	r2,-28(fp)
    20ec:	10800f17 	ldw	r2,60(r2)
    20f0:	18800336 	bltu	r3,r2,2100 <xQueueGenericSendFromISR+0x4c>
    20f4:	e0bfff17 	ldw	r2,-4(fp)
    20f8:	10800098 	cmpnei	r2,r2,2
    20fc:	1000201e 	bne	r2,zero,2180 <xQueueGenericSendFromISR+0xcc>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    2100:	e13ff917 	ldw	r4,-28(fp)
    2104:	e17ffd17 	ldw	r5,-12(fp)
    2108:	e1bfff17 	ldw	r6,-4(fp)
    210c:	00027000 	call	2700 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    2110:	e0bff917 	ldw	r2,-28(fp)
    2114:	10801217 	ldw	r2,72(r2)
    2118:	10bfffd8 	cmpnei	r2,r2,-1
    211c:	1000101e 	bne	r2,zero,2160 <xQueueGenericSendFromISR+0xac>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2120:	e0bff917 	ldw	r2,-28(fp)
    2124:	10800917 	ldw	r2,36(r2)
    2128:	1005003a 	cmpeq	r2,r2,zero
    212c:	1000111e 	bne	r2,zero,2174 <xQueueGenericSendFromISR+0xc0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2130:	e0bff917 	ldw	r2,-28(fp)
    2134:	11000904 	addi	r4,r2,36
    2138:	00036100 	call	3610 <xTaskRemoveFromEventList>
    213c:	1005003a 	cmpeq	r2,r2,zero
    2140:	10000c1e 	bne	r2,zero,2174 <xQueueGenericSendFromISR+0xc0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2144:	e0bffe17 	ldw	r2,-8(fp)
    2148:	1005003a 	cmpeq	r2,r2,zero
    214c:	1000091e 	bne	r2,zero,2174 <xQueueGenericSendFromISR+0xc0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2150:	e0fffe17 	ldw	r3,-8(fp)
    2154:	00800044 	movi	r2,1
    2158:	18800015 	stw	r2,0(r3)
    215c:	00000506 	br	2174 <xQueueGenericSendFromISR+0xc0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2160:	e0bff917 	ldw	r2,-28(fp)
    2164:	10801217 	ldw	r2,72(r2)
    2168:	10c00044 	addi	r3,r2,1
    216c:	e0bff917 	ldw	r2,-28(fp)
    2170:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2174:	00800044 	movi	r2,1
    2178:	e0bffb15 	stw	r2,-20(fp)
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    217c:	00000106 	br	2184 <xQueueGenericSendFromISR+0xd0>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2180:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2184:	e0bffb17 	ldw	r2,-20(fp)
}
    2188:	e037883a 	mov	sp,fp
    218c:	dfc00117 	ldw	ra,4(sp)
    2190:	df000017 	ldw	fp,0(sp)
    2194:	dec00204 	addi	sp,sp,8
    2198:	f800283a 	ret

0000219c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    219c:	defff904 	addi	sp,sp,-28
    21a0:	dfc00615 	stw	ra,24(sp)
    21a4:	df000515 	stw	fp,20(sp)
    21a8:	df000504 	addi	fp,sp,20
    21ac:	e13ffe15 	stw	r4,-8(fp)
    21b0:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    21b4:	e0bffe17 	ldw	r2,-8(fp)
    21b8:	e0bffb15 	stw	r2,-20(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    21bc:	e03ffc15 	stw	zero,-16(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    21c0:	e0bffb17 	ldw	r2,-20(fp)
    21c4:	10c00e17 	ldw	r3,56(r2)
    21c8:	e0bffb17 	ldw	r2,-20(fp)
    21cc:	10800f17 	ldw	r2,60(r2)
    21d0:	1880212e 	bgeu	r3,r2,2258 <xQueueGiveFromISR+0xbc>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    21d4:	e0bffb17 	ldw	r2,-20(fp)
    21d8:	10800e17 	ldw	r2,56(r2)
    21dc:	10c00044 	addi	r3,r2,1
    21e0:	e0bffb17 	ldw	r2,-20(fp)
    21e4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21e8:	e0bffb17 	ldw	r2,-20(fp)
    21ec:	10801217 	ldw	r2,72(r2)
    21f0:	10bfffd8 	cmpnei	r2,r2,-1
    21f4:	1000101e 	bne	r2,zero,2238 <xQueueGiveFromISR+0x9c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21f8:	e0bffb17 	ldw	r2,-20(fp)
    21fc:	10800917 	ldw	r2,36(r2)
    2200:	1005003a 	cmpeq	r2,r2,zero
    2204:	1000111e 	bne	r2,zero,224c <xQueueGiveFromISR+0xb0>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2208:	e0bffb17 	ldw	r2,-20(fp)
    220c:	11000904 	addi	r4,r2,36
    2210:	00036100 	call	3610 <xTaskRemoveFromEventList>
    2214:	1005003a 	cmpeq	r2,r2,zero
    2218:	10000c1e 	bne	r2,zero,224c <xQueueGiveFromISR+0xb0>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    221c:	e0bfff17 	ldw	r2,-4(fp)
    2220:	1005003a 	cmpeq	r2,r2,zero
    2224:	1000091e 	bne	r2,zero,224c <xQueueGiveFromISR+0xb0>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2228:	e0ffff17 	ldw	r3,-4(fp)
    222c:	00800044 	movi	r2,1
    2230:	18800015 	stw	r2,0(r3)
    2234:	00000506 	br	224c <xQueueGiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2238:	e0bffb17 	ldw	r2,-20(fp)
    223c:	10801217 	ldw	r2,72(r2)
    2240:	10c00044 	addi	r3,r2,1
    2244:	e0bffb17 	ldw	r2,-20(fp)
    2248:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    224c:	00800044 	movi	r2,1
    2250:	e0bffd15 	stw	r2,-12(fp)
    2254:	00000106 	br	225c <xQueueGiveFromISR+0xc0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2258:	e03ffd15 	stw	zero,-12(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    225c:	e0bffd17 	ldw	r2,-12(fp)
}
    2260:	e037883a 	mov	sp,fp
    2264:	dfc00117 	ldw	ra,4(sp)
    2268:	df000017 	ldw	fp,0(sp)
    226c:	dec00204 	addi	sp,sp,8
    2270:	f800283a 	ret

00002274 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    2274:	defff404 	addi	sp,sp,-48
    2278:	dfc00b15 	stw	ra,44(sp)
    227c:	df000a15 	stw	fp,40(sp)
    2280:	df000a04 	addi	fp,sp,40
    2284:	e13ffb15 	stw	r4,-20(fp)
    2288:	e17ffc15 	stw	r5,-16(fp)
    228c:	e1bffd15 	stw	r6,-12(fp)
    2290:	e1fffe15 	stw	r7,-8(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    2294:	e03ff815 	stw	zero,-32(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2298:	e0bffb17 	ldw	r2,-20(fp)
    229c:	e0bff615 	stw	r2,-40(fp)
    22a0:	00000006 	br	22a4 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    22a4:	00041080 	call	4108 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    22a8:	e0bff617 	ldw	r2,-40(fp)
    22ac:	10800e17 	ldw	r2,56(r2)
    22b0:	1005003a 	cmpeq	r2,r2,zero
    22b4:	1000321e 	bne	r2,zero,2380 <xQueueGenericReceive+0x10c>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    22b8:	e0bff617 	ldw	r2,-40(fp)
    22bc:	10800317 	ldw	r2,12(r2)
    22c0:	e0bff715 	stw	r2,-36(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    22c4:	e13ff617 	ldw	r4,-40(fp)
    22c8:	e17ffc17 	ldw	r5,-16(fp)
    22cc:	00028940 	call	2894 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    22d0:	e0bffe17 	ldw	r2,-8(fp)
    22d4:	1004c03a 	cmpne	r2,r2,zero
    22d8:	1000181e 	bne	r2,zero,233c <xQueueGenericReceive+0xc8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    22dc:	e0bff617 	ldw	r2,-40(fp)
    22e0:	10800e17 	ldw	r2,56(r2)
    22e4:	10ffffc4 	addi	r3,r2,-1
    22e8:	e0bff617 	ldw	r2,-40(fp)
    22ec:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    22f0:	e0bff617 	ldw	r2,-40(fp)
    22f4:	10800017 	ldw	r2,0(r2)
    22f8:	1004c03a 	cmpne	r2,r2,zero
    22fc:	1000041e 	bne	r2,zero,2310 <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    2300:	00042080 	call	4208 <pvTaskIncrementMutexHeldCount>
    2304:	1007883a 	mov	r3,r2
    2308:	e0bff617 	ldw	r2,-40(fp)
    230c:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2310:	e0bff617 	ldw	r2,-40(fp)
    2314:	10800417 	ldw	r2,16(r2)
    2318:	1005003a 	cmpeq	r2,r2,zero
    231c:	1000141e 	bne	r2,zero,2370 <xQueueGenericReceive+0xfc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    2320:	e0bff617 	ldw	r2,-40(fp)
    2324:	11000404 	addi	r4,r2,16
    2328:	00036100 	call	3610 <xTaskRemoveFromEventList>
    232c:	10800058 	cmpnei	r2,r2,1
    2330:	10000f1e 	bne	r2,zero,2370 <xQueueGenericReceive+0xfc>
						{
							queueYIELD_IF_USING_PREEMPTION();
    2334:	003b683a 	trap	0
    2338:	00000d06 	br	2370 <xQueueGenericReceive+0xfc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    233c:	e0fff617 	ldw	r3,-40(fp)
    2340:	e0bff717 	ldw	r2,-36(fp)
    2344:	18800315 	stw	r2,12(r3)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2348:	e0bff617 	ldw	r2,-40(fp)
    234c:	10800917 	ldw	r2,36(r2)
    2350:	1005003a 	cmpeq	r2,r2,zero
    2354:	1000061e 	bne	r2,zero,2370 <xQueueGenericReceive+0xfc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2358:	e0bff617 	ldw	r2,-40(fp)
    235c:	11000904 	addi	r4,r2,36
    2360:	00036100 	call	3610 <xTaskRemoveFromEventList>
    2364:	1005003a 	cmpeq	r2,r2,zero
    2368:	1000011e 	bne	r2,zero,2370 <xQueueGenericReceive+0xfc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    236c:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2370:	000415c0 	call	415c <vTaskExitCritical>
				return pdPASS;
    2374:	00800044 	movi	r2,1
    2378:	e0bfff15 	stw	r2,-4(fp)
    237c:	00004206 	br	2488 <xQueueGenericReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2380:	e0bffd17 	ldw	r2,-12(fp)
    2384:	1004c03a 	cmpne	r2,r2,zero
    2388:	1000031e 	bne	r2,zero,2398 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    238c:	000415c0 	call	415c <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    2390:	e03fff15 	stw	zero,-4(fp)
    2394:	00003c06 	br	2488 <xQueueGenericReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
    2398:	e0bff817 	ldw	r2,-32(fp)
    239c:	1004c03a 	cmpne	r2,r2,zero
    23a0:	1000041e 	bne	r2,zero,23b4 <xQueueGenericReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    23a4:	e13ff904 	addi	r4,fp,-28
    23a8:	00037c80 	call	37c8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    23ac:	00800044 	movi	r2,1
    23b0:	e0bff815 	stw	r2,-32(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    23b4:	000415c0 	call	415c <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    23b8:	0002fe40 	call	2fe4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    23bc:	00041080 	call	4108 <vTaskEnterCritical>
    23c0:	e0bff617 	ldw	r2,-40(fp)
    23c4:	10801117 	ldw	r2,68(r2)
    23c8:	10bfffd8 	cmpnei	r2,r2,-1
    23cc:	1000021e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x164>
    23d0:	e0bff617 	ldw	r2,-40(fp)
    23d4:	10001115 	stw	zero,68(r2)
    23d8:	e0bff617 	ldw	r2,-40(fp)
    23dc:	10801217 	ldw	r2,72(r2)
    23e0:	10bfffd8 	cmpnei	r2,r2,-1
    23e4:	1000021e 	bne	r2,zero,23f0 <xQueueGenericReceive+0x17c>
    23e8:	e0bff617 	ldw	r2,-40(fp)
    23ec:	10001215 	stw	zero,72(r2)
    23f0:	000415c0 	call	415c <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    23f4:	e13ff904 	addi	r4,fp,-28
    23f8:	e17ffd04 	addi	r5,fp,-12
    23fc:	00038000 	call	3800 <xTaskCheckForTimeOut>
    2400:	1004c03a 	cmpne	r2,r2,zero
    2404:	10001c1e 	bne	r2,zero,2478 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    2408:	e13ff617 	ldw	r4,-40(fp)
    240c:	0002a200 	call	2a20 <prvIsQueueEmpty>
    2410:	1005003a 	cmpeq	r2,r2,zero
    2414:	1000141e 	bne	r2,zero,2468 <xQueueGenericReceive+0x1f4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2418:	e0bff617 	ldw	r2,-40(fp)
    241c:	10800017 	ldw	r2,0(r2)
    2420:	1004c03a 	cmpne	r2,r2,zero
    2424:	1000051e 	bne	r2,zero,243c <xQueueGenericReceive+0x1c8>
					{
						taskENTER_CRITICAL();
    2428:	00041080 	call	4108 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    242c:	e0bff617 	ldw	r2,-40(fp)
    2430:	11000117 	ldw	r4,4(r2)
    2434:	0003edc0 	call	3edc <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    2438:	000415c0 	call	415c <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    243c:	e0bff617 	ldw	r2,-40(fp)
    2440:	11000904 	addi	r4,r2,36
    2444:	e17ffd17 	ldw	r5,-12(fp)
    2448:	00034dc0 	call	34dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    244c:	e13ff617 	ldw	r4,-40(fp)
    2450:	00029300 	call	2930 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    2454:	000300c0 	call	300c <xTaskResumeAll>
    2458:	1004c03a 	cmpne	r2,r2,zero
    245c:	103f911e 	bne	r2,zero,22a4 <xQueueGenericReceive+0x30>
				{
					portYIELD_WITHIN_API();
    2460:	003b683a 	trap	0
    2464:	003f8f06 	br	22a4 <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2468:	e13ff617 	ldw	r4,-40(fp)
    246c:	00029300 	call	2930 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2470:	000300c0 	call	300c <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
    2474:	003f8b06 	br	22a4 <xQueueGenericReceive+0x30>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2478:	e13ff617 	ldw	r4,-40(fp)
    247c:	00029300 	call	2930 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2480:	000300c0 	call	300c <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2484:	e03fff15 	stw	zero,-4(fp)
    2488:	e0bfff17 	ldw	r2,-4(fp)
		}
	}
}
    248c:	e037883a 	mov	sp,fp
    2490:	dfc00117 	ldw	ra,4(sp)
    2494:	df000017 	ldw	fp,0(sp)
    2498:	dec00204 	addi	sp,sp,8
    249c:	f800283a 	ret

000024a0 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    24a0:	defff804 	addi	sp,sp,-32
    24a4:	dfc00715 	stw	ra,28(sp)
    24a8:	df000615 	stw	fp,24(sp)
    24ac:	df000604 	addi	fp,sp,24
    24b0:	e13ffd15 	stw	r4,-12(fp)
    24b4:	e17ffe15 	stw	r5,-8(fp)
    24b8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    24bc:	e0bffd17 	ldw	r2,-12(fp)
    24c0:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    24c4:	e03ffb15 	stw	zero,-20(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    24c8:	e0bffa17 	ldw	r2,-24(fp)
    24cc:	10800e17 	ldw	r2,56(r2)
    24d0:	1005003a 	cmpeq	r2,r2,zero
    24d4:	1000241e 	bne	r2,zero,2568 <xQueueReceiveFromISR+0xc8>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    24d8:	e13ffa17 	ldw	r4,-24(fp)
    24dc:	e17ffe17 	ldw	r5,-8(fp)
    24e0:	00028940 	call	2894 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    24e4:	e0bffa17 	ldw	r2,-24(fp)
    24e8:	10800e17 	ldw	r2,56(r2)
    24ec:	10ffffc4 	addi	r3,r2,-1
    24f0:	e0bffa17 	ldw	r2,-24(fp)
    24f4:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    24f8:	e0bffa17 	ldw	r2,-24(fp)
    24fc:	10801117 	ldw	r2,68(r2)
    2500:	10bfffd8 	cmpnei	r2,r2,-1
    2504:	1000101e 	bne	r2,zero,2548 <xQueueReceiveFromISR+0xa8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2508:	e0bffa17 	ldw	r2,-24(fp)
    250c:	10800417 	ldw	r2,16(r2)
    2510:	1005003a 	cmpeq	r2,r2,zero
    2514:	1000111e 	bne	r2,zero,255c <xQueueReceiveFromISR+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2518:	e0bffa17 	ldw	r2,-24(fp)
    251c:	11000404 	addi	r4,r2,16
    2520:	00036100 	call	3610 <xTaskRemoveFromEventList>
    2524:	1005003a 	cmpeq	r2,r2,zero
    2528:	10000c1e 	bne	r2,zero,255c <xQueueReceiveFromISR+0xbc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    252c:	e0bfff17 	ldw	r2,-4(fp)
    2530:	1005003a 	cmpeq	r2,r2,zero
    2534:	1000091e 	bne	r2,zero,255c <xQueueReceiveFromISR+0xbc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    2538:	e0ffff17 	ldw	r3,-4(fp)
    253c:	00800044 	movi	r2,1
    2540:	18800015 	stw	r2,0(r3)
    2544:	00000506 	br	255c <xQueueReceiveFromISR+0xbc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    2548:	e0bffa17 	ldw	r2,-24(fp)
    254c:	10801117 	ldw	r2,68(r2)
    2550:	10c00044 	addi	r3,r2,1
    2554:	e0bffa17 	ldw	r2,-24(fp)
    2558:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    255c:	00800044 	movi	r2,1
    2560:	e0bffc15 	stw	r2,-16(fp)
    2564:	00000106 	br	256c <xQueueReceiveFromISR+0xcc>
		}
		else
		{
			xReturn = pdFAIL;
    2568:	e03ffc15 	stw	zero,-16(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    256c:	e0bffc17 	ldw	r2,-16(fp)
}
    2570:	e037883a 	mov	sp,fp
    2574:	dfc00117 	ldw	ra,4(sp)
    2578:	df000017 	ldw	fp,0(sp)
    257c:	dec00204 	addi	sp,sp,8
    2580:	f800283a 	ret

00002584 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2584:	defff804 	addi	sp,sp,-32
    2588:	dfc00715 	stw	ra,28(sp)
    258c:	df000615 	stw	fp,24(sp)
    2590:	df000604 	addi	fp,sp,24
    2594:	e13ffe15 	stw	r4,-8(fp)
    2598:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    259c:	e0bffe17 	ldw	r2,-8(fp)
    25a0:	e0bffa15 	stw	r2,-24(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    25a4:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    25a8:	e0bffa17 	ldw	r2,-24(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	1005003a 	cmpeq	r2,r2,zero
    25b4:	10000c1e 	bne	r2,zero,25e8 <xQueuePeekFromISR+0x64>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    25b8:	e0bffa17 	ldw	r2,-24(fp)
    25bc:	10800317 	ldw	r2,12(r2)
    25c0:	e0bffb15 	stw	r2,-20(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    25c4:	e13ffa17 	ldw	r4,-24(fp)
    25c8:	e17fff17 	ldw	r5,-4(fp)
    25cc:	00028940 	call	2894 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    25d0:	e0fffa17 	ldw	r3,-24(fp)
    25d4:	e0bffb17 	ldw	r2,-20(fp)
    25d8:	18800315 	stw	r2,12(r3)

			xReturn = pdPASS;
    25dc:	00800044 	movi	r2,1
    25e0:	e0bffd15 	stw	r2,-12(fp)
    25e4:	00000106 	br	25ec <xQueuePeekFromISR+0x68>
		}
		else
		{
			xReturn = pdFAIL;
    25e8:	e03ffd15 	stw	zero,-12(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    25ec:	e0bffd17 	ldw	r2,-12(fp)
}
    25f0:	e037883a 	mov	sp,fp
    25f4:	dfc00117 	ldw	ra,4(sp)
    25f8:	df000017 	ldw	fp,0(sp)
    25fc:	dec00204 	addi	sp,sp,8
    2600:	f800283a 	ret

00002604 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2604:	defffc04 	addi	sp,sp,-16
    2608:	dfc00315 	stw	ra,12(sp)
    260c:	df000215 	stw	fp,8(sp)
    2610:	df000204 	addi	fp,sp,8
    2614:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    2618:	00041080 	call	4108 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    261c:	e0bfff17 	ldw	r2,-4(fp)
    2620:	10800e17 	ldw	r2,56(r2)
    2624:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2628:	000415c0 	call	415c <vTaskExitCritical>

	return uxReturn;
    262c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2630:	e037883a 	mov	sp,fp
    2634:	dfc00117 	ldw	ra,4(sp)
    2638:	df000017 	ldw	fp,0(sp)
    263c:	dec00204 	addi	sp,sp,8
    2640:	f800283a 	ret

00002644 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    2644:	defffb04 	addi	sp,sp,-20
    2648:	dfc00415 	stw	ra,16(sp)
    264c:	df000315 	stw	fp,12(sp)
    2650:	df000304 	addi	fp,sp,12
    2654:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    2658:	e0bfff17 	ldw	r2,-4(fp)
    265c:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    2660:	00041080 	call	4108 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    2664:	e0bffd17 	ldw	r2,-12(fp)
    2668:	10c00f17 	ldw	r3,60(r2)
    266c:	e0bffd17 	ldw	r2,-12(fp)
    2670:	10800e17 	ldw	r2,56(r2)
    2674:	1885c83a 	sub	r2,r3,r2
    2678:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    267c:	000415c0 	call	415c <vTaskExitCritical>

	return uxReturn;
    2680:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2684:	e037883a 	mov	sp,fp
    2688:	dfc00117 	ldw	ra,4(sp)
    268c:	df000017 	ldw	fp,0(sp)
    2690:	dec00204 	addi	sp,sp,8
    2694:	f800283a 	ret

00002698 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2698:	defffd04 	addi	sp,sp,-12
    269c:	df000215 	stw	fp,8(sp)
    26a0:	df000204 	addi	fp,sp,8
    26a4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    26a8:	e0bfff17 	ldw	r2,-4(fp)
    26ac:	10800e17 	ldw	r2,56(r2)
    26b0:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    26b4:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    26b8:	e037883a 	mov	sp,fp
    26bc:	df000017 	ldw	fp,0(sp)
    26c0:	dec00104 	addi	sp,sp,4
    26c4:	f800283a 	ret

000026c8 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    26c8:	defffc04 	addi	sp,sp,-16
    26cc:	dfc00315 	stw	ra,12(sp)
    26d0:	df000215 	stw	fp,8(sp)
    26d4:	df000204 	addi	fp,sp,8
    26d8:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    26dc:	e0bfff17 	ldw	r2,-4(fp)
    26e0:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    26e4:	e13ffe17 	ldw	r4,-8(fp)
    26e8:	00012180 	call	1218 <vPortFree>
}
    26ec:	e037883a 	mov	sp,fp
    26f0:	dfc00117 	ldw	ra,4(sp)
    26f4:	df000017 	ldw	fp,0(sp)
    26f8:	dec00204 	addi	sp,sp,8
    26fc:	f800283a 	ret

00002700 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2700:	defffa04 	addi	sp,sp,-24
    2704:	dfc00515 	stw	ra,20(sp)
    2708:	df000415 	stw	fp,16(sp)
    270c:	df000404 	addi	fp,sp,16
    2710:	e13ffd15 	stw	r4,-12(fp)
    2714:	e17ffe15 	stw	r5,-8(fp)
    2718:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    271c:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    2720:	e0bffd17 	ldw	r2,-12(fp)
    2724:	10801017 	ldw	r2,64(r2)
    2728:	1004c03a 	cmpne	r2,r2,zero
    272c:	10000b1e 	bne	r2,zero,275c <prvCopyDataToQueue+0x5c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2730:	e0bffd17 	ldw	r2,-12(fp)
    2734:	10800017 	ldw	r2,0(r2)
    2738:	1004c03a 	cmpne	r2,r2,zero
    273c:	10004a1e 	bne	r2,zero,2868 <prvCopyDataToQueue+0x168>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	11000117 	ldw	r4,4(r2)
    2748:	000400c0 	call	400c <xTaskPriorityDisinherit>
    274c:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    2750:	e0bffd17 	ldw	r2,-12(fp)
    2754:	10000115 	stw	zero,4(r2)
    2758:	00004306 	br	2868 <prvCopyDataToQueue+0x168>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    275c:	e0bfff17 	ldw	r2,-4(fp)
    2760:	1004c03a 	cmpne	r2,r2,zero
    2764:	1000191e 	bne	r2,zero,27cc <prvCopyDataToQueue+0xcc>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    2768:	e0bffd17 	ldw	r2,-12(fp)
    276c:	10c00217 	ldw	r3,8(r2)
    2770:	e0bffd17 	ldw	r2,-12(fp)
    2774:	11801017 	ldw	r6,64(r2)
    2778:	e0bffe17 	ldw	r2,-8(fp)
    277c:	1809883a 	mov	r4,r3
    2780:	100b883a 	mov	r5,r2
    2784:	00052f40 	call	52f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2788:	e0bffd17 	ldw	r2,-12(fp)
    278c:	10c00217 	ldw	r3,8(r2)
    2790:	e0bffd17 	ldw	r2,-12(fp)
    2794:	10801017 	ldw	r2,64(r2)
    2798:	1887883a 	add	r3,r3,r2
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    27a4:	e0bffd17 	ldw	r2,-12(fp)
    27a8:	10c00217 	ldw	r3,8(r2)
    27ac:	e0bffd17 	ldw	r2,-12(fp)
    27b0:	10800117 	ldw	r2,4(r2)
    27b4:	18802c36 	bltu	r3,r2,2868 <prvCopyDataToQueue+0x168>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    27b8:	e0bffd17 	ldw	r2,-12(fp)
    27bc:	10c00017 	ldw	r3,0(r2)
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00215 	stw	r3,8(r2)
    27c8:	00002706 	br	2868 <prvCopyDataToQueue+0x168>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    27cc:	e0bffd17 	ldw	r2,-12(fp)
    27d0:	10c00317 	ldw	r3,12(r2)
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	11801017 	ldw	r6,64(r2)
    27dc:	e0bffe17 	ldw	r2,-8(fp)
    27e0:	1809883a 	mov	r4,r3
    27e4:	100b883a 	mov	r5,r2
    27e8:	00052f40 	call	52f4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00317 	ldw	r3,12(r2)
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10801017 	ldw	r2,64(r2)
    27fc:	1887c83a 	sub	r3,r3,r2
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2808:	e0bffd17 	ldw	r2,-12(fp)
    280c:	10c00317 	ldw	r3,12(r2)
    2810:	e0bffd17 	ldw	r2,-12(fp)
    2814:	10800017 	ldw	r2,0(r2)
    2818:	1880072e 	bgeu	r3,r2,2838 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    281c:	e0bffd17 	ldw	r2,-12(fp)
    2820:	10c00117 	ldw	r3,4(r2)
    2824:	e0bffd17 	ldw	r2,-12(fp)
    2828:	10801017 	ldw	r2,64(r2)
    282c:	1887c83a 	sub	r3,r3,r2
    2830:	e0bffd17 	ldw	r2,-12(fp)
    2834:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    2838:	e0bfff17 	ldw	r2,-4(fp)
    283c:	10800098 	cmpnei	r2,r2,2
    2840:	1000091e 	bne	r2,zero,2868 <prvCopyDataToQueue+0x168>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2844:	e0bffd17 	ldw	r2,-12(fp)
    2848:	10800e17 	ldw	r2,56(r2)
    284c:	1005003a 	cmpeq	r2,r2,zero
    2850:	1000051e 	bne	r2,zero,2868 <prvCopyDataToQueue+0x168>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    2854:	e0bffd17 	ldw	r2,-12(fp)
    2858:	10800e17 	ldw	r2,56(r2)
    285c:	10ffffc4 	addi	r3,r2,-1
    2860:	e0bffd17 	ldw	r2,-12(fp)
    2864:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2868:	e0bffd17 	ldw	r2,-12(fp)
    286c:	10800e17 	ldw	r2,56(r2)
    2870:	10c00044 	addi	r3,r2,1
    2874:	e0bffd17 	ldw	r2,-12(fp)
    2878:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    287c:	e0bffc17 	ldw	r2,-16(fp)
}
    2880:	e037883a 	mov	sp,fp
    2884:	dfc00117 	ldw	ra,4(sp)
    2888:	df000017 	ldw	fp,0(sp)
    288c:	dec00204 	addi	sp,sp,8
    2890:	f800283a 	ret

00002894 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2894:	defffc04 	addi	sp,sp,-16
    2898:	dfc00315 	stw	ra,12(sp)
    289c:	df000215 	stw	fp,8(sp)
    28a0:	df000204 	addi	fp,sp,8
    28a4:	e13ffe15 	stw	r4,-8(fp)
    28a8:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    28ac:	e0bffe17 	ldw	r2,-8(fp)
    28b0:	10801017 	ldw	r2,64(r2)
    28b4:	1005003a 	cmpeq	r2,r2,zero
    28b8:	1000181e 	bne	r2,zero,291c <prvCopyDataFromQueue+0x88>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    28bc:	e0bffe17 	ldw	r2,-8(fp)
    28c0:	10c00317 	ldw	r3,12(r2)
    28c4:	e0bffe17 	ldw	r2,-8(fp)
    28c8:	10801017 	ldw	r2,64(r2)
    28cc:	1887883a 	add	r3,r3,r2
    28d0:	e0bffe17 	ldw	r2,-8(fp)
    28d4:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    28d8:	e0bffe17 	ldw	r2,-8(fp)
    28dc:	10c00317 	ldw	r3,12(r2)
    28e0:	e0bffe17 	ldw	r2,-8(fp)
    28e4:	10800117 	ldw	r2,4(r2)
    28e8:	18800436 	bltu	r3,r2,28fc <prvCopyDataFromQueue+0x68>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    28ec:	e0bffe17 	ldw	r2,-8(fp)
    28f0:	10c00017 	ldw	r3,0(r2)
    28f4:	e0bffe17 	ldw	r2,-8(fp)
    28f8:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    28fc:	e0bffe17 	ldw	r2,-8(fp)
    2900:	10c00317 	ldw	r3,12(r2)
    2904:	e0bffe17 	ldw	r2,-8(fp)
    2908:	11801017 	ldw	r6,64(r2)
    290c:	e0bfff17 	ldw	r2,-4(fp)
    2910:	1009883a 	mov	r4,r2
    2914:	180b883a 	mov	r5,r3
    2918:	00052f40 	call	52f4 <memcpy>
	}
}
    291c:	e037883a 	mov	sp,fp
    2920:	dfc00117 	ldw	ra,4(sp)
    2924:	df000017 	ldw	fp,0(sp)
    2928:	dec00204 	addi	sp,sp,8
    292c:	f800283a 	ret

00002930 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    2930:	defffd04 	addi	sp,sp,-12
    2934:	dfc00215 	stw	ra,8(sp)
    2938:	df000115 	stw	fp,4(sp)
    293c:	df000104 	addi	fp,sp,4
    2940:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2944:	00041080 	call	4108 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2948:	00000f06 	br	2988 <prvUnlockQueue+0x58>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    294c:	e0bfff17 	ldw	r2,-4(fp)
    2950:	10800917 	ldw	r2,36(r2)
    2954:	1005003a 	cmpeq	r2,r2,zero
    2958:	10000f1e 	bne	r2,zero,2998 <prvUnlockQueue+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    295c:	e0bfff17 	ldw	r2,-4(fp)
    2960:	11000904 	addi	r4,r2,36
    2964:	00036100 	call	3610 <xTaskRemoveFromEventList>
    2968:	1005003a 	cmpeq	r2,r2,zero
    296c:	1000011e 	bne	r2,zero,2974 <prvUnlockQueue+0x44>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    2970:	00038c40 	call	38c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801217 	ldw	r2,72(r2)
    297c:	10ffffc4 	addi	r3,r2,-1
    2980:	e0bfff17 	ldw	r2,-4(fp)
    2984:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	10801217 	ldw	r2,72(r2)
    2990:	10800048 	cmpgei	r2,r2,1
    2994:	103fed1e 	bne	r2,zero,294c <prvUnlockQueue+0x1c>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2998:	e0ffff17 	ldw	r3,-4(fp)
    299c:	00bfffc4 	movi	r2,-1
    29a0:	18801215 	stw	r2,72(r3)
	}
	taskEXIT_CRITICAL();
    29a4:	000415c0 	call	415c <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    29a8:	00041080 	call	4108 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29ac:	00000f06 	br	29ec <prvUnlockQueue+0xbc>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    29b0:	e0bfff17 	ldw	r2,-4(fp)
    29b4:	10800417 	ldw	r2,16(r2)
    29b8:	1005003a 	cmpeq	r2,r2,zero
    29bc:	10000f1e 	bne	r2,zero,29fc <prvUnlockQueue+0xcc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    29c0:	e0bfff17 	ldw	r2,-4(fp)
    29c4:	11000404 	addi	r4,r2,16
    29c8:	00036100 	call	3610 <xTaskRemoveFromEventList>
    29cc:	1005003a 	cmpeq	r2,r2,zero
    29d0:	1000011e 	bne	r2,zero,29d8 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    29d4:	00038c40 	call	38c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    29d8:	e0bfff17 	ldw	r2,-4(fp)
    29dc:	10801117 	ldw	r2,68(r2)
    29e0:	10ffffc4 	addi	r3,r2,-1
    29e4:	e0bfff17 	ldw	r2,-4(fp)
    29e8:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    29ec:	e0bfff17 	ldw	r2,-4(fp)
    29f0:	10801117 	ldw	r2,68(r2)
    29f4:	10800048 	cmpgei	r2,r2,1
    29f8:	103fed1e 	bne	r2,zero,29b0 <prvUnlockQueue+0x80>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    29fc:	e0ffff17 	ldw	r3,-4(fp)
    2a00:	00bfffc4 	movi	r2,-1
    2a04:	18801115 	stw	r2,68(r3)
	}
	taskEXIT_CRITICAL();
    2a08:	000415c0 	call	415c <vTaskExitCritical>
}
    2a0c:	e037883a 	mov	sp,fp
    2a10:	dfc00117 	ldw	ra,4(sp)
    2a14:	df000017 	ldw	fp,0(sp)
    2a18:	dec00204 	addi	sp,sp,8
    2a1c:	f800283a 	ret

00002a20 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    2a20:	defffc04 	addi	sp,sp,-16
    2a24:	dfc00315 	stw	ra,12(sp)
    2a28:	df000215 	stw	fp,8(sp)
    2a2c:	df000204 	addi	fp,sp,8
    2a30:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a34:	00041080 	call	4108 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    2a38:	e0bfff17 	ldw	r2,-4(fp)
    2a3c:	10800e17 	ldw	r2,56(r2)
    2a40:	1004c03a 	cmpne	r2,r2,zero
    2a44:	1000031e 	bne	r2,zero,2a54 <prvIsQueueEmpty+0x34>
		{
			xReturn = pdTRUE;
    2a48:	00800044 	movi	r2,1
    2a4c:	e0bffe15 	stw	r2,-8(fp)
    2a50:	00000106 	br	2a58 <prvIsQueueEmpty+0x38>
		}
		else
		{
			xReturn = pdFALSE;
    2a54:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a58:	000415c0 	call	415c <vTaskExitCritical>

	return xReturn;
    2a5c:	e0bffe17 	ldw	r2,-8(fp)
}
    2a60:	e037883a 	mov	sp,fp
    2a64:	dfc00117 	ldw	ra,4(sp)
    2a68:	df000017 	ldw	fp,0(sp)
    2a6c:	dec00204 	addi	sp,sp,8
    2a70:	f800283a 	ret

00002a74 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a74:	defffd04 	addi	sp,sp,-12
    2a78:	df000215 	stw	fp,8(sp)
    2a7c:	df000204 	addi	fp,sp,8
    2a80:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a84:	e0bfff17 	ldw	r2,-4(fp)
    2a88:	10800e17 	ldw	r2,56(r2)
    2a8c:	1004c03a 	cmpne	r2,r2,zero
    2a90:	1000031e 	bne	r2,zero,2aa0 <xQueueIsQueueEmptyFromISR+0x2c>
	{
		xReturn = pdTRUE;
    2a94:	00800044 	movi	r2,1
    2a98:	e0bffe15 	stw	r2,-8(fp)
    2a9c:	00000106 	br	2aa4 <xQueueIsQueueEmptyFromISR+0x30>
	}
	else
	{
		xReturn = pdFALSE;
    2aa0:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2aa4:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2aa8:	e037883a 	mov	sp,fp
    2aac:	df000017 	ldw	fp,0(sp)
    2ab0:	dec00104 	addi	sp,sp,4
    2ab4:	f800283a 	ret

00002ab8 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2ab8:	defffc04 	addi	sp,sp,-16
    2abc:	dfc00315 	stw	ra,12(sp)
    2ac0:	df000215 	stw	fp,8(sp)
    2ac4:	df000204 	addi	fp,sp,8
    2ac8:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2acc:	00041080 	call	4108 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2ad0:	e0bfff17 	ldw	r2,-4(fp)
    2ad4:	10c00e17 	ldw	r3,56(r2)
    2ad8:	e0bfff17 	ldw	r2,-4(fp)
    2adc:	10800f17 	ldw	r2,60(r2)
    2ae0:	1880031e 	bne	r3,r2,2af0 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2ae4:	00800044 	movi	r2,1
    2ae8:	e0bffe15 	stw	r2,-8(fp)
    2aec:	00000106 	br	2af4 <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2af0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2af4:	000415c0 	call	415c <vTaskExitCritical>

	return xReturn;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
}
    2afc:	e037883a 	mov	sp,fp
    2b00:	dfc00117 	ldw	ra,4(sp)
    2b04:	df000017 	ldw	fp,0(sp)
    2b08:	dec00204 	addi	sp,sp,8
    2b0c:	f800283a 	ret

00002b10 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2b10:	defffd04 	addi	sp,sp,-12
    2b14:	df000215 	stw	fp,8(sp)
    2b18:	df000204 	addi	fp,sp,8
    2b1c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2b20:	e0bfff17 	ldw	r2,-4(fp)
    2b24:	10c00e17 	ldw	r3,56(r2)
    2b28:	e0bfff17 	ldw	r2,-4(fp)
    2b2c:	10800f17 	ldw	r2,60(r2)
    2b30:	1880031e 	bne	r3,r2,2b40 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2b34:	00800044 	movi	r2,1
    2b38:	e0bffe15 	stw	r2,-8(fp)
    2b3c:	00000106 	br	2b44 <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2b40:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2b44:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2b48:	e037883a 	mov	sp,fp
    2b4c:	df000017 	ldw	fp,0(sp)
    2b50:	dec00104 	addi	sp,sp,4
    2b54:	f800283a 	ret

00002b58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2b58:	defffb04 	addi	sp,sp,-20
    2b5c:	dfc00415 	stw	ra,16(sp)
    2b60:	df000315 	stw	fp,12(sp)
    2b64:	df000304 	addi	fp,sp,12
    2b68:	e13ffe15 	stw	r4,-8(fp)
    2b6c:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2b70:	e0bffe17 	ldw	r2,-8(fp)
    2b74:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b78:	00041080 	call	4108 <vTaskEnterCritical>
    2b7c:	e0bffd17 	ldw	r2,-12(fp)
    2b80:	10801117 	ldw	r2,68(r2)
    2b84:	10bfffd8 	cmpnei	r2,r2,-1
    2b88:	1000021e 	bne	r2,zero,2b94 <vQueueWaitForMessageRestricted+0x3c>
    2b8c:	e0bffd17 	ldw	r2,-12(fp)
    2b90:	10001115 	stw	zero,68(r2)
    2b94:	e0bffd17 	ldw	r2,-12(fp)
    2b98:	10801217 	ldw	r2,72(r2)
    2b9c:	10bfffd8 	cmpnei	r2,r2,-1
    2ba0:	1000021e 	bne	r2,zero,2bac <vQueueWaitForMessageRestricted+0x54>
    2ba4:	e0bffd17 	ldw	r2,-12(fp)
    2ba8:	10001215 	stw	zero,72(r2)
    2bac:	000415c0 	call	415c <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2bb0:	e0bffd17 	ldw	r2,-12(fp)
    2bb4:	10800e17 	ldw	r2,56(r2)
    2bb8:	1004c03a 	cmpne	r2,r2,zero
    2bbc:	1000041e 	bne	r2,zero,2bd0 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2bc0:	e0bffd17 	ldw	r2,-12(fp)
    2bc4:	11000904 	addi	r4,r2,36
    2bc8:	e17fff17 	ldw	r5,-4(fp)
    2bcc:	00035b00 	call	35b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2bd0:	e13ffd17 	ldw	r4,-12(fp)
    2bd4:	00029300 	call	2930 <prvUnlockQueue>
	}
    2bd8:	e037883a 	mov	sp,fp
    2bdc:	dfc00117 	ldw	ra,4(sp)
    2be0:	df000017 	ldw	fp,0(sp)
    2be4:	dec00204 	addi	sp,sp,8
    2be8:	f800283a 	ret

00002bec <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2bec:	defff604 	addi	sp,sp,-40
    2bf0:	dfc00915 	stw	ra,36(sp)
    2bf4:	df000815 	stw	fp,32(sp)
    2bf8:	df000804 	addi	fp,sp,32
    2bfc:	e13ffc15 	stw	r4,-16(fp)
    2c00:	e17ffd15 	stw	r5,-12(fp)
    2c04:	e1ffff15 	stw	r7,-4(fp)
    2c08:	e1bffe0d 	sth	r6,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2c0c:	e13ffe0b 	ldhu	r4,-8(fp)
    2c10:	e1400417 	ldw	r5,16(fp)
    2c14:	0003c040 	call	3c04 <prvAllocateTCBAndStack>
    2c18:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2c1c:	e0bffa17 	ldw	r2,-24(fp)
    2c20:	1005003a 	cmpeq	r2,r2,zero
    2c24:	1000501e 	bne	r2,zero,2d68 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2c28:	e0bffa17 	ldw	r2,-24(fp)
    2c2c:	10c00c17 	ldw	r3,48(r2)
    2c30:	e0bffe0b 	ldhu	r2,-8(fp)
    2c34:	1085883a 	add	r2,r2,r2
    2c38:	1085883a 	add	r2,r2,r2
    2c3c:	1885883a 	add	r2,r3,r2
    2c40:	10bfff04 	addi	r2,r2,-4
    2c44:	e0bff915 	stw	r2,-28(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2c48:	e0bff917 	ldw	r2,-28(fp)
    2c4c:	1007883a 	mov	r3,r2
    2c50:	00bfff04 	movi	r2,-4
    2c54:	1884703a 	and	r2,r3,r2
    2c58:	e0bff915 	stw	r2,-28(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2c5c:	e0bffe0b 	ldhu	r2,-8(fp)
    2c60:	d8800015 	stw	r2,0(sp)
    2c64:	e13ffa17 	ldw	r4,-24(fp)
    2c68:	e17ffd17 	ldw	r5,-12(fp)
    2c6c:	e1800217 	ldw	r6,8(fp)
    2c70:	e1c00517 	ldw	r7,20(fp)
    2c74:	00039040 	call	3904 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c78:	e13ff917 	ldw	r4,-28(fp)
    2c7c:	e17ffc17 	ldw	r5,-16(fp)
    2c80:	e1bfff17 	ldw	r6,-4(fp)
    2c84:	00017bc0 	call	17bc <pxPortInitialiseStack>
    2c88:	1007883a 	mov	r3,r2
    2c8c:	e0bffa17 	ldw	r2,-24(fp)
    2c90:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c94:	e0800317 	ldw	r2,12(fp)
    2c98:	1005003a 	cmpeq	r2,r2,zero
    2c9c:	1000031e 	bne	r2,zero,2cac <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2ca0:	e0c00317 	ldw	r3,12(fp)
    2ca4:	e0bffa17 	ldw	r2,-24(fp)
    2ca8:	18800015 	stw	r2,0(r3)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2cac:	00041080 	call	4108 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2cb0:	d0a02417 	ldw	r2,-32624(gp)
    2cb4:	10800044 	addi	r2,r2,1
    2cb8:	d0a02415 	stw	r2,-32624(gp)
			if( pxCurrentTCB == NULL )
    2cbc:	d0a02217 	ldw	r2,-32632(gp)
    2cc0:	1004c03a 	cmpne	r2,r2,zero
    2cc4:	1000071e 	bne	r2,zero,2ce4 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2cc8:	e0bffa17 	ldw	r2,-24(fp)
    2ccc:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2cd0:	d0a02417 	ldw	r2,-32624(gp)
    2cd4:	10800058 	cmpnei	r2,r2,1
    2cd8:	10000b1e 	bne	r2,zero,2d08 <xTaskGenericCreate+0x11c>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2cdc:	0003a400 	call	3a40 <prvInitialiseTaskLists>
    2ce0:	00000906 	br	2d08 <xTaskGenericCreate+0x11c>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2ce4:	d0a02717 	ldw	r2,-32612(gp)
    2ce8:	1004c03a 	cmpne	r2,r2,zero
    2cec:	1000061e 	bne	r2,zero,2d08 <xTaskGenericCreate+0x11c>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2cf0:	d0a02217 	ldw	r2,-32632(gp)
    2cf4:	10c00b17 	ldw	r3,44(r2)
    2cf8:	e0800217 	ldw	r2,8(fp)
    2cfc:	10c00236 	bltu	r2,r3,2d08 <xTaskGenericCreate+0x11c>
					{
						pxCurrentTCB = pxNewTCB;
    2d00:	e0bffa17 	ldw	r2,-24(fp)
    2d04:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2d08:	d0a02b17 	ldw	r2,-32596(gp)
    2d0c:	10800044 	addi	r2,r2,1
    2d10:	d0a02b15 	stw	r2,-32596(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2d14:	e0bffa17 	ldw	r2,-24(fp)
    2d18:	10c00b17 	ldw	r3,44(r2)
    2d1c:	d0a02617 	ldw	r2,-32616(gp)
    2d20:	10c0032e 	bgeu	r2,r3,2d30 <xTaskGenericCreate+0x144>
    2d24:	e0bffa17 	ldw	r2,-24(fp)
    2d28:	10800b17 	ldw	r2,44(r2)
    2d2c:	d0a02615 	stw	r2,-32616(gp)
    2d30:	e0bffa17 	ldw	r2,-24(fp)
    2d34:	10800b17 	ldw	r2,44(r2)
    2d38:	10800524 	muli	r2,r2,20
    2d3c:	1007883a 	mov	r3,r2
    2d40:	00820234 	movhi	r2,2056
    2d44:	10bd2d04 	addi	r2,r2,-2892
    2d48:	1889883a 	add	r4,r3,r2
    2d4c:	e0bffa17 	ldw	r2,-24(fp)
    2d50:	11400104 	addi	r5,r2,4
    2d54:	00015640 	call	1564 <vListInsertEnd>

			xReturn = pdPASS;
    2d58:	00800044 	movi	r2,1
    2d5c:	e0bffb15 	stw	r2,-20(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2d60:	000415c0 	call	415c <vTaskExitCritical>
    2d64:	00000206 	br	2d70 <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2d68:	00bfffc4 	movi	r2,-1
    2d6c:	e0bffb15 	stw	r2,-20(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2d70:	e0bffb17 	ldw	r2,-20(fp)
    2d74:	10800058 	cmpnei	r2,r2,1
    2d78:	1000081e 	bne	r2,zero,2d9c <xTaskGenericCreate+0x1b0>
	{
		if( xSchedulerRunning != pdFALSE )
    2d7c:	d0a02717 	ldw	r2,-32612(gp)
    2d80:	1005003a 	cmpeq	r2,r2,zero
    2d84:	1000051e 	bne	r2,zero,2d9c <xTaskGenericCreate+0x1b0>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d88:	d0a02217 	ldw	r2,-32632(gp)
    2d8c:	10c00b17 	ldw	r3,44(r2)
    2d90:	e0800217 	ldw	r2,8(fp)
    2d94:	1880012e 	bgeu	r3,r2,2d9c <xTaskGenericCreate+0x1b0>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d98:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d9c:	e0bffb17 	ldw	r2,-20(fp)
}
    2da0:	e037883a 	mov	sp,fp
    2da4:	dfc00117 	ldw	ra,4(sp)
    2da8:	df000017 	ldw	fp,0(sp)
    2dac:	dec00204 	addi	sp,sp,8
    2db0:	f800283a 	ret

00002db4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2db4:	defffb04 	addi	sp,sp,-20
    2db8:	dfc00415 	stw	ra,16(sp)
    2dbc:	df000315 	stw	fp,12(sp)
    2dc0:	df000304 	addi	fp,sp,12
    2dc4:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2dc8:	00041080 	call	4108 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2dcc:	e0bffe17 	ldw	r2,-8(fp)
    2dd0:	1004c03a 	cmpne	r2,r2,zero
    2dd4:	1000031e 	bne	r2,zero,2de4 <vTaskDelete+0x30>
    2dd8:	d0a02217 	ldw	r2,-32632(gp)
    2ddc:	e0bfff15 	stw	r2,-4(fp)
    2de0:	00000206 	br	2dec <vTaskDelete+0x38>
    2de4:	e0bffe17 	ldw	r2,-8(fp)
    2de8:	e0bfff15 	stw	r2,-4(fp)
    2dec:	e0bfff17 	ldw	r2,-4(fp)
    2df0:	e0bffd15 	stw	r2,-12(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2df4:	e0bffd17 	ldw	r2,-12(fp)
    2df8:	11000104 	addi	r4,r2,4
    2dfc:	00016c00 	call	16c0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2e00:	e0bffd17 	ldw	r2,-12(fp)
    2e04:	10800a17 	ldw	r2,40(r2)
    2e08:	1005003a 	cmpeq	r2,r2,zero
    2e0c:	1000031e 	bne	r2,zero,2e1c <vTaskDelete+0x68>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2e10:	e0bffd17 	ldw	r2,-12(fp)
    2e14:	11000604 	addi	r4,r2,24
    2e18:	00016c00 	call	16c0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2e1c:	e0bffd17 	ldw	r2,-12(fp)
    2e20:	11400104 	addi	r5,r2,4
    2e24:	01020234 	movhi	r4,2056
    2e28:	213d7804 	addi	r4,r4,-2592
    2e2c:	00015640 	call	1564 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2e30:	d0a02317 	ldw	r2,-32628(gp)
    2e34:	10800044 	addi	r2,r2,1
    2e38:	d0a02315 	stw	r2,-32628(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2e3c:	d0a02b17 	ldw	r2,-32596(gp)
    2e40:	10800044 	addi	r2,r2,1
    2e44:	d0a02b15 	stw	r2,-32596(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2e48:	000415c0 	call	415c <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2e4c:	d0a02717 	ldw	r2,-32612(gp)
    2e50:	1005003a 	cmpeq	r2,r2,zero
    2e54:	1000081e 	bne	r2,zero,2e78 <vTaskDelete+0xc4>
		{
			if( pxTCB == pxCurrentTCB )
    2e58:	d0e02217 	ldw	r3,-32632(gp)
    2e5c:	e0bffd17 	ldw	r2,-12(fp)
    2e60:	10c0021e 	bne	r2,r3,2e6c <vTaskDelete+0xb8>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2e64:	003b683a 	trap	0
    2e68:	00000306 	br	2e78 <vTaskDelete+0xc4>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2e6c:	00041080 	call	4108 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2e70:	0003df00 	call	3df0 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2e74:	000415c0 	call	415c <vTaskExitCritical>
			}
		}
	}
    2e78:	e037883a 	mov	sp,fp
    2e7c:	dfc00117 	ldw	ra,4(sp)
    2e80:	df000017 	ldw	fp,0(sp)
    2e84:	dec00204 	addi	sp,sp,8
    2e88:	f800283a 	ret

00002e8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e8c:	defffb04 	addi	sp,sp,-20
    2e90:	dfc00415 	stw	ra,16(sp)
    2e94:	df000315 	stw	fp,12(sp)
    2e98:	df000304 	addi	fp,sp,12
    2e9c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2ea0:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2ea4:	e0bfff17 	ldw	r2,-4(fp)
    2ea8:	1005003a 	cmpeq	r2,r2,zero
    2eac:	10000c1e 	bne	r2,zero,2ee0 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2eb0:	0002fe40 	call	2fe4 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2eb4:	d0e02517 	ldw	r3,-32620(gp)
    2eb8:	e0bfff17 	ldw	r2,-4(fp)
    2ebc:	1885883a 	add	r2,r3,r2
    2ec0:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2ec4:	d0a02217 	ldw	r2,-32632(gp)
    2ec8:	11000104 	addi	r4,r2,4
    2ecc:	00016c00 	call	16c0 <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2ed0:	e13ffe17 	ldw	r4,-8(fp)
    2ed4:	0003b8c0 	call	3b8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2ed8:	000300c0 	call	300c <xTaskResumeAll>
    2edc:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2ee0:	e0bffd17 	ldw	r2,-12(fp)
    2ee4:	1004c03a 	cmpne	r2,r2,zero
    2ee8:	1000011e 	bne	r2,zero,2ef0 <vTaskDelay+0x64>
		{
			portYIELD_WITHIN_API();
    2eec:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2ef0:	e037883a 	mov	sp,fp
    2ef4:	dfc00117 	ldw	ra,4(sp)
    2ef8:	df000017 	ldw	fp,0(sp)
    2efc:	dec00204 	addi	sp,sp,8
    2f00:	f800283a 	ret

00002f04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2f04:	defff804 	addi	sp,sp,-32
    2f08:	dfc00715 	stw	ra,28(sp)
    2f0c:	df000615 	stw	fp,24(sp)
    2f10:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2f14:	d8000015 	stw	zero,0(sp)
    2f18:	d8000115 	stw	zero,4(sp)
    2f1c:	d8000215 	stw	zero,8(sp)
    2f20:	d8000315 	stw	zero,12(sp)
    2f24:	01000034 	movhi	r4,0
    2f28:	210e3a04 	addi	r4,r4,14568
    2f2c:	01420034 	movhi	r5,2048
    2f30:	29400d04 	addi	r5,r5,52
    2f34:	01840004 	movi	r6,4096
    2f38:	000f883a 	mov	r7,zero
    2f3c:	0002bec0 	call	2bec <xTaskGenericCreate>
    2f40:	e0bfff15 	stw	r2,-4(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2f44:	e0bfff17 	ldw	r2,-4(fp)
    2f48:	10800058 	cmpnei	r2,r2,1
    2f4c:	1000021e 	bne	r2,zero,2f58 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2f50:	00048800 	call	4880 <xTimerCreateTimerTask>
    2f54:	e0bfff15 	stw	r2,-4(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2f58:	e0bfff17 	ldw	r2,-4(fp)
    2f5c:	10800058 	cmpnei	r2,r2,1
    2f60:	10000a1e 	bne	r2,zero,2f8c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f64:	0005303a 	rdctl	r2,status
    2f68:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f6c:	e0fffe17 	ldw	r3,-8(fp)
    2f70:	00bfff84 	movi	r2,-2
    2f74:	1884703a 	and	r2,r3,r2
    2f78:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2f7c:	00800044 	movi	r2,1
    2f80:	d0a02715 	stw	r2,-32612(gp)
		xTickCount = ( TickType_t ) 0U;
    2f84:	d0202515 	stw	zero,-32620(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f88:	00018a40 	call	18a4 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f8c:	e037883a 	mov	sp,fp
    2f90:	dfc00117 	ldw	ra,4(sp)
    2f94:	df000017 	ldw	fp,0(sp)
    2f98:	dec00204 	addi	sp,sp,8
    2f9c:	f800283a 	ret

00002fa0 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2fa0:	defffd04 	addi	sp,sp,-12
    2fa4:	dfc00215 	stw	ra,8(sp)
    2fa8:	df000115 	stw	fp,4(sp)
    2fac:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2fb0:	0005303a 	rdctl	r2,status
    2fb4:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2fb8:	e0ffff17 	ldw	r3,-4(fp)
    2fbc:	00bfff84 	movi	r2,-2
    2fc0:	1884703a 	and	r2,r3,r2
    2fc4:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2fc8:	d0202715 	stw	zero,-32612(gp)
	vPortEndScheduler();
    2fcc:	00018dc0 	call	18dc <vPortEndScheduler>
}
    2fd0:	e037883a 	mov	sp,fp
    2fd4:	dfc00117 	ldw	ra,4(sp)
    2fd8:	df000017 	ldw	fp,0(sp)
    2fdc:	dec00204 	addi	sp,sp,8
    2fe0:	f800283a 	ret

00002fe4 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2fe4:	deffff04 	addi	sp,sp,-4
    2fe8:	df000015 	stw	fp,0(sp)
    2fec:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2ff0:	d0a02c17 	ldw	r2,-32592(gp)
    2ff4:	10800044 	addi	r2,r2,1
    2ff8:	d0a02c15 	stw	r2,-32592(gp)
}
    2ffc:	e037883a 	mov	sp,fp
    3000:	df000017 	ldw	fp,0(sp)
    3004:	dec00104 	addi	sp,sp,4
    3008:	f800283a 	ret

0000300c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    300c:	defffc04 	addi	sp,sp,-16
    3010:	dfc00315 	stw	ra,12(sp)
    3014:	df000215 	stw	fp,8(sp)
    3018:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    301c:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    3020:	00041080 	call	4108 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    3024:	d0a02c17 	ldw	r2,-32592(gp)
    3028:	10bfffc4 	addi	r2,r2,-1
    302c:	d0a02c15 	stw	r2,-32592(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3030:	d0a02c17 	ldw	r2,-32592(gp)
    3034:	1004c03a 	cmpne	r2,r2,zero
    3038:	1000411e 	bne	r2,zero,3140 <xTaskResumeAll+0x134>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    303c:	d0a02417 	ldw	r2,-32624(gp)
    3040:	1005003a 	cmpeq	r2,r2,zero
    3044:	10003e1e 	bne	r2,zero,3140 <xTaskResumeAll+0x134>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3048:	00002306 	br	30d8 <xTaskResumeAll+0xcc>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    304c:	00820234 	movhi	r2,2056
    3050:	10bd7304 	addi	r2,r2,-2612
    3054:	10800317 	ldw	r2,12(r2)
    3058:	10800317 	ldw	r2,12(r2)
    305c:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3060:	e0bfff17 	ldw	r2,-4(fp)
    3064:	11000604 	addi	r4,r2,24
    3068:	00016c00 	call	16c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    306c:	e0bfff17 	ldw	r2,-4(fp)
    3070:	11000104 	addi	r4,r2,4
    3074:	00016c00 	call	16c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3078:	e0bfff17 	ldw	r2,-4(fp)
    307c:	10c00b17 	ldw	r3,44(r2)
    3080:	d0a02617 	ldw	r2,-32616(gp)
    3084:	10c0032e 	bgeu	r2,r3,3094 <xTaskResumeAll+0x88>
    3088:	e0bfff17 	ldw	r2,-4(fp)
    308c:	10800b17 	ldw	r2,44(r2)
    3090:	d0a02615 	stw	r2,-32616(gp)
    3094:	e0bfff17 	ldw	r2,-4(fp)
    3098:	10800b17 	ldw	r2,44(r2)
    309c:	10800524 	muli	r2,r2,20
    30a0:	1007883a 	mov	r3,r2
    30a4:	00820234 	movhi	r2,2056
    30a8:	10bd2d04 	addi	r2,r2,-2892
    30ac:	1889883a 	add	r4,r3,r2
    30b0:	e0bfff17 	ldw	r2,-4(fp)
    30b4:	11400104 	addi	r5,r2,4
    30b8:	00015640 	call	1564 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    30bc:	e0bfff17 	ldw	r2,-4(fp)
    30c0:	10c00b17 	ldw	r3,44(r2)
    30c4:	d0a02217 	ldw	r2,-32632(gp)
    30c8:	10800b17 	ldw	r2,44(r2)
    30cc:	18800236 	bltu	r3,r2,30d8 <xTaskResumeAll+0xcc>
					{
						xYieldPending = pdTRUE;
    30d0:	00800044 	movi	r2,1
    30d4:	d0a02915 	stw	r2,-32604(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    30d8:	00820234 	movhi	r2,2056
    30dc:	10bd7304 	addi	r2,r2,-2612
    30e0:	10800017 	ldw	r2,0(r2)
    30e4:	1004c03a 	cmpne	r2,r2,zero
    30e8:	103fd81e 	bne	r2,zero,304c <xTaskResumeAll+0x40>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    30ec:	d0a02817 	ldw	r2,-32608(gp)
    30f0:	1005003a 	cmpeq	r2,r2,zero
    30f4:	10000c1e 	bne	r2,zero,3128 <xTaskResumeAll+0x11c>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30f8:	00000806 	br	311c <xTaskResumeAll+0x110>
					{
						if( xTaskIncrementTick() != pdFALSE )
    30fc:	00031d00 	call	31d0 <xTaskIncrementTick>
    3100:	1005003a 	cmpeq	r2,r2,zero
    3104:	1000021e 	bne	r2,zero,3110 <xTaskResumeAll+0x104>
						{
							xYieldPending = pdTRUE;
    3108:	00800044 	movi	r2,1
    310c:	d0a02915 	stw	r2,-32604(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3110:	d0a02817 	ldw	r2,-32608(gp)
    3114:	10bfffc4 	addi	r2,r2,-1
    3118:	d0a02815 	stw	r2,-32608(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    311c:	d0a02817 	ldw	r2,-32608(gp)
    3120:	1004c03a 	cmpne	r2,r2,zero
    3124:	103ff51e 	bne	r2,zero,30fc <xTaskResumeAll+0xf0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3128:	d0a02917 	ldw	r2,-32604(gp)
    312c:	10800058 	cmpnei	r2,r2,1
    3130:	1000031e 	bne	r2,zero,3140 <xTaskResumeAll+0x134>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    3134:	00800044 	movi	r2,1
    3138:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    313c:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    3140:	000415c0 	call	415c <vTaskExitCritical>

	return xAlreadyYielded;
    3144:	e0bffe17 	ldw	r2,-8(fp)
}
    3148:	e037883a 	mov	sp,fp
    314c:	dfc00117 	ldw	ra,4(sp)
    3150:	df000017 	ldw	fp,0(sp)
    3154:	dec00204 	addi	sp,sp,8
    3158:	f800283a 	ret

0000315c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    315c:	defffe04 	addi	sp,sp,-8
    3160:	df000115 	stw	fp,4(sp)
    3164:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    3168:	d0a02517 	ldw	r2,-32620(gp)
    316c:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    3170:	e0bfff17 	ldw	r2,-4(fp)
}
    3174:	e037883a 	mov	sp,fp
    3178:	df000017 	ldw	fp,0(sp)
    317c:	dec00104 	addi	sp,sp,4
    3180:	f800283a 	ret

00003184 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3184:	defffd04 	addi	sp,sp,-12
    3188:	df000215 	stw	fp,8(sp)
    318c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3190:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3194:	d0a02517 	ldw	r2,-32620(gp)
    3198:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    319c:	e0bfff17 	ldw	r2,-4(fp)
}
    31a0:	e037883a 	mov	sp,fp
    31a4:	df000017 	ldw	fp,0(sp)
    31a8:	dec00104 	addi	sp,sp,4
    31ac:	f800283a 	ret

000031b0 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    31b0:	deffff04 	addi	sp,sp,-4
    31b4:	df000015 	stw	fp,0(sp)
    31b8:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    31bc:	d0a02417 	ldw	r2,-32624(gp)
}
    31c0:	e037883a 	mov	sp,fp
    31c4:	df000017 	ldw	fp,0(sp)
    31c8:	dec00104 	addi	sp,sp,4
    31cc:	f800283a 	ret

000031d0 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    31d0:	defff804 	addi	sp,sp,-32
    31d4:	dfc00715 	stw	ra,28(sp)
    31d8:	df000615 	stw	fp,24(sp)
    31dc:	df000604 	addi	fp,sp,24
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    31e0:	e03ffc15 	stw	zero,-16(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    31e4:	d0a02c17 	ldw	r2,-32592(gp)
    31e8:	1004c03a 	cmpne	r2,r2,zero
    31ec:	1000611e 	bne	r2,zero,3374 <xTaskIncrementTick+0x1a4>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    31f0:	d0a02517 	ldw	r2,-32620(gp)
    31f4:	10800044 	addi	r2,r2,1
    31f8:	d0a02515 	stw	r2,-32620(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    31fc:	d0a02517 	ldw	r2,-32620(gp)
    3200:	e0bffb15 	stw	r2,-20(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3204:	e0bffb17 	ldw	r2,-20(fp)
    3208:	1004c03a 	cmpne	r2,r2,zero
    320c:	10000a1e 	bne	r2,zero,3238 <xTaskIncrementTick+0x68>
			{
				taskSWITCH_DELAYED_LISTS();
    3210:	d0a02d17 	ldw	r2,-32588(gp)
    3214:	e0bffa15 	stw	r2,-24(fp)
    3218:	d0a02e17 	ldw	r2,-32584(gp)
    321c:	d0a02d15 	stw	r2,-32588(gp)
    3220:	e0bffa17 	ldw	r2,-24(fp)
    3224:	d0a02e15 	stw	r2,-32584(gp)
    3228:	d0a02a17 	ldw	r2,-32600(gp)
    322c:	10800044 	addi	r2,r2,1
    3230:	d0a02a15 	stw	r2,-32600(gp)
    3234:	0003df00 	call	3df0 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    3238:	d0e00317 	ldw	r3,-32756(gp)
    323c:	e0bffb17 	ldw	r2,-20(fp)
    3240:	10c03f36 	bltu	r2,r3,3340 <xTaskIncrementTick+0x170>
    3244:	00000006 	br	3248 <xTaskIncrementTick+0x78>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3248:	d0a02d17 	ldw	r2,-32588(gp)
    324c:	10800017 	ldw	r2,0(r2)
    3250:	1004c03a 	cmpne	r2,r2,zero
    3254:	1000031e 	bne	r2,zero,3264 <xTaskIncrementTick+0x94>
    3258:	00800044 	movi	r2,1
    325c:	e0bfff05 	stb	r2,-4(fp)
    3260:	00000106 	br	3268 <xTaskIncrementTick+0x98>
    3264:	e03fff05 	stb	zero,-4(fp)
    3268:	e0bfff03 	ldbu	r2,-4(fp)
    326c:	1005003a 	cmpeq	r2,r2,zero
    3270:	1000031e 	bne	r2,zero,3280 <xTaskIncrementTick+0xb0>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    3274:	00bfffc4 	movi	r2,-1
    3278:	d0a00315 	stw	r2,-32756(gp)
						break;
    327c:	00003006 	br	3340 <xTaskIncrementTick+0x170>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3280:	d0a02d17 	ldw	r2,-32588(gp)
    3284:	10800317 	ldw	r2,12(r2)
    3288:	10800317 	ldw	r2,12(r2)
    328c:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10800117 	ldw	r2,4(r2)
    3298:	e0bffd15 	stw	r2,-12(fp)

						if( xConstTickCount < xItemValue )
    329c:	e0fffb17 	ldw	r3,-20(fp)
    32a0:	e0bffd17 	ldw	r2,-12(fp)
    32a4:	1880032e 	bgeu	r3,r2,32b4 <xTaskIncrementTick+0xe4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    32a8:	e0bffd17 	ldw	r2,-12(fp)
    32ac:	d0a00315 	stw	r2,-32756(gp)
							break;
    32b0:	00002306 	br	3340 <xTaskIncrementTick+0x170>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    32b4:	e0bffe17 	ldw	r2,-8(fp)
    32b8:	11000104 	addi	r4,r2,4
    32bc:	00016c00 	call	16c0 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    32c0:	e0bffe17 	ldw	r2,-8(fp)
    32c4:	10800a17 	ldw	r2,40(r2)
    32c8:	1005003a 	cmpeq	r2,r2,zero
    32cc:	1000031e 	bne	r2,zero,32dc <xTaskIncrementTick+0x10c>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    32d0:	e0bffe17 	ldw	r2,-8(fp)
    32d4:	11000604 	addi	r4,r2,24
    32d8:	00016c00 	call	16c0 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    32dc:	e0bffe17 	ldw	r2,-8(fp)
    32e0:	10c00b17 	ldw	r3,44(r2)
    32e4:	d0a02617 	ldw	r2,-32616(gp)
    32e8:	10c0032e 	bgeu	r2,r3,32f8 <xTaskIncrementTick+0x128>
    32ec:	e0bffe17 	ldw	r2,-8(fp)
    32f0:	10800b17 	ldw	r2,44(r2)
    32f4:	d0a02615 	stw	r2,-32616(gp)
    32f8:	e0bffe17 	ldw	r2,-8(fp)
    32fc:	10800b17 	ldw	r2,44(r2)
    3300:	10800524 	muli	r2,r2,20
    3304:	1007883a 	mov	r3,r2
    3308:	00820234 	movhi	r2,2056
    330c:	10bd2d04 	addi	r2,r2,-2892
    3310:	1889883a 	add	r4,r3,r2
    3314:	e0bffe17 	ldw	r2,-8(fp)
    3318:	11400104 	addi	r5,r2,4
    331c:	00015640 	call	1564 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3320:	e0bffe17 	ldw	r2,-8(fp)
    3324:	10c00b17 	ldw	r3,44(r2)
    3328:	d0a02217 	ldw	r2,-32632(gp)
    332c:	10800b17 	ldw	r2,44(r2)
    3330:	18bfc536 	bltu	r3,r2,3248 <xTaskIncrementTick+0x78>
							{
								xSwitchRequired = pdTRUE;
    3334:	00800044 	movi	r2,1
    3338:	e0bffc15 	stw	r2,-16(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    333c:	003fc206 	br	3248 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    3340:	d0a02217 	ldw	r2,-32632(gp)
    3344:	10800b17 	ldw	r2,44(r2)
    3348:	10800524 	muli	r2,r2,20
    334c:	1007883a 	mov	r3,r2
    3350:	00820234 	movhi	r2,2056
    3354:	10bd2d04 	addi	r2,r2,-2892
    3358:	1885883a 	add	r2,r3,r2
    335c:	10800017 	ldw	r2,0(r2)
    3360:	108000b0 	cmpltui	r2,r2,2
    3364:	1000061e 	bne	r2,zero,3380 <xTaskIncrementTick+0x1b0>
			{
				xSwitchRequired = pdTRUE;
    3368:	00800044 	movi	r2,1
    336c:	e0bffc15 	stw	r2,-16(fp)
    3370:	00000306 	br	3380 <xTaskIncrementTick+0x1b0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    3374:	d0a02817 	ldw	r2,-32608(gp)
    3378:	10800044 	addi	r2,r2,1
    337c:	d0a02815 	stw	r2,-32608(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    3380:	d0a02917 	ldw	r2,-32604(gp)
    3384:	1005003a 	cmpeq	r2,r2,zero
    3388:	1000021e 	bne	r2,zero,3394 <xTaskIncrementTick+0x1c4>
		{
			xSwitchRequired = pdTRUE;
    338c:	00800044 	movi	r2,1
    3390:	e0bffc15 	stw	r2,-16(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    3394:	e0bffc17 	ldw	r2,-16(fp)
}
    3398:	e037883a 	mov	sp,fp
    339c:	dfc00117 	ldw	ra,4(sp)
    33a0:	df000017 	ldw	fp,0(sp)
    33a4:	dec00204 	addi	sp,sp,8
    33a8:	f800283a 	ret

000033ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    33ac:	defffd04 	addi	sp,sp,-12
    33b0:	dfc00215 	stw	ra,8(sp)
    33b4:	df000115 	stw	fp,4(sp)
    33b8:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    33bc:	d0a02c17 	ldw	r2,-32592(gp)
    33c0:	1005003a 	cmpeq	r2,r2,zero
    33c4:	1000031e 	bne	r2,zero,33d4 <vTaskSwitchContext+0x28>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    33c8:	00800044 	movi	r2,1
    33cc:	d0a02915 	stw	r2,-32604(gp)
    33d0:	00003d06 	br	34c8 <vTaskSwitchContext+0x11c>
	}
	else
	{
		xYieldPending = pdFALSE;
    33d4:	d0202915 	stw	zero,-32604(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    33d8:	d0a02217 	ldw	r2,-32632(gp)
    33dc:	10c00017 	ldw	r3,0(r2)
    33e0:	d0a02217 	ldw	r2,-32632(gp)
    33e4:	10800c17 	ldw	r2,48(r2)
    33e8:	10c00436 	bltu	r2,r3,33fc <vTaskSwitchContext+0x50>
    33ec:	d1202217 	ldw	r4,-32632(gp)
    33f0:	d0a02217 	ldw	r2,-32632(gp)
    33f4:	11400d04 	addi	r5,r2,52
    33f8:	00017580 	call	1758 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    33fc:	d0a02217 	ldw	r2,-32632(gp)
    3400:	11000c17 	ldw	r4,48(r2)
    3404:	01420034 	movhi	r5,2048
    3408:	29400f04 	addi	r5,r5,60
    340c:	01800504 	movi	r6,20
    3410:	00052800 	call	5280 <memcmp>
    3414:	1005003a 	cmpeq	r2,r2,zero
    3418:	1000081e 	bne	r2,zero,343c <vTaskSwitchContext+0x90>
    341c:	d1202217 	ldw	r4,-32632(gp)
    3420:	d0a02217 	ldw	r2,-32632(gp)
    3424:	11400d04 	addi	r5,r2,52
    3428:	00017580 	call	1758 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    342c:	00000306 	br	343c <vTaskSwitchContext+0x90>
    3430:	d0a02617 	ldw	r2,-32616(gp)
    3434:	10bfffc4 	addi	r2,r2,-1
    3438:	d0a02615 	stw	r2,-32616(gp)
    343c:	d0a02617 	ldw	r2,-32616(gp)
    3440:	10800524 	muli	r2,r2,20
    3444:	1007883a 	mov	r3,r2
    3448:	00820234 	movhi	r2,2056
    344c:	10bd2d04 	addi	r2,r2,-2892
    3450:	1885883a 	add	r2,r3,r2
    3454:	10800017 	ldw	r2,0(r2)
    3458:	1005003a 	cmpeq	r2,r2,zero
    345c:	103ff41e 	bne	r2,zero,3430 <vTaskSwitchContext+0x84>
    3460:	d0a02617 	ldw	r2,-32616(gp)
    3464:	10800524 	muli	r2,r2,20
    3468:	1007883a 	mov	r3,r2
    346c:	00820234 	movhi	r2,2056
    3470:	10bd2d04 	addi	r2,r2,-2892
    3474:	1885883a 	add	r2,r3,r2
    3478:	e0bfff15 	stw	r2,-4(fp)
    347c:	e0bfff17 	ldw	r2,-4(fp)
    3480:	10800117 	ldw	r2,4(r2)
    3484:	10c00117 	ldw	r3,4(r2)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	10c00115 	stw	r3,4(r2)
    3490:	e0bfff17 	ldw	r2,-4(fp)
    3494:	10c00117 	ldw	r3,4(r2)
    3498:	e0bfff17 	ldw	r2,-4(fp)
    349c:	10800204 	addi	r2,r2,8
    34a0:	1880051e 	bne	r3,r2,34b8 <vTaskSwitchContext+0x10c>
    34a4:	e0bfff17 	ldw	r2,-4(fp)
    34a8:	10800117 	ldw	r2,4(r2)
    34ac:	10c00117 	ldw	r3,4(r2)
    34b0:	e0bfff17 	ldw	r2,-4(fp)
    34b4:	10c00115 	stw	r3,4(r2)
    34b8:	e0bfff17 	ldw	r2,-4(fp)
    34bc:	10800117 	ldw	r2,4(r2)
    34c0:	10800317 	ldw	r2,12(r2)
    34c4:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    34c8:	e037883a 	mov	sp,fp
    34cc:	dfc00117 	ldw	ra,4(sp)
    34d0:	df000017 	ldw	fp,0(sp)
    34d4:	dec00204 	addi	sp,sp,8
    34d8:	f800283a 	ret

000034dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    34dc:	defffb04 	addi	sp,sp,-20
    34e0:	dfc00415 	stw	ra,16(sp)
    34e4:	df000315 	stw	fp,12(sp)
    34e8:	df000304 	addi	fp,sp,12
    34ec:	e13ffe15 	stw	r4,-8(fp)
    34f0:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34f4:	d0a02217 	ldw	r2,-32632(gp)
    34f8:	11400604 	addi	r5,r2,24
    34fc:	e13ffe17 	ldw	r4,-8(fp)
    3500:	00015ec0 	call	15ec <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3504:	d0a02217 	ldw	r2,-32632(gp)
    3508:	11000104 	addi	r4,r2,4
    350c:	00016c00 	call	16c0 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3510:	d0e02517 	ldw	r3,-32620(gp)
    3514:	e0bfff17 	ldw	r2,-4(fp)
    3518:	1885883a 	add	r2,r3,r2
    351c:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3520:	e13ffd17 	ldw	r4,-12(fp)
    3524:	0003b8c0 	call	3b8c <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    3528:	e037883a 	mov	sp,fp
    352c:	dfc00117 	ldw	ra,4(sp)
    3530:	df000017 	ldw	fp,0(sp)
    3534:	dec00204 	addi	sp,sp,8
    3538:	f800283a 	ret

0000353c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    353c:	defffa04 	addi	sp,sp,-24
    3540:	dfc00515 	stw	ra,20(sp)
    3544:	df000415 	stw	fp,16(sp)
    3548:	df000404 	addi	fp,sp,16
    354c:	e13ffd15 	stw	r4,-12(fp)
    3550:	e17ffe15 	stw	r5,-8(fp)
    3554:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    3558:	d0e02217 	ldw	r3,-32632(gp)
    355c:	e0bffe17 	ldw	r2,-8(fp)
    3560:	10a00034 	orhi	r2,r2,32768
    3564:	18800615 	stw	r2,24(r3)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3568:	d0a02217 	ldw	r2,-32632(gp)
    356c:	11400604 	addi	r5,r2,24
    3570:	e13ffd17 	ldw	r4,-12(fp)
    3574:	00015640 	call	1564 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3578:	d0a02217 	ldw	r2,-32632(gp)
    357c:	11000104 	addi	r4,r2,4
    3580:	00016c00 	call	16c0 <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3584:	d0e02517 	ldw	r3,-32620(gp)
    3588:	e0bfff17 	ldw	r2,-4(fp)
    358c:	1885883a 	add	r2,r3,r2
    3590:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3594:	e13ffc17 	ldw	r4,-16(fp)
    3598:	0003b8c0 	call	3b8c <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    359c:	e037883a 	mov	sp,fp
    35a0:	dfc00117 	ldw	ra,4(sp)
    35a4:	df000017 	ldw	fp,0(sp)
    35a8:	dec00204 	addi	sp,sp,8
    35ac:	f800283a 	ret

000035b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    35b0:	defffb04 	addi	sp,sp,-20
    35b4:	dfc00415 	stw	ra,16(sp)
    35b8:	df000315 	stw	fp,12(sp)
    35bc:	df000304 	addi	fp,sp,12
    35c0:	e13ffe15 	stw	r4,-8(fp)
    35c4:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    35c8:	d0a02217 	ldw	r2,-32632(gp)
    35cc:	11400604 	addi	r5,r2,24
    35d0:	e13ffe17 	ldw	r4,-8(fp)
    35d4:	00015640 	call	1564 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    35d8:	d0a02217 	ldw	r2,-32632(gp)
    35dc:	11000104 	addi	r4,r2,4
    35e0:	00016c00 	call	16c0 <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    35e4:	d0e02517 	ldw	r3,-32620(gp)
    35e8:	e0bfff17 	ldw	r2,-4(fp)
    35ec:	1885883a 	add	r2,r3,r2
    35f0:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    35f4:	e13ffd17 	ldw	r4,-12(fp)
    35f8:	0003b8c0 	call	3b8c <prvAddCurrentTaskToDelayedList>
	}
    35fc:	e037883a 	mov	sp,fp
    3600:	dfc00117 	ldw	ra,4(sp)
    3604:	df000017 	ldw	fp,0(sp)
    3608:	dec00204 	addi	sp,sp,8
    360c:	f800283a 	ret

00003610 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    3610:	defffb04 	addi	sp,sp,-20
    3614:	dfc00415 	stw	ra,16(sp)
    3618:	df000315 	stw	fp,12(sp)
    361c:	df000304 	addi	fp,sp,12
    3620:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    3624:	e0bfff17 	ldw	r2,-4(fp)
    3628:	10800317 	ldw	r2,12(r2)
    362c:	10800317 	ldw	r2,12(r2)
    3630:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    3634:	e0bffe17 	ldw	r2,-8(fp)
    3638:	11000604 	addi	r4,r2,24
    363c:	00016c00 	call	16c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3640:	d0a02c17 	ldw	r2,-32592(gp)
    3644:	1004c03a 	cmpne	r2,r2,zero
    3648:	1000151e 	bne	r2,zero,36a0 <xTaskRemoveFromEventList+0x90>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    364c:	e0bffe17 	ldw	r2,-8(fp)
    3650:	11000104 	addi	r4,r2,4
    3654:	00016c00 	call	16c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    3658:	e0bffe17 	ldw	r2,-8(fp)
    365c:	10c00b17 	ldw	r3,44(r2)
    3660:	d0a02617 	ldw	r2,-32616(gp)
    3664:	10c0032e 	bgeu	r2,r3,3674 <xTaskRemoveFromEventList+0x64>
    3668:	e0bffe17 	ldw	r2,-8(fp)
    366c:	10800b17 	ldw	r2,44(r2)
    3670:	d0a02615 	stw	r2,-32616(gp)
    3674:	e0bffe17 	ldw	r2,-8(fp)
    3678:	10800b17 	ldw	r2,44(r2)
    367c:	10800524 	muli	r2,r2,20
    3680:	1007883a 	mov	r3,r2
    3684:	00820234 	movhi	r2,2056
    3688:	10bd2d04 	addi	r2,r2,-2892
    368c:	1889883a 	add	r4,r3,r2
    3690:	e0bffe17 	ldw	r2,-8(fp)
    3694:	11400104 	addi	r5,r2,4
    3698:	00015640 	call	1564 <vListInsertEnd>
    369c:	00000506 	br	36b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    36a0:	e0bffe17 	ldw	r2,-8(fp)
    36a4:	11400604 	addi	r5,r2,24
    36a8:	01020234 	movhi	r4,2056
    36ac:	213d7304 	addi	r4,r4,-2612
    36b0:	00015640 	call	1564 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00b17 	ldw	r3,44(r2)
    36bc:	d0a02217 	ldw	r2,-32632(gp)
    36c0:	10800b17 	ldw	r2,44(r2)
    36c4:	10c0052e 	bgeu	r2,r3,36dc <xTaskRemoveFromEventList+0xcc>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    36c8:	00800044 	movi	r2,1
    36cc:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    36d0:	00800044 	movi	r2,1
    36d4:	d0a02915 	stw	r2,-32604(gp)
    36d8:	00000106 	br	36e0 <xTaskRemoveFromEventList+0xd0>
	}
	else
	{
		xReturn = pdFALSE;
    36dc:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    36e0:	e0bffd17 	ldw	r2,-12(fp)
}
    36e4:	e037883a 	mov	sp,fp
    36e8:	dfc00117 	ldw	ra,4(sp)
    36ec:	df000017 	ldw	fp,0(sp)
    36f0:	dec00204 	addi	sp,sp,8
    36f4:	f800283a 	ret

000036f8 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    36f8:	defffa04 	addi	sp,sp,-24
    36fc:	dfc00515 	stw	ra,20(sp)
    3700:	df000415 	stw	fp,16(sp)
    3704:	df000404 	addi	fp,sp,16
    3708:	e13ffe15 	stw	r4,-8(fp)
    370c:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    3710:	e0bfff17 	ldw	r2,-4(fp)
    3714:	10e00034 	orhi	r3,r2,32768
    3718:	e0bffe17 	ldw	r2,-8(fp)
    371c:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    3720:	e0bffe17 	ldw	r2,-8(fp)
    3724:	10800317 	ldw	r2,12(r2)
    3728:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    372c:	e13ffe17 	ldw	r4,-8(fp)
    3730:	00016c00 	call	16c0 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3734:	e0bffd17 	ldw	r2,-12(fp)
    3738:	11000104 	addi	r4,r2,4
    373c:	00016c00 	call	16c0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    3740:	e0bffd17 	ldw	r2,-12(fp)
    3744:	10c00b17 	ldw	r3,44(r2)
    3748:	d0a02617 	ldw	r2,-32616(gp)
    374c:	10c0032e 	bgeu	r2,r3,375c <xTaskRemoveFromUnorderedEventList+0x64>
    3750:	e0bffd17 	ldw	r2,-12(fp)
    3754:	10800b17 	ldw	r2,44(r2)
    3758:	d0a02615 	stw	r2,-32616(gp)
    375c:	e0bffd17 	ldw	r2,-12(fp)
    3760:	10800b17 	ldw	r2,44(r2)
    3764:	10800524 	muli	r2,r2,20
    3768:	1007883a 	mov	r3,r2
    376c:	00820234 	movhi	r2,2056
    3770:	10bd2d04 	addi	r2,r2,-2892
    3774:	1889883a 	add	r4,r3,r2
    3778:	e0bffd17 	ldw	r2,-12(fp)
    377c:	11400104 	addi	r5,r2,4
    3780:	00015640 	call	1564 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3784:	e0bffd17 	ldw	r2,-12(fp)
    3788:	10c00b17 	ldw	r3,44(r2)
    378c:	d0a02217 	ldw	r2,-32632(gp)
    3790:	10800b17 	ldw	r2,44(r2)
    3794:	10c0052e 	bgeu	r2,r3,37ac <xTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    3798:	00800044 	movi	r2,1
    379c:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    37a0:	00800044 	movi	r2,1
    37a4:	d0a02915 	stw	r2,-32604(gp)
    37a8:	00000106 	br	37b0 <xTaskRemoveFromUnorderedEventList+0xb8>
	}
	else
	{
		xReturn = pdFALSE;
    37ac:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    37b0:	e0bffc17 	ldw	r2,-16(fp)
}
    37b4:	e037883a 	mov	sp,fp
    37b8:	dfc00117 	ldw	ra,4(sp)
    37bc:	df000017 	ldw	fp,0(sp)
    37c0:	dec00204 	addi	sp,sp,8
    37c4:	f800283a 	ret

000037c8 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    37c8:	defffe04 	addi	sp,sp,-8
    37cc:	df000115 	stw	fp,4(sp)
    37d0:	df000104 	addi	fp,sp,4
    37d4:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    37d8:	d0e02a17 	ldw	r3,-32600(gp)
    37dc:	e0bfff17 	ldw	r2,-4(fp)
    37e0:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    37e4:	d0e02517 	ldw	r3,-32620(gp)
    37e8:	e0bfff17 	ldw	r2,-4(fp)
    37ec:	10c00115 	stw	r3,4(r2)
}
    37f0:	e037883a 	mov	sp,fp
    37f4:	df000017 	ldw	fp,0(sp)
    37f8:	dec00104 	addi	sp,sp,4
    37fc:	f800283a 	ret

00003800 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    3800:	defffa04 	addi	sp,sp,-24
    3804:	dfc00515 	stw	ra,20(sp)
    3808:	df000415 	stw	fp,16(sp)
    380c:	df000404 	addi	fp,sp,16
    3810:	e13ffe15 	stw	r4,-8(fp)
    3814:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    3818:	00041080 	call	4108 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    381c:	d0a02517 	ldw	r2,-32620(gp)
    3820:	e0bffc15 	stw	r2,-16(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    3824:	e0bffe17 	ldw	r2,-8(fp)
    3828:	10c00017 	ldw	r3,0(r2)
    382c:	d0a02a17 	ldw	r2,-32600(gp)
    3830:	18800726 	beq	r3,r2,3850 <xTaskCheckForTimeOut+0x50>
    3834:	e0bffe17 	ldw	r2,-8(fp)
    3838:	10c00117 	ldw	r3,4(r2)
    383c:	e0bffc17 	ldw	r2,-16(fp)
    3840:	10c00336 	bltu	r2,r3,3850 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    3844:	00800044 	movi	r2,1
    3848:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    384c:	00001606 	br	38a8 <xTaskCheckForTimeOut+0xa8>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    3850:	e0bffe17 	ldw	r2,-8(fp)
    3854:	10c00117 	ldw	r3,4(r2)
    3858:	e0bffc17 	ldw	r2,-16(fp)
    385c:	10c7c83a 	sub	r3,r2,r3
    3860:	e0bfff17 	ldw	r2,-4(fp)
    3864:	10800017 	ldw	r2,0(r2)
    3868:	18800d2e 	bgeu	r3,r2,38a0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    386c:	e0bfff17 	ldw	r2,-4(fp)
    3870:	11000017 	ldw	r4,0(r2)
    3874:	e0bffe17 	ldw	r2,-8(fp)
    3878:	10c00117 	ldw	r3,4(r2)
    387c:	e0bffc17 	ldw	r2,-16(fp)
    3880:	10c5c83a 	sub	r2,r2,r3
    3884:	2087c83a 	sub	r3,r4,r2
    3888:	e0bfff17 	ldw	r2,-4(fp)
    388c:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3890:	e13ffe17 	ldw	r4,-8(fp)
    3894:	00037c80 	call	37c8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3898:	e03ffd15 	stw	zero,-12(fp)
    389c:	00000206 	br	38a8 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    38a0:	00800044 	movi	r2,1
    38a4:	e0bffd15 	stw	r2,-12(fp)
		}
	}
	taskEXIT_CRITICAL();
    38a8:	000415c0 	call	415c <vTaskExitCritical>

	return xReturn;
    38ac:	e0bffd17 	ldw	r2,-12(fp)
}
    38b0:	e037883a 	mov	sp,fp
    38b4:	dfc00117 	ldw	ra,4(sp)
    38b8:	df000017 	ldw	fp,0(sp)
    38bc:	dec00204 	addi	sp,sp,8
    38c0:	f800283a 	ret

000038c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    38c4:	deffff04 	addi	sp,sp,-4
    38c8:	df000015 	stw	fp,0(sp)
    38cc:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    38d0:	00800044 	movi	r2,1
    38d4:	d0a02915 	stw	r2,-32604(gp)
}
    38d8:	e037883a 	mov	sp,fp
    38dc:	df000017 	ldw	fp,0(sp)
    38e0:	dec00104 	addi	sp,sp,4
    38e4:	f800283a 	ret

000038e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    38e8:	defffd04 	addi	sp,sp,-12
    38ec:	dfc00215 	stw	ra,8(sp)
    38f0:	df000115 	stw	fp,4(sp)
    38f4:	df000104 	addi	fp,sp,4
    38f8:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38fc:	0003ae80 	call	3ae8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    3900:	003ffe06 	br	38fc <prvIdleTask+0x14>

00003904 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    3904:	defff804 	addi	sp,sp,-32
    3908:	dfc00715 	stw	ra,28(sp)
    390c:	df000615 	stw	fp,24(sp)
    3910:	df000604 	addi	fp,sp,24
    3914:	e13ffb15 	stw	r4,-20(fp)
    3918:	e17ffc15 	stw	r5,-16(fp)
    391c:	e1bffd15 	stw	r6,-12(fp)
    3920:	e1fffe15 	stw	r7,-8(fp)
    3924:	e0800217 	ldw	r2,8(fp)
    3928:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    392c:	e03ffa15 	stw	zero,-24(fp)
    3930:	00001506 	br	3988 <prvInitialiseTCBVariables+0x84>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    3934:	e13ffa17 	ldw	r4,-24(fp)
    3938:	e0fffa17 	ldw	r3,-24(fp)
    393c:	e0bffc17 	ldw	r2,-16(fp)
    3940:	1885883a 	add	r2,r3,r2
    3944:	10c00003 	ldbu	r3,0(r2)
    3948:	e0bffb17 	ldw	r2,-20(fp)
    394c:	2085883a 	add	r2,r4,r2
    3950:	10800d04 	addi	r2,r2,52
    3954:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3958:	e0fffa17 	ldw	r3,-24(fp)
    395c:	e0bffc17 	ldw	r2,-16(fp)
    3960:	1885883a 	add	r2,r3,r2
    3964:	10800003 	ldbu	r2,0(r2)
    3968:	10803fcc 	andi	r2,r2,255
    396c:	1080201c 	xori	r2,r2,128
    3970:	10bfe004 	addi	r2,r2,-128
    3974:	1005003a 	cmpeq	r2,r2,zero
    3978:	1000061e 	bne	r2,zero,3994 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    397c:	e0bffa17 	ldw	r2,-24(fp)
    3980:	10800044 	addi	r2,r2,1
    3984:	e0bffa15 	stw	r2,-24(fp)
    3988:	e0bffa17 	ldw	r2,-24(fp)
    398c:	10800230 	cmpltui	r2,r2,8
    3990:	103fe81e 	bne	r2,zero,3934 <prvInitialiseTCBVariables+0x30>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3994:	e0bffb17 	ldw	r2,-20(fp)
    3998:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    399c:	e0bffd17 	ldw	r2,-12(fp)
    39a0:	10800330 	cmpltui	r2,r2,12
    39a4:	1000021e 	bne	r2,zero,39b0 <prvInitialiseTCBVariables+0xac>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    39a8:	008002c4 	movi	r2,11
    39ac:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    39b0:	e0fffb17 	ldw	r3,-20(fp)
    39b4:	e0bffd17 	ldw	r2,-12(fp)
    39b8:	18800b15 	stw	r2,44(r3)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    39bc:	e0fffb17 	ldw	r3,-20(fp)
    39c0:	e0bffd17 	ldw	r2,-12(fp)
    39c4:	18801015 	stw	r2,64(r3)
		pxTCB->uxMutexesHeld = 0;
    39c8:	e0bffb17 	ldw	r2,-20(fp)
    39cc:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    39d0:	e0bffb17 	ldw	r2,-20(fp)
    39d4:	11000104 	addi	r4,r2,4
    39d8:	000153c0 	call	153c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	11000604 	addi	r4,r2,24
    39e4:	000153c0 	call	153c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39e8:	e0fffb17 	ldw	r3,-20(fp)
    39ec:	e0bffb17 	ldw	r2,-20(fp)
    39f0:	18800415 	stw	r2,16(r3)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39f4:	00c00304 	movi	r3,12
    39f8:	e0bffd17 	ldw	r2,-12(fp)
    39fc:	1887c83a 	sub	r3,r3,r2
    3a00:	e0bffb17 	ldw	r2,-20(fp)
    3a04:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    3a08:	e0fffb17 	ldw	r3,-20(fp)
    3a0c:	e0bffb17 	ldw	r2,-20(fp)
    3a10:	18800915 	stw	r2,36(r3)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3a14:	e0bffb17 	ldw	r2,-20(fp)
    3a18:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3a1c:	e0bffb17 	ldw	r2,-20(fp)
    3a20:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3a24:	e0bffb17 	ldw	r2,-20(fp)
    3a28:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3a2c:	e037883a 	mov	sp,fp
    3a30:	dfc00117 	ldw	ra,4(sp)
    3a34:	df000017 	ldw	fp,0(sp)
    3a38:	dec00204 	addi	sp,sp,8
    3a3c:	f800283a 	ret

00003a40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    3a40:	defffd04 	addi	sp,sp,-12
    3a44:	dfc00215 	stw	ra,8(sp)
    3a48:	df000115 	stw	fp,4(sp)
    3a4c:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a50:	e03fff15 	stw	zero,-4(fp)
    3a54:	00000a06 	br	3a80 <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a58:	e0bfff17 	ldw	r2,-4(fp)
    3a5c:	10800524 	muli	r2,r2,20
    3a60:	1007883a 	mov	r3,r2
    3a64:	00820234 	movhi	r2,2056
    3a68:	10bd2d04 	addi	r2,r2,-2892
    3a6c:	1889883a 	add	r4,r3,r2
    3a70:	00014cc0 	call	14cc <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a74:	e0bfff17 	ldw	r2,-4(fp)
    3a78:	10800044 	addi	r2,r2,1
    3a7c:	e0bfff15 	stw	r2,-4(fp)
    3a80:	e0bfff17 	ldw	r2,-4(fp)
    3a84:	10800330 	cmpltui	r2,r2,12
    3a88:	103ff31e 	bne	r2,zero,3a58 <prvInitialiseTaskLists+0x18>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a8c:	01020234 	movhi	r4,2056
    3a90:	213d6904 	addi	r4,r4,-2652
    3a94:	00014cc0 	call	14cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a98:	01020234 	movhi	r4,2056
    3a9c:	213d6e04 	addi	r4,r4,-2632
    3aa0:	00014cc0 	call	14cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3aa4:	01020234 	movhi	r4,2056
    3aa8:	213d7304 	addi	r4,r4,-2612
    3aac:	00014cc0 	call	14cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3ab0:	01020234 	movhi	r4,2056
    3ab4:	213d7804 	addi	r4,r4,-2592
    3ab8:	00014cc0 	call	14cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3abc:	00820234 	movhi	r2,2056
    3ac0:	10bd6904 	addi	r2,r2,-2652
    3ac4:	d0a02d15 	stw	r2,-32588(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3ac8:	00820234 	movhi	r2,2056
    3acc:	10bd6e04 	addi	r2,r2,-2632
    3ad0:	d0a02e15 	stw	r2,-32584(gp)
}
    3ad4:	e037883a 	mov	sp,fp
    3ad8:	dfc00117 	ldw	ra,4(sp)
    3adc:	df000017 	ldw	fp,0(sp)
    3ae0:	dec00204 	addi	sp,sp,8
    3ae4:	f800283a 	ret

00003ae8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3ae8:	defffc04 	addi	sp,sp,-16
    3aec:	dfc00315 	stw	ra,12(sp)
    3af0:	df000215 	stw	fp,8(sp)
    3af4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3af8:	00001c06 	br	3b6c <prvCheckTasksWaitingTermination+0x84>
		{
			vTaskSuspendAll();
    3afc:	0002fe40 	call	2fe4 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3b00:	00820234 	movhi	r2,2056
    3b04:	10bd7804 	addi	r2,r2,-2592
    3b08:	10800017 	ldw	r2,0(r2)
    3b0c:	1005003a 	cmpeq	r2,r2,zero
    3b10:	e0bfff15 	stw	r2,-4(fp)
			}
			( void ) xTaskResumeAll();
    3b14:	000300c0 	call	300c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3b18:	e0bfff17 	ldw	r2,-4(fp)
    3b1c:	1004c03a 	cmpne	r2,r2,zero
    3b20:	1000121e 	bne	r2,zero,3b6c <prvCheckTasksWaitingTermination+0x84>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3b24:	00041080 	call	4108 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3b28:	00820234 	movhi	r2,2056
    3b2c:	10bd7804 	addi	r2,r2,-2592
    3b30:	10800317 	ldw	r2,12(r2)
    3b34:	10800317 	ldw	r2,12(r2)
    3b38:	e0bffe15 	stw	r2,-8(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3b3c:	e0bffe17 	ldw	r2,-8(fp)
    3b40:	11000104 	addi	r4,r2,4
    3b44:	00016c00 	call	16c0 <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b48:	d0a02417 	ldw	r2,-32624(gp)
    3b4c:	10bfffc4 	addi	r2,r2,-1
    3b50:	d0a02415 	stw	r2,-32624(gp)
					--uxTasksDeleted;
    3b54:	d0a02317 	ldw	r2,-32628(gp)
    3b58:	10bfffc4 	addi	r2,r2,-1
    3b5c:	d0a02315 	stw	r2,-32628(gp)
				}
				taskEXIT_CRITICAL();
    3b60:	000415c0 	call	415c <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b64:	e13ffe17 	ldw	r4,-8(fp)
    3b68:	0003db40 	call	3db4 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b6c:	d0a02317 	ldw	r2,-32628(gp)
    3b70:	1004c03a 	cmpne	r2,r2,zero
    3b74:	103fe11e 	bne	r2,zero,3afc <prvCheckTasksWaitingTermination+0x14>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b78:	e037883a 	mov	sp,fp
    3b7c:	dfc00117 	ldw	ra,4(sp)
    3b80:	df000017 	ldw	fp,0(sp)
    3b84:	dec00204 	addi	sp,sp,8
    3b88:	f800283a 	ret

00003b8c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b8c:	defffd04 	addi	sp,sp,-12
    3b90:	dfc00215 	stw	ra,8(sp)
    3b94:	df000115 	stw	fp,4(sp)
    3b98:	df000104 	addi	fp,sp,4
    3b9c:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3ba0:	d0e02217 	ldw	r3,-32632(gp)
    3ba4:	e0bfff17 	ldw	r2,-4(fp)
    3ba8:	18800115 	stw	r2,4(r3)

	if( xTimeToWake < xTickCount )
    3bac:	d0e02517 	ldw	r3,-32620(gp)
    3bb0:	e0bfff17 	ldw	r2,-4(fp)
    3bb4:	10c0052e 	bgeu	r2,r3,3bcc <prvAddCurrentTaskToDelayedList+0x40>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bb8:	d1202e17 	ldw	r4,-32584(gp)
    3bbc:	d0a02217 	ldw	r2,-32632(gp)
    3bc0:	11400104 	addi	r5,r2,4
    3bc4:	00015ec0 	call	15ec <vListInsert>
    3bc8:	00000906 	br	3bf0 <prvAddCurrentTaskToDelayedList+0x64>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3bcc:	d1202d17 	ldw	r4,-32588(gp)
    3bd0:	d0a02217 	ldw	r2,-32632(gp)
    3bd4:	11400104 	addi	r5,r2,4
    3bd8:	00015ec0 	call	15ec <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bdc:	d0e00317 	ldw	r3,-32756(gp)
    3be0:	e0bfff17 	ldw	r2,-4(fp)
    3be4:	10c0022e 	bgeu	r2,r3,3bf0 <prvAddCurrentTaskToDelayedList+0x64>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3be8:	e0bfff17 	ldw	r2,-4(fp)
    3bec:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bf0:	e037883a 	mov	sp,fp
    3bf4:	dfc00117 	ldw	ra,4(sp)
    3bf8:	df000017 	ldw	fp,0(sp)
    3bfc:	dec00204 	addi	sp,sp,8
    3c00:	f800283a 	ret

00003c04 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3c04:	defff904 	addi	sp,sp,-28
    3c08:	dfc00615 	stw	ra,24(sp)
    3c0c:	df000515 	stw	fp,20(sp)
    3c10:	df000504 	addi	fp,sp,20
    3c14:	e17ffe15 	stw	r5,-8(fp)
    3c18:	e13ffd0d 	sth	r4,-12(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3c1c:	e0bffe17 	ldw	r2,-8(fp)
    3c20:	1004c03a 	cmpne	r2,r2,zero
    3c24:	1000071e 	bne	r2,zero,3c44 <prvAllocateTCBAndStack+0x40>
    3c28:	e0bffd0b 	ldhu	r2,-12(fp)
    3c2c:	1085883a 	add	r2,r2,r2
    3c30:	1085883a 	add	r2,r2,r2
    3c34:	1009883a 	mov	r4,r2
    3c38:	00010840 	call	1084 <pvPortMalloc>
    3c3c:	e0bfff15 	stw	r2,-4(fp)
    3c40:	00000206 	br	3c4c <prvAllocateTCBAndStack+0x48>
    3c44:	e0bffe17 	ldw	r2,-8(fp)
    3c48:	e0bfff15 	stw	r2,-4(fp)
    3c4c:	e0bfff17 	ldw	r2,-4(fp)
    3c50:	e0bffb15 	stw	r2,-20(fp)

		if( pxStack != NULL )
    3c54:	e0bffb17 	ldw	r2,-20(fp)
    3c58:	1005003a 	cmpeq	r2,r2,zero
    3c5c:	10000d1e 	bne	r2,zero,3c94 <prvAllocateTCBAndStack+0x90>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c60:	01001404 	movi	r4,80
    3c64:	00010840 	call	1084 <pvPortMalloc>
    3c68:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c6c:	e0bffc17 	ldw	r2,-16(fp)
    3c70:	1005003a 	cmpeq	r2,r2,zero
    3c74:	1000041e 	bne	r2,zero,3c88 <prvAllocateTCBAndStack+0x84>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c78:	e0fffc17 	ldw	r3,-16(fp)
    3c7c:	e0bffb17 	ldw	r2,-20(fp)
    3c80:	18800c15 	stw	r2,48(r3)
    3c84:	00000406 	br	3c98 <prvAllocateTCBAndStack+0x94>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c88:	e13ffb17 	ldw	r4,-20(fp)
    3c8c:	00012180 	call	1218 <vPortFree>
    3c90:	00000106 	br	3c98 <prvAllocateTCBAndStack+0x94>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c94:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c98:	e0bffc17 	ldw	r2,-16(fp)
    3c9c:	1005003a 	cmpeq	r2,r2,zero
    3ca0:	1000081e 	bne	r2,zero,3cc4 <prvAllocateTCBAndStack+0xc0>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3ca4:	e0bffc17 	ldw	r2,-16(fp)
    3ca8:	11000c17 	ldw	r4,48(r2)
    3cac:	e0bffd0b 	ldhu	r2,-12(fp)
    3cb0:	1085883a 	add	r2,r2,r2
    3cb4:	1085883a 	add	r2,r2,r2
    3cb8:	100d883a 	mov	r6,r2
    3cbc:	01402944 	movi	r5,165
    3cc0:	00053940 	call	5394 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3cc4:	e0bffc17 	ldw	r2,-16(fp)
}
    3cc8:	e037883a 	mov	sp,fp
    3ccc:	dfc00117 	ldw	ra,4(sp)
    3cd0:	df000017 	ldw	fp,0(sp)
    3cd4:	dec00204 	addi	sp,sp,8
    3cd8:	f800283a 	ret

00003cdc <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3cdc:	defffd04 	addi	sp,sp,-12
    3ce0:	df000215 	stw	fp,8(sp)
    3ce4:	df000204 	addi	fp,sp,8
    3ce8:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cec:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cf0:	00000606 	br	3d0c <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cf4:	e0bfff17 	ldw	r2,-4(fp)
    3cf8:	10800044 	addi	r2,r2,1
    3cfc:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3d00:	e0bffe17 	ldw	r2,-8(fp)
    3d04:	10800044 	addi	r2,r2,1
    3d08:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3d0c:	e0bfff17 	ldw	r2,-4(fp)
    3d10:	10800003 	ldbu	r2,0(r2)
    3d14:	10803fcc 	andi	r2,r2,255
    3d18:	10802960 	cmpeqi	r2,r2,165
    3d1c:	103ff51e 	bne	r2,zero,3cf4 <prvTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3d20:	e0bffe17 	ldw	r2,-8(fp)
    3d24:	1004d0ba 	srli	r2,r2,2
    3d28:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3d2c:	e0bffe17 	ldw	r2,-8(fp)
    3d30:	10bfffcc 	andi	r2,r2,65535
	}
    3d34:	e037883a 	mov	sp,fp
    3d38:	df000017 	ldw	fp,0(sp)
    3d3c:	dec00104 	addi	sp,sp,4
    3d40:	f800283a 	ret

00003d44 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d44:	defff904 	addi	sp,sp,-28
    3d48:	dfc00615 	stw	ra,24(sp)
    3d4c:	df000515 	stw	fp,20(sp)
    3d50:	df000504 	addi	fp,sp,20
    3d54:	e13ffe15 	stw	r4,-8(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d58:	e0bffe17 	ldw	r2,-8(fp)
    3d5c:	1004c03a 	cmpne	r2,r2,zero
    3d60:	1000031e 	bne	r2,zero,3d70 <uxTaskGetStackHighWaterMark+0x2c>
    3d64:	d0a02217 	ldw	r2,-32632(gp)
    3d68:	e0bfff15 	stw	r2,-4(fp)
    3d6c:	00000206 	br	3d78 <uxTaskGetStackHighWaterMark+0x34>
    3d70:	e0bffe17 	ldw	r2,-8(fp)
    3d74:	e0bfff15 	stw	r2,-4(fp)
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	e0bffd15 	stw	r2,-12(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d80:	e0bffd17 	ldw	r2,-12(fp)
    3d84:	10800c17 	ldw	r2,48(r2)
    3d88:	e0bffc15 	stw	r2,-16(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d8c:	e13ffc17 	ldw	r4,-16(fp)
    3d90:	0003cdc0 	call	3cdc <prvTaskCheckFreeStackSpace>
    3d94:	10bfffcc 	andi	r2,r2,65535
    3d98:	e0bffb15 	stw	r2,-20(fp)

		return uxReturn;
    3d9c:	e0bffb17 	ldw	r2,-20(fp)
	}
    3da0:	e037883a 	mov	sp,fp
    3da4:	dfc00117 	ldw	ra,4(sp)
    3da8:	df000017 	ldw	fp,0(sp)
    3dac:	dec00204 	addi	sp,sp,8
    3db0:	f800283a 	ret

00003db4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3db4:	defffd04 	addi	sp,sp,-12
    3db8:	dfc00215 	stw	ra,8(sp)
    3dbc:	df000115 	stw	fp,4(sp)
    3dc0:	df000104 	addi	fp,sp,4
    3dc4:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3dc8:	e0bfff17 	ldw	r2,-4(fp)
    3dcc:	11000c17 	ldw	r4,48(r2)
    3dd0:	00012180 	call	1218 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3dd4:	e13fff17 	ldw	r4,-4(fp)
    3dd8:	00012180 	call	1218 <vPortFree>
	}
    3ddc:	e037883a 	mov	sp,fp
    3de0:	dfc00117 	ldw	ra,4(sp)
    3de4:	df000017 	ldw	fp,0(sp)
    3de8:	dec00204 	addi	sp,sp,8
    3dec:	f800283a 	ret

00003df0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3df0:	defffd04 	addi	sp,sp,-12
    3df4:	df000215 	stw	fp,8(sp)
    3df8:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3dfc:	d0a02d17 	ldw	r2,-32588(gp)
    3e00:	10800017 	ldw	r2,0(r2)
    3e04:	1004c03a 	cmpne	r2,r2,zero
    3e08:	1000031e 	bne	r2,zero,3e18 <prvResetNextTaskUnblockTime+0x28>
    3e0c:	00800044 	movi	r2,1
    3e10:	e0bfff05 	stb	r2,-4(fp)
    3e14:	00000106 	br	3e1c <prvResetNextTaskUnblockTime+0x2c>
    3e18:	e03fff05 	stb	zero,-4(fp)
    3e1c:	e0bfff03 	ldbu	r2,-4(fp)
    3e20:	1005003a 	cmpeq	r2,r2,zero
    3e24:	1000031e 	bne	r2,zero,3e34 <prvResetNextTaskUnblockTime+0x44>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3e28:	00bfffc4 	movi	r2,-1
    3e2c:	d0a00315 	stw	r2,-32756(gp)
    3e30:	00000706 	br	3e50 <prvResetNextTaskUnblockTime+0x60>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3e34:	d0a02d17 	ldw	r2,-32588(gp)
    3e38:	10800317 	ldw	r2,12(r2)
    3e3c:	10800317 	ldw	r2,12(r2)
    3e40:	e0bffe15 	stw	r2,-8(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3e44:	e0bffe17 	ldw	r2,-8(fp)
    3e48:	10800117 	ldw	r2,4(r2)
    3e4c:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3e50:	e037883a 	mov	sp,fp
    3e54:	df000017 	ldw	fp,0(sp)
    3e58:	dec00104 	addi	sp,sp,4
    3e5c:	f800283a 	ret

00003e60 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e60:	defffe04 	addi	sp,sp,-8
    3e64:	df000115 	stw	fp,4(sp)
    3e68:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e6c:	d0a02217 	ldw	r2,-32632(gp)
    3e70:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e74:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e78:	e037883a 	mov	sp,fp
    3e7c:	df000017 	ldw	fp,0(sp)
    3e80:	dec00104 	addi	sp,sp,4
    3e84:	f800283a 	ret

00003e88 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e88:	defffe04 	addi	sp,sp,-8
    3e8c:	df000115 	stw	fp,4(sp)
    3e90:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e94:	d0a02717 	ldw	r2,-32612(gp)
    3e98:	1004c03a 	cmpne	r2,r2,zero
    3e9c:	1000031e 	bne	r2,zero,3eac <xTaskGetSchedulerState+0x24>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3ea0:	00800044 	movi	r2,1
    3ea4:	e0bfff15 	stw	r2,-4(fp)
    3ea8:	00000706 	br	3ec8 <xTaskGetSchedulerState+0x40>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3eac:	d0a02c17 	ldw	r2,-32592(gp)
    3eb0:	1004c03a 	cmpne	r2,r2,zero
    3eb4:	1000031e 	bne	r2,zero,3ec4 <xTaskGetSchedulerState+0x3c>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3eb8:	00800084 	movi	r2,2
    3ebc:	e0bfff15 	stw	r2,-4(fp)
    3ec0:	00000106 	br	3ec8 <xTaskGetSchedulerState+0x40>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3ec4:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3ec8:	e0bfff17 	ldw	r2,-4(fp)
	}
    3ecc:	e037883a 	mov	sp,fp
    3ed0:	df000017 	ldw	fp,0(sp)
    3ed4:	dec00104 	addi	sp,sp,4
    3ed8:	f800283a 	ret

00003edc <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3edc:	defffb04 	addi	sp,sp,-20
    3ee0:	dfc00415 	stw	ra,16(sp)
    3ee4:	df000315 	stw	fp,12(sp)
    3ee8:	df000304 	addi	fp,sp,12
    3eec:	e13ffe15 	stw	r4,-8(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3ef0:	e0bffe17 	ldw	r2,-8(fp)
    3ef4:	e0bffd15 	stw	r2,-12(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ef8:	e0bffe17 	ldw	r2,-8(fp)
    3efc:	1005003a 	cmpeq	r2,r2,zero
    3f00:	10003d1e 	bne	r2,zero,3ff8 <vTaskPriorityInherit+0x11c>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3f04:	e0bffd17 	ldw	r2,-12(fp)
    3f08:	10c00b17 	ldw	r3,44(r2)
    3f0c:	d0a02217 	ldw	r2,-32632(gp)
    3f10:	10800b17 	ldw	r2,44(r2)
    3f14:	1880382e 	bgeu	r3,r2,3ff8 <vTaskPriorityInherit+0x11c>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3f18:	e0bffd17 	ldw	r2,-12(fp)
    3f1c:	10800617 	ldw	r2,24(r2)
    3f20:	1004803a 	cmplt	r2,r2,zero
    3f24:	1000061e 	bne	r2,zero,3f40 <vTaskPriorityInherit+0x64>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3f28:	d0a02217 	ldw	r2,-32632(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	00800304 	movi	r2,12
    3f34:	10c7c83a 	sub	r3,r2,r3
    3f38:	e0bffd17 	ldw	r2,-12(fp)
    3f3c:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3f40:	e0bffd17 	ldw	r2,-12(fp)
    3f44:	11000517 	ldw	r4,20(r2)
    3f48:	e0bffd17 	ldw	r2,-12(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	10800524 	muli	r2,r2,20
    3f54:	1007883a 	mov	r3,r2
    3f58:	00820234 	movhi	r2,2056
    3f5c:	10bd2d04 	addi	r2,r2,-2892
    3f60:	1885883a 	add	r2,r3,r2
    3f64:	2080031e 	bne	r4,r2,3f74 <vTaskPriorityInherit+0x98>
    3f68:	00800044 	movi	r2,1
    3f6c:	e0bfff05 	stb	r2,-4(fp)
    3f70:	00000106 	br	3f78 <vTaskPriorityInherit+0x9c>
    3f74:	e03fff05 	stb	zero,-4(fp)
    3f78:	e0bfff03 	ldbu	r2,-4(fp)
    3f7c:	1005003a 	cmpeq	r2,r2,zero
    3f80:	1000191e 	bne	r2,zero,3fe8 <vTaskPriorityInherit+0x10c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f84:	e0bffd17 	ldw	r2,-12(fp)
    3f88:	11000104 	addi	r4,r2,4
    3f8c:	00016c00 	call	16c0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f90:	d0a02217 	ldw	r2,-32632(gp)
    3f94:	10c00b17 	ldw	r3,44(r2)
    3f98:	e0bffd17 	ldw	r2,-12(fp)
    3f9c:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3fa0:	e0bffd17 	ldw	r2,-12(fp)
    3fa4:	10c00b17 	ldw	r3,44(r2)
    3fa8:	d0a02617 	ldw	r2,-32616(gp)
    3fac:	10c0032e 	bgeu	r2,r3,3fbc <vTaskPriorityInherit+0xe0>
    3fb0:	e0bffd17 	ldw	r2,-12(fp)
    3fb4:	10800b17 	ldw	r2,44(r2)
    3fb8:	d0a02615 	stw	r2,-32616(gp)
    3fbc:	e0bffd17 	ldw	r2,-12(fp)
    3fc0:	10800b17 	ldw	r2,44(r2)
    3fc4:	10800524 	muli	r2,r2,20
    3fc8:	1007883a 	mov	r3,r2
    3fcc:	00820234 	movhi	r2,2056
    3fd0:	10bd2d04 	addi	r2,r2,-2892
    3fd4:	1889883a 	add	r4,r3,r2
    3fd8:	e0bffd17 	ldw	r2,-12(fp)
    3fdc:	11400104 	addi	r5,r2,4
    3fe0:	00015640 	call	1564 <vListInsertEnd>
    3fe4:	00000406 	br	3ff8 <vTaskPriorityInherit+0x11c>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3fe8:	d0a02217 	ldw	r2,-32632(gp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffd17 	ldw	r2,-12(fp)
    3ff4:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3ff8:	e037883a 	mov	sp,fp
    3ffc:	dfc00117 	ldw	ra,4(sp)
    4000:	df000017 	ldw	fp,0(sp)
    4004:	dec00204 	addi	sp,sp,8
    4008:	f800283a 	ret

0000400c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    400c:	defffb04 	addi	sp,sp,-20
    4010:	dfc00415 	stw	ra,16(sp)
    4014:	df000315 	stw	fp,12(sp)
    4018:	df000304 	addi	fp,sp,12
    401c:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    4020:	e0bfff17 	ldw	r2,-4(fp)
    4024:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    4028:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    402c:	e0bfff17 	ldw	r2,-4(fp)
    4030:	1005003a 	cmpeq	r2,r2,zero
    4034:	10002e1e 	bne	r2,zero,40f0 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10801117 	ldw	r2,68(r2)
    4040:	10ffffc4 	addi	r3,r2,-1
    4044:	e0bffe17 	ldw	r2,-8(fp)
    4048:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    404c:	e0bffe17 	ldw	r2,-8(fp)
    4050:	10c00b17 	ldw	r3,44(r2)
    4054:	e0bffe17 	ldw	r2,-8(fp)
    4058:	10801017 	ldw	r2,64(r2)
    405c:	18802426 	beq	r3,r2,40f0 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    4060:	e0bffe17 	ldw	r2,-8(fp)
    4064:	10801117 	ldw	r2,68(r2)
    4068:	1004c03a 	cmpne	r2,r2,zero
    406c:	1000201e 	bne	r2,zero,40f0 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4070:	e0bffe17 	ldw	r2,-8(fp)
    4074:	11000104 	addi	r4,r2,4
    4078:	00016c00 	call	16c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    407c:	e0bffe17 	ldw	r2,-8(fp)
    4080:	10c01017 	ldw	r3,64(r2)
    4084:	e0bffe17 	ldw	r2,-8(fp)
    4088:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    408c:	e0bffe17 	ldw	r2,-8(fp)
    4090:	10c00b17 	ldw	r3,44(r2)
    4094:	00800304 	movi	r2,12
    4098:	10c7c83a 	sub	r3,r2,r3
    409c:	e0bffe17 	ldw	r2,-8(fp)
    40a0:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    40a4:	e0bffe17 	ldw	r2,-8(fp)
    40a8:	10c00b17 	ldw	r3,44(r2)
    40ac:	d0a02617 	ldw	r2,-32616(gp)
    40b0:	10c0032e 	bgeu	r2,r3,40c0 <xTaskPriorityDisinherit+0xb4>
    40b4:	e0bffe17 	ldw	r2,-8(fp)
    40b8:	10800b17 	ldw	r2,44(r2)
    40bc:	d0a02615 	stw	r2,-32616(gp)
    40c0:	e0bffe17 	ldw	r2,-8(fp)
    40c4:	10800b17 	ldw	r2,44(r2)
    40c8:	10800524 	muli	r2,r2,20
    40cc:	1007883a 	mov	r3,r2
    40d0:	00820234 	movhi	r2,2056
    40d4:	10bd2d04 	addi	r2,r2,-2892
    40d8:	1889883a 	add	r4,r3,r2
    40dc:	e0bffe17 	ldw	r2,-8(fp)
    40e0:	11400104 	addi	r5,r2,4
    40e4:	00015640 	call	1564 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    40e8:	00800044 	movi	r2,1
    40ec:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    40f0:	e0bffd17 	ldw	r2,-12(fp)
	}
    40f4:	e037883a 	mov	sp,fp
    40f8:	dfc00117 	ldw	ra,4(sp)
    40fc:	df000017 	ldw	fp,0(sp)
    4100:	dec00204 	addi	sp,sp,8
    4104:	f800283a 	ret

00004108 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    4108:	defffe04 	addi	sp,sp,-8
    410c:	df000115 	stw	fp,4(sp)
    4110:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4114:	0005303a 	rdctl	r2,status
    4118:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    411c:	e0ffff17 	ldw	r3,-4(fp)
    4120:	00bfff84 	movi	r2,-2
    4124:	1884703a 	and	r2,r3,r2
    4128:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    412c:	d0a02717 	ldw	r2,-32612(gp)
    4130:	1005003a 	cmpeq	r2,r2,zero
    4134:	1000051e 	bne	r2,zero,414c <vTaskEnterCritical+0x44>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    4138:	d0e02217 	ldw	r3,-32632(gp)
    413c:	18800f17 	ldw	r2,60(r3)
    4140:	10800044 	addi	r2,r2,1
    4144:	18800f15 	stw	r2,60(r3)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    4148:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4168:	d0a02717 	ldw	r2,-32612(gp)
    416c:	1005003a 	cmpeq	r2,r2,zero
    4170:	1000101e 	bne	r2,zero,41b4 <vTaskExitCritical+0x58>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4174:	d0a02217 	ldw	r2,-32632(gp)
    4178:	10800f17 	ldw	r2,60(r2)
    417c:	1005003a 	cmpeq	r2,r2,zero
    4180:	10000c1e 	bne	r2,zero,41b4 <vTaskExitCritical+0x58>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    4184:	d0e02217 	ldw	r3,-32632(gp)
    4188:	18800f17 	ldw	r2,60(r3)
    418c:	10bfffc4 	addi	r2,r2,-1
    4190:	18800f15 	stw	r2,60(r3)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    4194:	d0a02217 	ldw	r2,-32632(gp)
    4198:	10800f17 	ldw	r2,60(r2)
    419c:	1004c03a 	cmpne	r2,r2,zero
    41a0:	1000041e 	bne	r2,zero,41b4 <vTaskExitCritical+0x58>
    41a4:	00800044 	movi	r2,1
    41a8:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    41ac:	e0bfff17 	ldw	r2,-4(fp)
    41b0:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    41b4:	e037883a 	mov	sp,fp
    41b8:	df000017 	ldw	fp,0(sp)
    41bc:	dec00104 	addi	sp,sp,4
    41c0:	f800283a 	ret

000041c4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    41c4:	defffe04 	addi	sp,sp,-8
    41c8:	df000115 	stw	fp,4(sp)
    41cc:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    41d0:	d0a02217 	ldw	r2,-32632(gp)
    41d4:	10800617 	ldw	r2,24(r2)
    41d8:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    41dc:	d1202217 	ldw	r4,-32632(gp)
    41e0:	d0a02217 	ldw	r2,-32632(gp)
    41e4:	10c00b17 	ldw	r3,44(r2)
    41e8:	00800304 	movi	r2,12
    41ec:	10c5c83a 	sub	r2,r2,r3
    41f0:	20800615 	stw	r2,24(r4)

	return uxReturn;
    41f4:	e0bfff17 	ldw	r2,-4(fp)
}
    41f8:	e037883a 	mov	sp,fp
    41fc:	df000017 	ldw	fp,0(sp)
    4200:	dec00104 	addi	sp,sp,4
    4204:	f800283a 	ret

00004208 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    4208:	deffff04 	addi	sp,sp,-4
    420c:	df000015 	stw	fp,0(sp)
    4210:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    4214:	d0a02217 	ldw	r2,-32632(gp)
    4218:	1005003a 	cmpeq	r2,r2,zero
    421c:	1000041e 	bne	r2,zero,4230 <pvTaskIncrementMutexHeldCount+0x28>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    4220:	d0a02217 	ldw	r2,-32632(gp)
    4224:	10c01117 	ldw	r3,68(r2)
    4228:	18c00044 	addi	r3,r3,1
    422c:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    4230:	d0a02217 	ldw	r2,-32632(gp)
	}
    4234:	e037883a 	mov	sp,fp
    4238:	df000017 	ldw	fp,0(sp)
    423c:	dec00104 	addi	sp,sp,4
    4240:	f800283a 	ret

00004244 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    4244:	defffa04 	addi	sp,sp,-24
    4248:	dfc00515 	stw	ra,20(sp)
    424c:	df000415 	stw	fp,16(sp)
    4250:	df000404 	addi	fp,sp,16
    4254:	e13ffe15 	stw	r4,-8(fp)
    4258:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    425c:	00041080 	call	4108 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    4260:	d0a02217 	ldw	r2,-32632(gp)
    4264:	10801217 	ldw	r2,72(r2)
    4268:	1004c03a 	cmpne	r2,r2,zero
    426c:	1000101e 	bne	r2,zero,42b0 <ulTaskNotifyTake+0x6c>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4270:	d0e02217 	ldw	r3,-32632(gp)
    4274:	00800044 	movi	r2,1
    4278:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    427c:	e0bfff17 	ldw	r2,-4(fp)
    4280:	1005003a 	cmpeq	r2,r2,zero
    4284:	10000a1e 	bne	r2,zero,42b0 <ulTaskNotifyTake+0x6c>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4288:	d0a02217 	ldw	r2,-32632(gp)
    428c:	11000104 	addi	r4,r2,4
    4290:	00016c00 	call	16c0 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4294:	d0e02517 	ldw	r3,-32620(gp)
    4298:	e0bfff17 	ldw	r2,-4(fp)
    429c:	1885883a 	add	r2,r3,r2
    42a0:	e0bffd15 	stw	r2,-12(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    42a4:	e13ffd17 	ldw	r4,-12(fp)
    42a8:	0003b8c0 	call	3b8c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    42ac:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    42b0:	000415c0 	call	415c <vTaskExitCritical>

		taskENTER_CRITICAL();
    42b4:	00041080 	call	4108 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    42b8:	d0a02217 	ldw	r2,-32632(gp)
    42bc:	10801217 	ldw	r2,72(r2)
    42c0:	e0bffc15 	stw	r2,-16(fp)

			if( ulReturn != 0UL )
    42c4:	e0bffc17 	ldw	r2,-16(fp)
    42c8:	1005003a 	cmpeq	r2,r2,zero
    42cc:	10000a1e 	bne	r2,zero,42f8 <ulTaskNotifyTake+0xb4>
			{
				if( xClearCountOnExit != pdFALSE )
    42d0:	e0bffe17 	ldw	r2,-8(fp)
    42d4:	1005003a 	cmpeq	r2,r2,zero
    42d8:	1000031e 	bne	r2,zero,42e8 <ulTaskNotifyTake+0xa4>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    42dc:	d0a02217 	ldw	r2,-32632(gp)
    42e0:	10001215 	stw	zero,72(r2)
    42e4:	00000406 	br	42f8 <ulTaskNotifyTake+0xb4>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    42e8:	d0a02217 	ldw	r2,-32632(gp)
    42ec:	10c01217 	ldw	r3,72(r2)
    42f0:	18ffffc4 	addi	r3,r3,-1
    42f4:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    42f8:	d0a02217 	ldw	r2,-32632(gp)
    42fc:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4300:	000415c0 	call	415c <vTaskExitCritical>

		return ulReturn;
    4304:	e0bffc17 	ldw	r2,-16(fp)
	}
    4308:	e037883a 	mov	sp,fp
    430c:	dfc00117 	ldw	ra,4(sp)
    4310:	df000017 	ldw	fp,0(sp)
    4314:	dec00204 	addi	sp,sp,8
    4318:	f800283a 	ret

0000431c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    431c:	defff804 	addi	sp,sp,-32
    4320:	dfc00715 	stw	ra,28(sp)
    4324:	df000615 	stw	fp,24(sp)
    4328:	df000604 	addi	fp,sp,24
    432c:	e13ffc15 	stw	r4,-16(fp)
    4330:	e17ffd15 	stw	r5,-12(fp)
    4334:	e1bffe15 	stw	r6,-8(fp)
    4338:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    433c:	00041080 	call	4108 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    4340:	d0a02217 	ldw	r2,-32632(gp)
    4344:	10801317 	ldw	r2,76(r2)
    4348:	108000a0 	cmpeqi	r2,r2,2
    434c:	1000161e 	bne	r2,zero,43a8 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    4350:	d0e02217 	ldw	r3,-32632(gp)
    4354:	19001217 	ldw	r4,72(r3)
    4358:	e0bffc17 	ldw	r2,-16(fp)
    435c:	0084303a 	nor	r2,zero,r2
    4360:	2084703a 	and	r2,r4,r2
    4364:	18801215 	stw	r2,72(r3)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4368:	d0e02217 	ldw	r3,-32632(gp)
    436c:	00800044 	movi	r2,1
    4370:	18801315 	stw	r2,76(r3)

				if( xTicksToWait > ( TickType_t ) 0 )
    4374:	e0bfff17 	ldw	r2,-4(fp)
    4378:	1005003a 	cmpeq	r2,r2,zero
    437c:	10000a1e 	bne	r2,zero,43a8 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4380:	d0a02217 	ldw	r2,-32632(gp)
    4384:	11000104 	addi	r4,r2,4
    4388:	00016c00 	call	16c0 <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    438c:	d0e02517 	ldw	r3,-32620(gp)
    4390:	e0bfff17 	ldw	r2,-4(fp)
    4394:	1885883a 	add	r2,r3,r2
    4398:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    439c:	e13ffb17 	ldw	r4,-20(fp)
    43a0:	0003b8c0 	call	3b8c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    43a4:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    43a8:	000415c0 	call	415c <vTaskExitCritical>

		taskENTER_CRITICAL();
    43ac:	00041080 	call	4108 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    43b0:	e0bffe17 	ldw	r2,-8(fp)
    43b4:	1005003a 	cmpeq	r2,r2,zero
    43b8:	1000041e 	bne	r2,zero,43cc <xTaskNotifyWait+0xb0>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    43bc:	d0a02217 	ldw	r2,-32632(gp)
    43c0:	10c01217 	ldw	r3,72(r2)
    43c4:	e0bffe17 	ldw	r2,-8(fp)
    43c8:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    43cc:	d0a02217 	ldw	r2,-32632(gp)
    43d0:	10801317 	ldw	r2,76(r2)
    43d4:	10800058 	cmpnei	r2,r2,1
    43d8:	1000021e 	bne	r2,zero,43e4 <xTaskNotifyWait+0xc8>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    43dc:	e03ffa15 	stw	zero,-24(fp)
    43e0:	00000806 	br	4404 <xTaskNotifyWait+0xe8>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    43e4:	d0e02217 	ldw	r3,-32632(gp)
    43e8:	19001217 	ldw	r4,72(r3)
    43ec:	e0bffd17 	ldw	r2,-12(fp)
    43f0:	0084303a 	nor	r2,zero,r2
    43f4:	2084703a 	and	r2,r4,r2
    43f8:	18801215 	stw	r2,72(r3)
				xReturn = pdTRUE;
    43fc:	00800044 	movi	r2,1
    4400:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4404:	d0a02217 	ldw	r2,-32632(gp)
    4408:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    440c:	000415c0 	call	415c <vTaskExitCritical>

		return xReturn;
    4410:	e0bffa17 	ldw	r2,-24(fp)
	}
    4414:	e037883a 	mov	sp,fp
    4418:	dfc00117 	ldw	ra,4(sp)
    441c:	df000017 	ldw	fp,0(sp)
    4420:	dec00204 	addi	sp,sp,8
    4424:	f800283a 	ret

00004428 <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    4428:	defff704 	addi	sp,sp,-36
    442c:	dfc00815 	stw	ra,32(sp)
    4430:	df000715 	stw	fp,28(sp)
    4434:	df000704 	addi	fp,sp,28
    4438:	e13ffc15 	stw	r4,-16(fp)
    443c:	e17ffd15 	stw	r5,-12(fp)
    4440:	e1bffe15 	stw	r6,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4444:	00800044 	movi	r2,1
    4448:	e0bff915 	stw	r2,-28(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    444c:	e0bffc17 	ldw	r2,-16(fp)
    4450:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    4454:	00041080 	call	4108 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10801317 	ldw	r2,76(r2)
    4460:	e0bffa15 	stw	r2,-24(fp)

			pxTCB->eNotifyState = eNotified;
    4464:	e0fffb17 	ldw	r3,-20(fp)
    4468:	00800084 	movi	r2,2
    446c:	18801315 	stw	r2,76(r3)

			switch( eAction )
    4470:	e0bffe17 	ldw	r2,-8(fp)
    4474:	e0bfff15 	stw	r2,-4(fp)
    4478:	e0ffff17 	ldw	r3,-4(fp)
    447c:	188000a0 	cmpeqi	r2,r3,2
    4480:	1000151e 	bne	r2,zero,44d8 <xTaskNotify+0xb0>
    4484:	e0ffff17 	ldw	r3,-4(fp)
    4488:	188000e8 	cmpgeui	r2,r3,3
    448c:	1000041e 	bne	r2,zero,44a0 <xTaskNotify+0x78>
    4490:	e0ffff17 	ldw	r3,-4(fp)
    4494:	18800060 	cmpeqi	r2,r3,1
    4498:	1000081e 	bne	r2,zero,44bc <xTaskNotify+0x94>
    449c:	00002006 	br	4520 <xTaskNotify+0xf8>
    44a0:	e0ffff17 	ldw	r3,-4(fp)
    44a4:	188000e0 	cmpeqi	r2,r3,3
    44a8:	1000111e 	bne	r2,zero,44f0 <xTaskNotify+0xc8>
    44ac:	e0ffff17 	ldw	r3,-4(fp)
    44b0:	18800120 	cmpeqi	r2,r3,4
    44b4:	1000121e 	bne	r2,zero,4500 <xTaskNotify+0xd8>
    44b8:	00001906 	br	4520 <xTaskNotify+0xf8>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    44bc:	e0bffb17 	ldw	r2,-20(fp)
    44c0:	10c01217 	ldw	r3,72(r2)
    44c4:	e0bffd17 	ldw	r2,-12(fp)
    44c8:	1886b03a 	or	r3,r3,r2
    44cc:	e0bffb17 	ldw	r2,-20(fp)
    44d0:	10c01215 	stw	r3,72(r2)
					break;
    44d4:	00001206 	br	4520 <xTaskNotify+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    44d8:	e0bffb17 	ldw	r2,-20(fp)
    44dc:	10801217 	ldw	r2,72(r2)
    44e0:	10c00044 	addi	r3,r2,1
    44e4:	e0bffb17 	ldw	r2,-20(fp)
    44e8:	10c01215 	stw	r3,72(r2)
					break;
    44ec:	00000c06 	br	4520 <xTaskNotify+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    44f0:	e0fffb17 	ldw	r3,-20(fp)
    44f4:	e0bffd17 	ldw	r2,-12(fp)
    44f8:	18801215 	stw	r2,72(r3)
					break;
    44fc:	00000806 	br	4520 <xTaskNotify+0xf8>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4500:	e0bffa17 	ldw	r2,-24(fp)
    4504:	108000a0 	cmpeqi	r2,r2,2
    4508:	1000041e 	bne	r2,zero,451c <xTaskNotify+0xf4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    450c:	e0fffb17 	ldw	r3,-20(fp)
    4510:	e0bffd17 	ldw	r2,-12(fp)
    4514:	18801215 	stw	r2,72(r3)
    4518:	00000106 	br	4520 <xTaskNotify+0xf8>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    451c:	e03ff915 	stw	zero,-28(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4520:	e0bffa17 	ldw	r2,-24(fp)
    4524:	10800058 	cmpnei	r2,r2,1
    4528:	10001a1e 	bne	r2,zero,4594 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    452c:	e0bffb17 	ldw	r2,-20(fp)
    4530:	11000104 	addi	r4,r2,4
    4534:	00016c00 	call	16c0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    4538:	e0bffb17 	ldw	r2,-20(fp)
    453c:	10c00b17 	ldw	r3,44(r2)
    4540:	d0a02617 	ldw	r2,-32616(gp)
    4544:	10c0032e 	bgeu	r2,r3,4554 <xTaskNotify+0x12c>
    4548:	e0bffb17 	ldw	r2,-20(fp)
    454c:	10800b17 	ldw	r2,44(r2)
    4550:	d0a02615 	stw	r2,-32616(gp)
    4554:	e0bffb17 	ldw	r2,-20(fp)
    4558:	10800b17 	ldw	r2,44(r2)
    455c:	10800524 	muli	r2,r2,20
    4560:	1007883a 	mov	r3,r2
    4564:	00820234 	movhi	r2,2056
    4568:	10bd2d04 	addi	r2,r2,-2892
    456c:	1889883a 	add	r4,r3,r2
    4570:	e0bffb17 	ldw	r2,-20(fp)
    4574:	11400104 	addi	r5,r2,4
    4578:	00015640 	call	1564 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    457c:	e0bffb17 	ldw	r2,-20(fp)
    4580:	10c00b17 	ldw	r3,44(r2)
    4584:	d0a02217 	ldw	r2,-32632(gp)
    4588:	10800b17 	ldw	r2,44(r2)
    458c:	10c0012e 	bgeu	r2,r3,4594 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4590:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4594:	000415c0 	call	415c <vTaskExitCritical>

		return xReturn;
    4598:	e0bff917 	ldw	r2,-28(fp)
	}
    459c:	e037883a 	mov	sp,fp
    45a0:	dfc00117 	ldw	ra,4(sp)
    45a4:	df000017 	ldw	fp,0(sp)
    45a8:	dec00204 	addi	sp,sp,8
    45ac:	f800283a 	ret

000045b0 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    45b0:	defff504 	addi	sp,sp,-44
    45b4:	dfc00a15 	stw	ra,40(sp)
    45b8:	df000915 	stw	fp,36(sp)
    45bc:	df000904 	addi	fp,sp,36
    45c0:	e13ffb15 	stw	r4,-20(fp)
    45c4:	e17ffc15 	stw	r5,-16(fp)
    45c8:	e1bffd15 	stw	r6,-12(fp)
    45cc:	e1fffe15 	stw	r7,-8(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    45d0:	00800044 	movi	r2,1
    45d4:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    45d8:	e0bffb17 	ldw	r2,-20(fp)
    45dc:	e0bffa15 	stw	r2,-24(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    45e0:	e03ff715 	stw	zero,-36(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    45e4:	e0bffa17 	ldw	r2,-24(fp)
    45e8:	10801317 	ldw	r2,76(r2)
    45ec:	e0bff915 	stw	r2,-28(fp)

			pxTCB->eNotifyState = eNotified;
    45f0:	e0fffa17 	ldw	r3,-24(fp)
    45f4:	00800084 	movi	r2,2
    45f8:	18801315 	stw	r2,76(r3)

			switch( eAction )
    45fc:	e0bffd17 	ldw	r2,-12(fp)
    4600:	e0bfff15 	stw	r2,-4(fp)
    4604:	e0ffff17 	ldw	r3,-4(fp)
    4608:	188000a0 	cmpeqi	r2,r3,2
    460c:	1000151e 	bne	r2,zero,4664 <xTaskNotifyFromISR+0xb4>
    4610:	e0ffff17 	ldw	r3,-4(fp)
    4614:	188000e8 	cmpgeui	r2,r3,3
    4618:	1000041e 	bne	r2,zero,462c <xTaskNotifyFromISR+0x7c>
    461c:	e0ffff17 	ldw	r3,-4(fp)
    4620:	18800060 	cmpeqi	r2,r3,1
    4624:	1000081e 	bne	r2,zero,4648 <xTaskNotifyFromISR+0x98>
    4628:	00002006 	br	46ac <xTaskNotifyFromISR+0xfc>
    462c:	e0ffff17 	ldw	r3,-4(fp)
    4630:	188000e0 	cmpeqi	r2,r3,3
    4634:	1000111e 	bne	r2,zero,467c <xTaskNotifyFromISR+0xcc>
    4638:	e0ffff17 	ldw	r3,-4(fp)
    463c:	18800120 	cmpeqi	r2,r3,4
    4640:	1000121e 	bne	r2,zero,468c <xTaskNotifyFromISR+0xdc>
    4644:	00001906 	br	46ac <xTaskNotifyFromISR+0xfc>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4648:	e0bffa17 	ldw	r2,-24(fp)
    464c:	10c01217 	ldw	r3,72(r2)
    4650:	e0bffc17 	ldw	r2,-16(fp)
    4654:	1886b03a 	or	r3,r3,r2
    4658:	e0bffa17 	ldw	r2,-24(fp)
    465c:	10c01215 	stw	r3,72(r2)
					break;
    4660:	00001206 	br	46ac <xTaskNotifyFromISR+0xfc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    4664:	e0bffa17 	ldw	r2,-24(fp)
    4668:	10801217 	ldw	r2,72(r2)
    466c:	10c00044 	addi	r3,r2,1
    4670:	e0bffa17 	ldw	r2,-24(fp)
    4674:	10c01215 	stw	r3,72(r2)
					break;
    4678:	00000c06 	br	46ac <xTaskNotifyFromISR+0xfc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    467c:	e0fffa17 	ldw	r3,-24(fp)
    4680:	e0bffc17 	ldw	r2,-16(fp)
    4684:	18801215 	stw	r2,72(r3)
					break;
    4688:	00000806 	br	46ac <xTaskNotifyFromISR+0xfc>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    468c:	e0bff917 	ldw	r2,-28(fp)
    4690:	108000a0 	cmpeqi	r2,r2,2
    4694:	1000041e 	bne	r2,zero,46a8 <xTaskNotifyFromISR+0xf8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4698:	e0fffa17 	ldw	r3,-24(fp)
    469c:	e0bffc17 	ldw	r2,-16(fp)
    46a0:	18801215 	stw	r2,72(r3)
    46a4:	00000106 	br	46ac <xTaskNotifyFromISR+0xfc>
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    46a8:	e03ff815 	stw	zero,-32(fp)
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    46ac:	e0bff917 	ldw	r2,-28(fp)
    46b0:	10800058 	cmpnei	r2,r2,1
    46b4:	1000281e 	bne	r2,zero,4758 <xTaskNotifyFromISR+0x1a8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    46b8:	d0a02c17 	ldw	r2,-32592(gp)
    46bc:	1004c03a 	cmpne	r2,r2,zero
    46c0:	1000151e 	bne	r2,zero,4718 <xTaskNotifyFromISR+0x168>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    46c4:	e0bffa17 	ldw	r2,-24(fp)
    46c8:	11000104 	addi	r4,r2,4
    46cc:	00016c00 	call	16c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    46d0:	e0bffa17 	ldw	r2,-24(fp)
    46d4:	10c00b17 	ldw	r3,44(r2)
    46d8:	d0a02617 	ldw	r2,-32616(gp)
    46dc:	10c0032e 	bgeu	r2,r3,46ec <xTaskNotifyFromISR+0x13c>
    46e0:	e0bffa17 	ldw	r2,-24(fp)
    46e4:	10800b17 	ldw	r2,44(r2)
    46e8:	d0a02615 	stw	r2,-32616(gp)
    46ec:	e0bffa17 	ldw	r2,-24(fp)
    46f0:	10800b17 	ldw	r2,44(r2)
    46f4:	10800524 	muli	r2,r2,20
    46f8:	1007883a 	mov	r3,r2
    46fc:	00820234 	movhi	r2,2056
    4700:	10bd2d04 	addi	r2,r2,-2892
    4704:	1889883a 	add	r4,r3,r2
    4708:	e0bffa17 	ldw	r2,-24(fp)
    470c:	11400104 	addi	r5,r2,4
    4710:	00015640 	call	1564 <vListInsertEnd>
    4714:	00000506 	br	472c <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4718:	e0bffa17 	ldw	r2,-24(fp)
    471c:	11400604 	addi	r5,r2,24
    4720:	01020234 	movhi	r4,2056
    4724:	213d7304 	addi	r4,r4,-2612
    4728:	00015640 	call	1564 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    472c:	e0bffa17 	ldw	r2,-24(fp)
    4730:	10c00b17 	ldw	r3,44(r2)
    4734:	d0a02217 	ldw	r2,-32632(gp)
    4738:	10800b17 	ldw	r2,44(r2)
    473c:	10c0062e 	bgeu	r2,r3,4758 <xTaskNotifyFromISR+0x1a8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    4740:	e0bffe17 	ldw	r2,-8(fp)
    4744:	1005003a 	cmpeq	r2,r2,zero
    4748:	1000031e 	bne	r2,zero,4758 <xTaskNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    474c:	e0fffe17 	ldw	r3,-8(fp)
    4750:	00800044 	movi	r2,1
    4754:	18800015 	stw	r2,0(r3)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    4758:	e0bff817 	ldw	r2,-32(fp)
	}
    475c:	e037883a 	mov	sp,fp
    4760:	dfc00117 	ldw	ra,4(sp)
    4764:	df000017 	ldw	fp,0(sp)
    4768:	dec00204 	addi	sp,sp,8
    476c:	f800283a 	ret

00004770 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4770:	defff904 	addi	sp,sp,-28
    4774:	dfc00615 	stw	ra,24(sp)
    4778:	df000515 	stw	fp,20(sp)
    477c:	df000504 	addi	fp,sp,20
    4780:	e13ffe15 	stw	r4,-8(fp)
    4784:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4788:	e0bffe17 	ldw	r2,-8(fp)
    478c:	e0bffd15 	stw	r2,-12(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4790:	e03ffb15 	stw	zero,-20(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4794:	e0bffd17 	ldw	r2,-12(fp)
    4798:	10801317 	ldw	r2,76(r2)
    479c:	e0bffc15 	stw	r2,-16(fp)
			pxTCB->eNotifyState = eNotified;
    47a0:	e0fffd17 	ldw	r3,-12(fp)
    47a4:	00800084 	movi	r2,2
    47a8:	18801315 	stw	r2,76(r3)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    47ac:	e0bffd17 	ldw	r2,-12(fp)
    47b0:	10801217 	ldw	r2,72(r2)
    47b4:	10c00044 	addi	r3,r2,1
    47b8:	e0bffd17 	ldw	r2,-12(fp)
    47bc:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    47c0:	e0bffc17 	ldw	r2,-16(fp)
    47c4:	10800058 	cmpnei	r2,r2,1
    47c8:	1000281e 	bne	r2,zero,486c <vTaskNotifyGiveFromISR+0xfc>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    47cc:	d0a02c17 	ldw	r2,-32592(gp)
    47d0:	1004c03a 	cmpne	r2,r2,zero
    47d4:	1000151e 	bne	r2,zero,482c <vTaskNotifyGiveFromISR+0xbc>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    47d8:	e0bffd17 	ldw	r2,-12(fp)
    47dc:	11000104 	addi	r4,r2,4
    47e0:	00016c00 	call	16c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    47e4:	e0bffd17 	ldw	r2,-12(fp)
    47e8:	10c00b17 	ldw	r3,44(r2)
    47ec:	d0a02617 	ldw	r2,-32616(gp)
    47f0:	10c0032e 	bgeu	r2,r3,4800 <vTaskNotifyGiveFromISR+0x90>
    47f4:	e0bffd17 	ldw	r2,-12(fp)
    47f8:	10800b17 	ldw	r2,44(r2)
    47fc:	d0a02615 	stw	r2,-32616(gp)
    4800:	e0bffd17 	ldw	r2,-12(fp)
    4804:	10800b17 	ldw	r2,44(r2)
    4808:	10800524 	muli	r2,r2,20
    480c:	1007883a 	mov	r3,r2
    4810:	00820234 	movhi	r2,2056
    4814:	10bd2d04 	addi	r2,r2,-2892
    4818:	1889883a 	add	r4,r3,r2
    481c:	e0bffd17 	ldw	r2,-12(fp)
    4820:	11400104 	addi	r5,r2,4
    4824:	00015640 	call	1564 <vListInsertEnd>
    4828:	00000506 	br	4840 <vTaskNotifyGiveFromISR+0xd0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    482c:	e0bffd17 	ldw	r2,-12(fp)
    4830:	11400604 	addi	r5,r2,24
    4834:	01020234 	movhi	r4,2056
    4838:	213d7304 	addi	r4,r4,-2612
    483c:	00015640 	call	1564 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4840:	e0bffd17 	ldw	r2,-12(fp)
    4844:	10c00b17 	ldw	r3,44(r2)
    4848:	d0a02217 	ldw	r2,-32632(gp)
    484c:	10800b17 	ldw	r2,44(r2)
    4850:	10c0062e 	bgeu	r2,r3,486c <vTaskNotifyGiveFromISR+0xfc>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    4854:	e0bfff17 	ldw	r2,-4(fp)
    4858:	1005003a 	cmpeq	r2,r2,zero
    485c:	1000031e 	bne	r2,zero,486c <vTaskNotifyGiveFromISR+0xfc>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    4860:	e0ffff17 	ldw	r3,-4(fp)
    4864:	00800044 	movi	r2,1
    4868:	18800015 	stw	r2,0(r3)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    486c:	e037883a 	mov	sp,fp
    4870:	dfc00117 	ldw	ra,4(sp)
    4874:	df000017 	ldw	fp,0(sp)
    4878:	dec00204 	addi	sp,sp,8
    487c:	f800283a 	ret

00004880 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4880:	defff904 	addi	sp,sp,-28
    4884:	dfc00615 	stw	ra,24(sp)
    4888:	df000515 	stw	fp,20(sp)
    488c:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4890:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    4894:	00050380 	call	5038 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4898:	d0a02f17 	ldw	r2,-32580(gp)
    489c:	1005003a 	cmpeq	r2,r2,zero
    48a0:	10000d1e 	bne	r2,zero,48d8 <xTimerCreateTimerTask+0x58>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    48a4:	008000c4 	movi	r2,3
    48a8:	d8800015 	stw	r2,0(sp)
    48ac:	d8000115 	stw	zero,4(sp)
    48b0:	d8000215 	stw	zero,8(sp)
    48b4:	d8000315 	stw	zero,12(sp)
    48b8:	01000034 	movhi	r4,0
    48bc:	2112d104 	addi	r4,r4,19268
    48c0:	01420034 	movhi	r5,2048
    48c4:	29401404 	addi	r5,r5,80
    48c8:	01820004 	movi	r6,2048
    48cc:	000f883a 	mov	r7,zero
    48d0:	0002bec0 	call	2bec <xTaskGenericCreate>
    48d4:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    48d8:	e0bfff17 	ldw	r2,-4(fp)
}
    48dc:	e037883a 	mov	sp,fp
    48e0:	dfc00117 	ldw	ra,4(sp)
    48e4:	df000017 	ldw	fp,0(sp)
    48e8:	dec00204 	addi	sp,sp,8
    48ec:	f800283a 	ret

000048f0 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    48f0:	defff904 	addi	sp,sp,-28
    48f4:	dfc00615 	stw	ra,24(sp)
    48f8:	df000515 	stw	fp,20(sp)
    48fc:	df000504 	addi	fp,sp,20
    4900:	e13ffc15 	stw	r4,-16(fp)
    4904:	e17ffd15 	stw	r5,-12(fp)
    4908:	e1bffe15 	stw	r6,-8(fp)
    490c:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4910:	e0bffd17 	ldw	r2,-12(fp)
    4914:	1004c03a 	cmpne	r2,r2,zero
    4918:	1000021e 	bne	r2,zero,4924 <xTimerCreate+0x34>
	{
		pxNewTimer = NULL;
    491c:	e03ffb15 	stw	zero,-20(fp)
    4920:	00001906 	br	4988 <xTimerCreate+0x98>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4924:	01000a04 	movi	r4,40
    4928:	00010840 	call	1084 <pvPortMalloc>
    492c:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    4930:	e0bffb17 	ldw	r2,-20(fp)
    4934:	1005003a 	cmpeq	r2,r2,zero
    4938:	1000131e 	bne	r2,zero,4988 <xTimerCreate+0x98>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    493c:	00050380 	call	5038 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    4940:	e0fffb17 	ldw	r3,-20(fp)
    4944:	e0bffc17 	ldw	r2,-16(fp)
    4948:	18800015 	stw	r2,0(r3)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    494c:	e0fffb17 	ldw	r3,-20(fp)
    4950:	e0bffd17 	ldw	r2,-12(fp)
    4954:	18800615 	stw	r2,24(r3)
			pxNewTimer->uxAutoReload = uxAutoReload;
    4958:	e0fffb17 	ldw	r3,-20(fp)
    495c:	e0bffe17 	ldw	r2,-8(fp)
    4960:	18800715 	stw	r2,28(r3)
			pxNewTimer->pvTimerID = pvTimerID;
    4964:	e0fffb17 	ldw	r3,-20(fp)
    4968:	e0bfff17 	ldw	r2,-4(fp)
    496c:	18800815 	stw	r2,32(r3)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    4970:	e0fffb17 	ldw	r3,-20(fp)
    4974:	e0800217 	ldw	r2,8(fp)
    4978:	18800915 	stw	r2,36(r3)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    497c:	e0bffb17 	ldw	r2,-20(fp)
    4980:	11000104 	addi	r4,r2,4
    4984:	000153c0 	call	153c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4988:	e0bffb17 	ldw	r2,-20(fp)
}
    498c:	e037883a 	mov	sp,fp
    4990:	dfc00117 	ldw	ra,4(sp)
    4994:	df000017 	ldw	fp,0(sp)
    4998:	dec00204 	addi	sp,sp,8
    499c:	f800283a 	ret

000049a0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    49a0:	defff604 	addi	sp,sp,-40
    49a4:	dfc00915 	stw	ra,36(sp)
    49a8:	df000815 	stw	fp,32(sp)
    49ac:	df000804 	addi	fp,sp,32
    49b0:	e13ffc15 	stw	r4,-16(fp)
    49b4:	e17ffd15 	stw	r5,-12(fp)
    49b8:	e1bffe15 	stw	r6,-8(fp)
    49bc:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    49c0:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    49c4:	d0a02f17 	ldw	r2,-32580(gp)
    49c8:	1005003a 	cmpeq	r2,r2,zero
    49cc:	1000201e 	bne	r2,zero,4a50 <xTimerGenericCommand+0xb0>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    49d0:	e0bffd17 	ldw	r2,-12(fp)
    49d4:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    49d8:	e0bffe17 	ldw	r2,-8(fp)
    49dc:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    49e0:	e0bffc17 	ldw	r2,-16(fp)
    49e4:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    49e8:	e0bffd17 	ldw	r2,-12(fp)
    49ec:	10800188 	cmpgei	r2,r2,6
    49f0:	1000111e 	bne	r2,zero,4a38 <xTimerGenericCommand+0x98>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    49f4:	0003e880 	call	3e88 <xTaskGetSchedulerState>
    49f8:	10800098 	cmpnei	r2,r2,2
    49fc:	1000071e 	bne	r2,zero,4a1c <xTimerGenericCommand+0x7c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    4a00:	d1202f17 	ldw	r4,-32580(gp)
    4a04:	e17ff904 	addi	r5,fp,-28
    4a08:	e1800217 	ldw	r6,8(fp)
    4a0c:	000f883a 	mov	r7,zero
    4a10:	0001f040 	call	1f04 <xQueueGenericSend>
    4a14:	e0bff815 	stw	r2,-32(fp)
    4a18:	00000d06 	br	4a50 <xTimerGenericCommand+0xb0>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4a1c:	d1202f17 	ldw	r4,-32580(gp)
    4a20:	e17ff904 	addi	r5,fp,-28
    4a24:	000d883a 	mov	r6,zero
    4a28:	000f883a 	mov	r7,zero
    4a2c:	0001f040 	call	1f04 <xQueueGenericSend>
    4a30:	e0bff815 	stw	r2,-32(fp)
    4a34:	00000606 	br	4a50 <xTimerGenericCommand+0xb0>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4a38:	d1202f17 	ldw	r4,-32580(gp)
    4a3c:	e17ff904 	addi	r5,fp,-28
    4a40:	e1bfff17 	ldw	r6,-4(fp)
    4a44:	000f883a 	mov	r7,zero
    4a48:	00020b40 	call	20b4 <xQueueGenericSendFromISR>
    4a4c:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    4a50:	e0bff817 	ldw	r2,-32(fp)
}
    4a54:	e037883a 	mov	sp,fp
    4a58:	dfc00117 	ldw	ra,4(sp)
    4a5c:	df000017 	ldw	fp,0(sp)
    4a60:	dec00204 	addi	sp,sp,8
    4a64:	f800283a 	ret

00004a68 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4a68:	defffd04 	addi	sp,sp,-12
    4a6c:	df000215 	stw	fp,8(sp)
    4a70:	df000204 	addi	fp,sp,8
    4a74:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a78:	e0bfff17 	ldw	r2,-4(fp)
    4a7c:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a80:	e0bffe17 	ldw	r2,-8(fp)
    4a84:	10800017 	ldw	r2,0(r2)
}
    4a88:	e037883a 	mov	sp,fp
    4a8c:	df000017 	ldw	fp,0(sp)
    4a90:	dec00104 	addi	sp,sp,4
    4a94:	f800283a 	ret

00004a98 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a98:	defff904 	addi	sp,sp,-28
    4a9c:	dfc00615 	stw	ra,24(sp)
    4aa0:	df000515 	stw	fp,20(sp)
    4aa4:	df000504 	addi	fp,sp,20
    4aa8:	e13ffe15 	stw	r4,-8(fp)
    4aac:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4ab0:	d0a03117 	ldw	r2,-32572(gp)
    4ab4:	10800317 	ldw	r2,12(r2)
    4ab8:	10800317 	ldw	r2,12(r2)
    4abc:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4ac0:	e0bffc17 	ldw	r2,-16(fp)
    4ac4:	11000104 	addi	r4,r2,4
    4ac8:	00016c00 	call	16c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4acc:	e0bffc17 	ldw	r2,-16(fp)
    4ad0:	10800717 	ldw	r2,28(r2)
    4ad4:	10800058 	cmpnei	r2,r2,1
    4ad8:	1000111e 	bne	r2,zero,4b20 <prvProcessExpiredTimer+0x88>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4adc:	e0bffc17 	ldw	r2,-16(fp)
    4ae0:	10c00617 	ldw	r3,24(r2)
    4ae4:	e0bffe17 	ldw	r2,-8(fp)
    4ae8:	188b883a 	add	r5,r3,r2
    4aec:	e13ffc17 	ldw	r4,-16(fp)
    4af0:	e1bfff17 	ldw	r6,-4(fp)
    4af4:	e1fffe17 	ldw	r7,-8(fp)
    4af8:	0004cdc0 	call	4cdc <prvInsertTimerInActiveList>
    4afc:	10800058 	cmpnei	r2,r2,1
    4b00:	1000071e 	bne	r2,zero,4b20 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4b04:	d8000015 	stw	zero,0(sp)
    4b08:	e13ffc17 	ldw	r4,-16(fp)
    4b0c:	000b883a 	mov	r5,zero
    4b10:	e1bffe17 	ldw	r6,-8(fp)
    4b14:	000f883a 	mov	r7,zero
    4b18:	00049a00 	call	49a0 <xTimerGenericCommand>
    4b1c:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4b20:	e0bffc17 	ldw	r2,-16(fp)
    4b24:	10800917 	ldw	r2,36(r2)
    4b28:	e13ffc17 	ldw	r4,-16(fp)
    4b2c:	103ee83a 	callr	r2
}
    4b30:	e037883a 	mov	sp,fp
    4b34:	dfc00117 	ldw	ra,4(sp)
    4b38:	df000017 	ldw	fp,0(sp)
    4b3c:	dec00204 	addi	sp,sp,8
    4b40:	f800283a 	ret

00004b44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4b44:	defffb04 	addi	sp,sp,-20
    4b48:	dfc00415 	stw	ra,16(sp)
    4b4c:	df000315 	stw	fp,12(sp)
    4b50:	df000304 	addi	fp,sp,12
    4b54:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4b58:	e13ffe04 	addi	r4,fp,-8
    4b5c:	0004c180 	call	4c18 <prvGetNextExpireTime>
    4b60:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b64:	e17ffe17 	ldw	r5,-8(fp)
    4b68:	e13ffd17 	ldw	r4,-12(fp)
    4b6c:	0004b780 	call	4b78 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b70:	0004da80 	call	4da8 <prvProcessReceivedCommands>
	}
    4b74:	003ff806 	br	4b58 <prvTimerTask+0x14>

00004b78 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b78:	defffa04 	addi	sp,sp,-24
    4b7c:	dfc00515 	stw	ra,20(sp)
    4b80:	df000415 	stw	fp,16(sp)
    4b84:	df000404 	addi	fp,sp,16
    4b88:	e13ffe15 	stw	r4,-8(fp)
    4b8c:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b90:	0002fe40 	call	2fe4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b94:	e13ffd04 	addi	r4,fp,-12
    4b98:	0004c780 	call	4c78 <prvSampleTimeNow>
    4b9c:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4ba0:	e0bffd17 	ldw	r2,-12(fp)
    4ba4:	1004c03a 	cmpne	r2,r2,zero
    4ba8:	1000151e 	bne	r2,zero,4c00 <prvProcessTimerOrBlockTask+0x88>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4bac:	e0bfff17 	ldw	r2,-4(fp)
    4bb0:	1004c03a 	cmpne	r2,r2,zero
    4bb4:	1000081e 	bne	r2,zero,4bd8 <prvProcessTimerOrBlockTask+0x60>
    4bb8:	e0fffe17 	ldw	r3,-8(fp)
    4bbc:	e0bffc17 	ldw	r2,-16(fp)
    4bc0:	10c00536 	bltu	r2,r3,4bd8 <prvProcessTimerOrBlockTask+0x60>
			{
				( void ) xTaskResumeAll();
    4bc4:	000300c0 	call	300c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4bc8:	e13ffe17 	ldw	r4,-8(fp)
    4bcc:	e17ffc17 	ldw	r5,-16(fp)
    4bd0:	0004a980 	call	4a98 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4bd4:	00000b06 	br	4c04 <prvProcessTimerOrBlockTask+0x8c>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4bd8:	d1202f17 	ldw	r4,-32580(gp)
    4bdc:	e0fffe17 	ldw	r3,-8(fp)
    4be0:	e0bffc17 	ldw	r2,-16(fp)
    4be4:	188bc83a 	sub	r5,r3,r2
    4be8:	0002b580 	call	2b58 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4bec:	000300c0 	call	300c <xTaskResumeAll>
    4bf0:	1004c03a 	cmpne	r2,r2,zero
    4bf4:	1000031e 	bne	r2,zero,4c04 <prvProcessTimerOrBlockTask+0x8c>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4bf8:	003b683a 	trap	0
    4bfc:	00000106 	br	4c04 <prvProcessTimerOrBlockTask+0x8c>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4c00:	000300c0 	call	300c <xTaskResumeAll>
		}
	}
}
    4c04:	e037883a 	mov	sp,fp
    4c08:	dfc00117 	ldw	ra,4(sp)
    4c0c:	df000017 	ldw	fp,0(sp)
    4c10:	dec00204 	addi	sp,sp,8
    4c14:	f800283a 	ret

00004c18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4c18:	defffd04 	addi	sp,sp,-12
    4c1c:	df000215 	stw	fp,8(sp)
    4c20:	df000204 	addi	fp,sp,8
    4c24:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4c28:	d0a03117 	ldw	r2,-32572(gp)
    4c2c:	10800017 	ldw	r2,0(r2)
    4c30:	1007003a 	cmpeq	r3,r2,zero
    4c34:	e0bfff17 	ldw	r2,-4(fp)
    4c38:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4c3c:	e0bfff17 	ldw	r2,-4(fp)
    4c40:	10800017 	ldw	r2,0(r2)
    4c44:	1004c03a 	cmpne	r2,r2,zero
    4c48:	1000051e 	bne	r2,zero,4c60 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4c4c:	d0a03117 	ldw	r2,-32572(gp)
    4c50:	10800317 	ldw	r2,12(r2)
    4c54:	10800017 	ldw	r2,0(r2)
    4c58:	e0bffe15 	stw	r2,-8(fp)
    4c5c:	00000106 	br	4c64 <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c60:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
}
    4c68:	e037883a 	mov	sp,fp
    4c6c:	df000017 	ldw	fp,0(sp)
    4c70:	dec00104 	addi	sp,sp,4
    4c74:	f800283a 	ret

00004c78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c78:	defffc04 	addi	sp,sp,-16
    4c7c:	dfc00315 	stw	ra,12(sp)
    4c80:	df000215 	stw	fp,8(sp)
    4c84:	df000204 	addi	fp,sp,8
    4c88:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c8c:	000315c0 	call	315c <xTaskGetTickCount>
    4c90:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c94:	d0e03017 	ldw	r3,-32576(gp)
    4c98:	e0bffe17 	ldw	r2,-8(fp)
    4c9c:	10c0052e 	bgeu	r2,r3,4cb4 <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4ca0:	0004f340 	call	4f34 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4ca4:	e0ffff17 	ldw	r3,-4(fp)
    4ca8:	00800044 	movi	r2,1
    4cac:	18800015 	stw	r2,0(r3)
    4cb0:	00000206 	br	4cbc <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4cb4:	e0bfff17 	ldw	r2,-4(fp)
    4cb8:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4cbc:	e0bffe17 	ldw	r2,-8(fp)
    4cc0:	d0a03015 	stw	r2,-32576(gp)

	return xTimeNow;
    4cc4:	e0bffe17 	ldw	r2,-8(fp)
}
    4cc8:	e037883a 	mov	sp,fp
    4ccc:	dfc00117 	ldw	ra,4(sp)
    4cd0:	df000017 	ldw	fp,0(sp)
    4cd4:	dec00204 	addi	sp,sp,8
    4cd8:	f800283a 	ret

00004cdc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4cdc:	defff904 	addi	sp,sp,-28
    4ce0:	dfc00615 	stw	ra,24(sp)
    4ce4:	df000515 	stw	fp,20(sp)
    4ce8:	df000504 	addi	fp,sp,20
    4cec:	e13ffc15 	stw	r4,-16(fp)
    4cf0:	e17ffd15 	stw	r5,-12(fp)
    4cf4:	e1bffe15 	stw	r6,-8(fp)
    4cf8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4cfc:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4d00:	e0fffc17 	ldw	r3,-16(fp)
    4d04:	e0bffd17 	ldw	r2,-12(fp)
    4d08:	18800115 	stw	r2,4(r3)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4d0c:	e0fffc17 	ldw	r3,-16(fp)
    4d10:	e0bffc17 	ldw	r2,-16(fp)
    4d14:	18800415 	stw	r2,16(r3)

	if( xNextExpiryTime <= xTimeNow )
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bffe17 	ldw	r2,-8(fp)
    4d20:	10c00e36 	bltu	r2,r3,4d5c <prvInsertTimerInActiveList+0x80>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4d24:	e0fffe17 	ldw	r3,-8(fp)
    4d28:	e0bfff17 	ldw	r2,-4(fp)
    4d2c:	1887c83a 	sub	r3,r3,r2
    4d30:	e0bffc17 	ldw	r2,-16(fp)
    4d34:	10800617 	ldw	r2,24(r2)
    4d38:	18800336 	bltu	r3,r2,4d48 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4d3c:	00800044 	movi	r2,1
    4d40:	e0bffb15 	stw	r2,-20(fp)
    4d44:	00001206 	br	4d90 <prvInsertTimerInActiveList+0xb4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4d48:	d1203217 	ldw	r4,-32568(gp)
    4d4c:	e0bffc17 	ldw	r2,-16(fp)
    4d50:	11400104 	addi	r5,r2,4
    4d54:	00015ec0 	call	15ec <vListInsert>
    4d58:	00000d06 	br	4d90 <prvInsertTimerInActiveList+0xb4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d5c:	e0fffe17 	ldw	r3,-8(fp)
    4d60:	e0bfff17 	ldw	r2,-4(fp)
    4d64:	1880062e 	bgeu	r3,r2,4d80 <prvInsertTimerInActiveList+0xa4>
    4d68:	e0fffd17 	ldw	r3,-12(fp)
    4d6c:	e0bfff17 	ldw	r2,-4(fp)
    4d70:	18800336 	bltu	r3,r2,4d80 <prvInsertTimerInActiveList+0xa4>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d74:	00800044 	movi	r2,1
    4d78:	e0bffb15 	stw	r2,-20(fp)
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d7c:	00000406 	br	4d90 <prvInsertTimerInActiveList+0xb4>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d80:	d1203117 	ldw	r4,-32572(gp)
    4d84:	e0bffc17 	ldw	r2,-16(fp)
    4d88:	11400104 	addi	r5,r2,4
    4d8c:	00015ec0 	call	15ec <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d90:	e0bffb17 	ldw	r2,-20(fp)
}
    4d94:	e037883a 	mov	sp,fp
    4d98:	dfc00117 	ldw	ra,4(sp)
    4d9c:	df000017 	ldw	fp,0(sp)
    4da0:	dec00204 	addi	sp,sp,8
    4da4:	f800283a 	ret

00004da8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4da8:	defff504 	addi	sp,sp,-44
    4dac:	dfc00a15 	stw	ra,40(sp)
    4db0:	df000915 	stw	fp,36(sp)
    4db4:	df000904 	addi	fp,sp,36
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4db8:	00005206 	br	4f04 <prvProcessReceivedCommands+0x15c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4dbc:	e0bffb17 	ldw	r2,-20(fp)
    4dc0:	1004803a 	cmplt	r2,r2,zero
    4dc4:	10004f1e 	bne	r2,zero,4f04 <prvProcessReceivedCommands+0x15c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4dc8:	e0bffd17 	ldw	r2,-12(fp)
    4dcc:	e0bffa15 	stw	r2,-24(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4dd0:	e0bffa17 	ldw	r2,-24(fp)
    4dd4:	10800517 	ldw	r2,20(r2)
    4dd8:	1005003a 	cmpeq	r2,r2,zero
    4ddc:	1000031e 	bne	r2,zero,4dec <prvProcessReceivedCommands+0x44>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4de0:	e0bffa17 	ldw	r2,-24(fp)
    4de4:	11000104 	addi	r4,r2,4
    4de8:	00016c00 	call	16c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4dec:	e13ffe04 	addi	r4,fp,-8
    4df0:	0004c780 	call	4c78 <prvSampleTimeNow>
    4df4:	e0bff815 	stw	r2,-32(fp)

			switch( xMessage.xMessageID )
    4df8:	e0bffb17 	ldw	r2,-20(fp)
    4dfc:	e0bfff15 	stw	r2,-4(fp)
    4e00:	e0ffff17 	ldw	r3,-4(fp)
    4e04:	188002a8 	cmpgeui	r2,r3,10
    4e08:	10003e1e 	bne	r2,zero,4f04 <prvProcessReceivedCommands+0x15c>
    4e0c:	e13fff17 	ldw	r4,-4(fp)
    4e10:	e13fff17 	ldw	r4,-4(fp)
    4e14:	2105883a 	add	r2,r4,r4
    4e18:	1087883a 	add	r3,r2,r2
    4e1c:	00800034 	movhi	r2,0
    4e20:	10938c04 	addi	r2,r2,20016
    4e24:	1885883a 	add	r2,r3,r2
    4e28:	10800017 	ldw	r2,0(r2)
    4e2c:	1000683a 	jmp	r2
    4e30:	00004e58 	cmpnei	zero,zero,313
    4e34:	00004e58 	cmpnei	zero,zero,313
    4e38:	00004e58 	cmpnei	zero,zero,313
    4e3c:	00004f04 	movi	zero,316
    4e40:	00004ecc 	andi	zero,zero,315
    4e44:	00004efc 	xorhi	zero,zero,315
    4e48:	00004e58 	cmpnei	zero,zero,313
    4e4c:	00004e58 	cmpnei	zero,zero,313
    4e50:	00004f04 	movi	zero,316
    4e54:	00004ecc 	andi	zero,zero,315
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4e58:	e0fffc17 	ldw	r3,-16(fp)
    4e5c:	e0bffa17 	ldw	r2,-24(fp)
    4e60:	10800617 	ldw	r2,24(r2)
    4e64:	188b883a 	add	r5,r3,r2
    4e68:	e1fffc17 	ldw	r7,-16(fp)
    4e6c:	e13ffa17 	ldw	r4,-24(fp)
    4e70:	e1bff817 	ldw	r6,-32(fp)
    4e74:	0004cdc0 	call	4cdc <prvInsertTimerInActiveList>
    4e78:	10800058 	cmpnei	r2,r2,1
    4e7c:	1000211e 	bne	r2,zero,4f04 <prvProcessReceivedCommands+0x15c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e80:	e0bffa17 	ldw	r2,-24(fp)
    4e84:	10800917 	ldw	r2,36(r2)
    4e88:	e13ffa17 	ldw	r4,-24(fp)
    4e8c:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	10800717 	ldw	r2,28(r2)
    4e98:	10800058 	cmpnei	r2,r2,1
    4e9c:	1000191e 	bne	r2,zero,4f04 <prvProcessReceivedCommands+0x15c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4ea0:	e0fffc17 	ldw	r3,-16(fp)
    4ea4:	e0bffa17 	ldw	r2,-24(fp)
    4ea8:	10800617 	ldw	r2,24(r2)
    4eac:	188d883a 	add	r6,r3,r2
    4eb0:	d8000015 	stw	zero,0(sp)
    4eb4:	e13ffa17 	ldw	r4,-24(fp)
    4eb8:	000b883a 	mov	r5,zero
    4ebc:	000f883a 	mov	r7,zero
    4ec0:	00049a00 	call	49a0 <xTimerGenericCommand>
    4ec4:	e0bff915 	stw	r2,-28(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4ec8:	00000e06 	br	4f04 <prvProcessReceivedCommands+0x15c>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4ecc:	e0fffc17 	ldw	r3,-16(fp)
    4ed0:	e0bffa17 	ldw	r2,-24(fp)
    4ed4:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4ed8:	e0bffa17 	ldw	r2,-24(fp)
    4edc:	10c00617 	ldw	r3,24(r2)
    4ee0:	e0bff817 	ldw	r2,-32(fp)
    4ee4:	188b883a 	add	r5,r3,r2
    4ee8:	e13ffa17 	ldw	r4,-24(fp)
    4eec:	e1bff817 	ldw	r6,-32(fp)
    4ef0:	e1fff817 	ldw	r7,-32(fp)
    4ef4:	0004cdc0 	call	4cdc <prvInsertTimerInActiveList>
					break;
    4ef8:	00000206 	br	4f04 <prvProcessReceivedCommands+0x15c>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4efc:	e13ffa17 	ldw	r4,-24(fp)
    4f00:	00012180 	call	1218 <vPortFree>
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4f04:	d1202f17 	ldw	r4,-32580(gp)
    4f08:	e17ffb04 	addi	r5,fp,-20
    4f0c:	000d883a 	mov	r6,zero
    4f10:	000f883a 	mov	r7,zero
    4f14:	00022740 	call	2274 <xQueueGenericReceive>
    4f18:	1004c03a 	cmpne	r2,r2,zero
    4f1c:	103fa71e 	bne	r2,zero,4dbc <prvProcessReceivedCommands+0x14>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4f20:	e037883a 	mov	sp,fp
    4f24:	dfc00117 	ldw	ra,4(sp)
    4f28:	df000017 	ldw	fp,0(sp)
    4f2c:	dec00204 	addi	sp,sp,8
    4f30:	f800283a 	ret

00004f34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4f34:	defff804 	addi	sp,sp,-32
    4f38:	dfc00715 	stw	ra,28(sp)
    4f3c:	df000615 	stw	fp,24(sp)
    4f40:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f44:	00002d06 	br	4ffc <prvSwitchTimerLists+0xc8>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f48:	d0a03117 	ldw	r2,-32572(gp)
    4f4c:	10800317 	ldw	r2,12(r2)
    4f50:	10800017 	ldw	r2,0(r2)
    4f54:	e0bfff15 	stw	r2,-4(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f58:	d0a03117 	ldw	r2,-32572(gp)
    4f5c:	10800317 	ldw	r2,12(r2)
    4f60:	10800317 	ldw	r2,12(r2)
    4f64:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f68:	e0bffc17 	ldw	r2,-16(fp)
    4f6c:	11000104 	addi	r4,r2,4
    4f70:	00016c00 	call	16c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f74:	e0bffc17 	ldw	r2,-16(fp)
    4f78:	10800917 	ldw	r2,36(r2)
    4f7c:	e13ffc17 	ldw	r4,-16(fp)
    4f80:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f84:	e0bffc17 	ldw	r2,-16(fp)
    4f88:	10800717 	ldw	r2,28(r2)
    4f8c:	10800058 	cmpnei	r2,r2,1
    4f90:	10001a1e 	bne	r2,zero,4ffc <prvSwitchTimerLists+0xc8>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f94:	e0bffc17 	ldw	r2,-16(fp)
    4f98:	10c00617 	ldw	r3,24(r2)
    4f9c:	e0bfff17 	ldw	r2,-4(fp)
    4fa0:	1885883a 	add	r2,r3,r2
    4fa4:	e0bffe15 	stw	r2,-8(fp)
			if( xReloadTime > xNextExpireTime )
    4fa8:	e0fffe17 	ldw	r3,-8(fp)
    4fac:	e0bfff17 	ldw	r2,-4(fp)
    4fb0:	10c00b2e 	bgeu	r2,r3,4fe0 <prvSwitchTimerLists+0xac>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4fb4:	e0fffc17 	ldw	r3,-16(fp)
    4fb8:	e0bffe17 	ldw	r2,-8(fp)
    4fbc:	18800115 	stw	r2,4(r3)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4fc0:	e0fffc17 	ldw	r3,-16(fp)
    4fc4:	e0bffc17 	ldw	r2,-16(fp)
    4fc8:	18800415 	stw	r2,16(r3)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4fcc:	d1203117 	ldw	r4,-32572(gp)
    4fd0:	e0bffc17 	ldw	r2,-16(fp)
    4fd4:	11400104 	addi	r5,r2,4
    4fd8:	00015ec0 	call	15ec <vListInsert>
    4fdc:	00000706 	br	4ffc <prvSwitchTimerLists+0xc8>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fe0:	d8000015 	stw	zero,0(sp)
    4fe4:	e13ffc17 	ldw	r4,-16(fp)
    4fe8:	000b883a 	mov	r5,zero
    4fec:	e1bfff17 	ldw	r6,-4(fp)
    4ff0:	000f883a 	mov	r7,zero
    4ff4:	00049a00 	call	49a0 <xTimerGenericCommand>
    4ff8:	e0bffb15 	stw	r2,-20(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4ffc:	d0a03117 	ldw	r2,-32572(gp)
    5000:	10800017 	ldw	r2,0(r2)
    5004:	1004c03a 	cmpne	r2,r2,zero
    5008:	103fcf1e 	bne	r2,zero,4f48 <prvSwitchTimerLists+0x14>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    500c:	d0a03117 	ldw	r2,-32572(gp)
    5010:	e0bffd15 	stw	r2,-12(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    5014:	d0a03217 	ldw	r2,-32568(gp)
    5018:	d0a03115 	stw	r2,-32572(gp)
	pxOverflowTimerList = pxTemp;
    501c:	e0bffd17 	ldw	r2,-12(fp)
    5020:	d0a03215 	stw	r2,-32568(gp)
}
    5024:	e037883a 	mov	sp,fp
    5028:	dfc00117 	ldw	ra,4(sp)
    502c:	df000017 	ldw	fp,0(sp)
    5030:	dec00204 	addi	sp,sp,8
    5034:	f800283a 	ret

00005038 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5038:	defffe04 	addi	sp,sp,-8
    503c:	dfc00115 	stw	ra,4(sp)
    5040:	df000015 	stw	fp,0(sp)
    5044:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5048:	00041080 	call	4108 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    504c:	d0a02f17 	ldw	r2,-32580(gp)
    5050:	1004c03a 	cmpne	r2,r2,zero
    5054:	1000111e 	bne	r2,zero,509c <prvCheckForValidListAndQueue+0x64>
		{
			vListInitialise( &xActiveTimerList1 );
    5058:	01020234 	movhi	r4,2056
    505c:	213d7d04 	addi	r4,r4,-2572
    5060:	00014cc0 	call	14cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5064:	01020234 	movhi	r4,2056
    5068:	213d8204 	addi	r4,r4,-2552
    506c:	00014cc0 	call	14cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    5070:	00820234 	movhi	r2,2056
    5074:	10bd7d04 	addi	r2,r2,-2572
    5078:	d0a03115 	stw	r2,-32572(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    507c:	00820234 	movhi	r2,2056
    5080:	10bd8204 	addi	r2,r2,-2552
    5084:	d0a03215 	stw	r2,-32568(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5088:	01000284 	movi	r4,10
    508c:	01400304 	movi	r5,12
    5090:	000d883a 	mov	r6,zero
    5094:	0001bcc0 	call	1bcc <xQueueGenericCreate>
    5098:	d0a02f15 	stw	r2,-32580(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    509c:	000415c0 	call	415c <vTaskExitCritical>
}
    50a0:	e037883a 	mov	sp,fp
    50a4:	dfc00117 	ldw	ra,4(sp)
    50a8:	df000017 	ldw	fp,0(sp)
    50ac:	dec00204 	addi	sp,sp,8
    50b0:	f800283a 	ret

000050b4 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    50b4:	defffb04 	addi	sp,sp,-20
    50b8:	dfc00415 	stw	ra,16(sp)
    50bc:	df000315 	stw	fp,12(sp)
    50c0:	df000304 	addi	fp,sp,12
    50c4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    50c8:	e0bfff17 	ldw	r2,-4(fp)
    50cc:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50d0:	00041080 	call	4108 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50d4:	e0bffd17 	ldw	r2,-12(fp)
    50d8:	10800517 	ldw	r2,20(r2)
    50dc:	1004c03a 	cmpne	r2,r2,zero
    50e0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50e4:	000415c0 	call	415c <vTaskExitCritical>

	return xTimerIsInActiveList;
    50e8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50ec:	e037883a 	mov	sp,fp
    50f0:	dfc00117 	ldw	ra,4(sp)
    50f4:	df000017 	ldw	fp,0(sp)
    50f8:	dec00204 	addi	sp,sp,8
    50fc:	f800283a 	ret

00005100 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    5100:	defffd04 	addi	sp,sp,-12
    5104:	df000215 	stw	fp,8(sp)
    5108:	df000204 	addi	fp,sp,8
    510c:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    5110:	e0bfff17 	ldw	r2,-4(fp)
    5114:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    5118:	e0bffe17 	ldw	r2,-8(fp)
    511c:	10800817 	ldw	r2,32(r2)
}
    5120:	e037883a 	mov	sp,fp
    5124:	df000017 	ldw	fp,0(sp)
    5128:	dec00104 	addi	sp,sp,4
    512c:	f800283a 	ret

00005130 <Timer_Reset_Task>:
#define Timer_Reset_Task_P      (tskIDLE_PRIORITY+1)
TimerHandle_t timer;
TaskHandle_t Timer_Reset;


void Timer_Reset_Task(void *pvParameters ){ //reset timer if any of the push button is pressed
    5130:	defffb04 	addi	sp,sp,-20
    5134:	dfc00415 	stw	ra,16(sp)
    5138:	df000315 	stw	fp,12(sp)
    513c:	dc000215 	stw	r16,8(sp)
    5140:	df000204 	addi	fp,sp,8
    5144:	e13fff15 	stw	r4,-4(fp)
    5148:	00000006 	br	514c <Timer_Reset_Task+0x1c>
	while(1){
		if (IORD_ALTERA_AVALON_PIO_DATA(PUSH_BUTTON_BASE) != 0x7){
    514c:	00800134 	movhi	r2,4
    5150:	108c3004 	addi	r2,r2,12480
    5154:	10800037 	ldwio	r2,0(r2)
    5158:	108001e0 	cmpeqi	r2,r2,7
    515c:	103ffb1e 	bne	r2,zero,514c <Timer_Reset_Task+0x1c>
			xTimerReset( timer, 10 );
    5160:	d4203317 	ldw	r16,-32564(gp)
    5164:	000315c0 	call	315c <xTaskGetTickCount>
    5168:	100d883a 	mov	r6,r2
    516c:	00800284 	movi	r2,10
    5170:	d8800015 	stw	r2,0(sp)
    5174:	8009883a 	mov	r4,r16
    5178:	01400084 	movi	r5,2
    517c:	000f883a 	mov	r7,zero
    5180:	00049a00 	call	49a0 <xTimerGenericCommand>
		}

	}
    5184:	003ff106 	br	514c <Timer_Reset_Task+0x1c>

00005188 <vTimerCallback>:
}


void vTimerCallback(xTimerHandle t_timer){ //Timer flashes green LEDs
    5188:	defffe04 	addi	sp,sp,-8
    518c:	df000115 	stw	fp,4(sp)
    5190:	df000104 	addi	fp,sp,4
    5194:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0xFF^IORD_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE));
    5198:	00800134 	movhi	r2,4
    519c:	108c2004 	addi	r2,r2,12416
    51a0:	10800037 	ldwio	r2,0(r2)
    51a4:	10c03fdc 	xori	r3,r2,255
    51a8:	00800134 	movhi	r2,4
    51ac:	108c2004 	addi	r2,r2,12416
    51b0:	10c00035 	stwio	r3,0(r2)
}
    51b4:	e037883a 	mov	sp,fp
    51b8:	df000017 	ldw	fp,0(sp)
    51bc:	dec00104 	addi	sp,sp,4
    51c0:	f800283a 	ret

000051c4 <main>:


int main()
{
    51c4:	defff904 	addi	sp,sp,-28
    51c8:	dfc00615 	stw	ra,24(sp)
    51cc:	df000515 	stw	fp,20(sp)
    51d0:	dc000415 	stw	r16,16(sp)
    51d4:	df000404 	addi	fp,sp,16


	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0x55);
    51d8:	00c00134 	movhi	r3,4
    51dc:	18cc2004 	addi	r3,r3,12416
    51e0:	00801544 	movi	r2,85
    51e4:	18800035 	stwio	r2,0(r3)

	timer = xTimerCreate("Timer Name", 1000, pdTRUE, NULL, vTimerCallback);
    51e8:	00800034 	movhi	r2,0
    51ec:	10946204 	addi	r2,r2,20872
    51f0:	d8800015 	stw	r2,0(sp)
    51f4:	01020034 	movhi	r4,2048
    51f8:	21001604 	addi	r4,r4,88
    51fc:	0140fa04 	movi	r5,1000
    5200:	01800044 	movi	r6,1
    5204:	000f883a 	mov	r7,zero
    5208:	00048f00 	call	48f0 <xTimerCreate>
    520c:	d0a03315 	stw	r2,-32564(gp)

	if (xTimerStart(timer, 0) != pdPASS){
    5210:	d4203317 	ldw	r16,-32564(gp)
    5214:	000315c0 	call	315c <xTaskGetTickCount>
    5218:	100d883a 	mov	r6,r2
    521c:	d8000015 	stw	zero,0(sp)
    5220:	8009883a 	mov	r4,r16
    5224:	01400044 	movi	r5,1
    5228:	000f883a 	mov	r7,zero
    522c:	00049a00 	call	49a0 <xTimerGenericCommand>
    5230:	10800060 	cmpeqi	r2,r2,1
    5234:	1000031e 	bne	r2,zero,5244 <main+0x80>
		printf("Cannot start timer");
    5238:	01020034 	movhi	r4,2048
    523c:	21001904 	addi	r4,r4,100
    5240:	000542c0 	call	542c <printf>
	}
	xTaskCreate( Timer_Reset_Task, "0", configMINIMAL_STACK_SIZE, NULL, Timer_Reset_Task_P, &Timer_Reset );
    5244:	00800044 	movi	r2,1
    5248:	d8800015 	stw	r2,0(sp)
    524c:	d0a03404 	addi	r2,gp,-32560
    5250:	d8800115 	stw	r2,4(sp)
    5254:	d8000215 	stw	zero,8(sp)
    5258:	d8000315 	stw	zero,12(sp)
    525c:	01000034 	movhi	r4,0
    5260:	21144c04 	addi	r4,r4,20784
    5264:	01420034 	movhi	r5,2048
    5268:	29401e04 	addi	r5,r5,120
    526c:	01840004 	movi	r6,4096
    5270:	000f883a 	mov	r7,zero
    5274:	0002bec0 	call	2bec <xTaskGenericCreate>

	vTaskStartScheduler();
    5278:	0002f040 	call	2f04 <vTaskStartScheduler>

	// Program will never reach this point
	while(1){

	}
    527c:	003fff06 	br	527c <main+0xb8>

00005280 <memcmp>:
    5280:	00c000c4 	movi	r3,3
    5284:	1980032e 	bgeu	r3,r6,5294 <memcmp+0x14>
    5288:	2144b03a 	or	r2,r4,r5
    528c:	10c4703a 	and	r2,r2,r3
    5290:	10000f26 	beq	r2,zero,52d0 <memcmp+0x50>
    5294:	31ffffc4 	addi	r7,r6,-1
    5298:	3000061e 	bne	r6,zero,52b4 <memcmp+0x34>
    529c:	00000a06 	br	52c8 <memcmp+0x48>
    52a0:	39ffffc4 	addi	r7,r7,-1
    52a4:	00bfffc4 	movi	r2,-1
    52a8:	21000044 	addi	r4,r4,1
    52ac:	29400044 	addi	r5,r5,1
    52b0:	38800526 	beq	r7,r2,52c8 <memcmp+0x48>
    52b4:	20c00003 	ldbu	r3,0(r4)
    52b8:	28800003 	ldbu	r2,0(r5)
    52bc:	18bff826 	beq	r3,r2,52a0 <memcmp+0x20>
    52c0:	1885c83a 	sub	r2,r3,r2
    52c4:	f800283a 	ret
    52c8:	0005883a 	mov	r2,zero
    52cc:	f800283a 	ret
    52d0:	180f883a 	mov	r7,r3
    52d4:	20c00017 	ldw	r3,0(r4)
    52d8:	28800017 	ldw	r2,0(r5)
    52dc:	18bfed1e 	bne	r3,r2,5294 <memcmp+0x14>
    52e0:	31bfff04 	addi	r6,r6,-4
    52e4:	21000104 	addi	r4,r4,4
    52e8:	29400104 	addi	r5,r5,4
    52ec:	39bff936 	bltu	r7,r6,52d4 <memcmp+0x54>
    52f0:	003fe806 	br	5294 <memcmp+0x14>

000052f4 <memcpy>:
    52f4:	01c003c4 	movi	r7,15
    52f8:	2007883a 	mov	r3,r4
    52fc:	3980032e 	bgeu	r7,r6,530c <memcpy+0x18>
    5300:	2904b03a 	or	r2,r5,r4
    5304:	108000cc 	andi	r2,r2,3
    5308:	10000926 	beq	r2,zero,5330 <memcpy+0x3c>
    530c:	30000626 	beq	r6,zero,5328 <memcpy+0x34>
    5310:	30cd883a 	add	r6,r6,r3
    5314:	28800003 	ldbu	r2,0(r5)
    5318:	29400044 	addi	r5,r5,1
    531c:	18800005 	stb	r2,0(r3)
    5320:	18c00044 	addi	r3,r3,1
    5324:	30fffb1e 	bne	r6,r3,5314 <memcpy+0x20>
    5328:	2005883a 	mov	r2,r4
    532c:	f800283a 	ret
    5330:	3811883a 	mov	r8,r7
    5334:	200f883a 	mov	r7,r4
    5338:	28c00017 	ldw	r3,0(r5)
    533c:	31bffc04 	addi	r6,r6,-16
    5340:	38c00015 	stw	r3,0(r7)
    5344:	28800117 	ldw	r2,4(r5)
    5348:	38800115 	stw	r2,4(r7)
    534c:	28c00217 	ldw	r3,8(r5)
    5350:	38c00215 	stw	r3,8(r7)
    5354:	28800317 	ldw	r2,12(r5)
    5358:	29400404 	addi	r5,r5,16
    535c:	38800315 	stw	r2,12(r7)
    5360:	39c00404 	addi	r7,r7,16
    5364:	41bff436 	bltu	r8,r6,5338 <memcpy+0x44>
    5368:	008000c4 	movi	r2,3
    536c:	1180072e 	bgeu	r2,r6,538c <memcpy+0x98>
    5370:	1007883a 	mov	r3,r2
    5374:	28800017 	ldw	r2,0(r5)
    5378:	31bfff04 	addi	r6,r6,-4
    537c:	29400104 	addi	r5,r5,4
    5380:	38800015 	stw	r2,0(r7)
    5384:	39c00104 	addi	r7,r7,4
    5388:	19bffa36 	bltu	r3,r6,5374 <memcpy+0x80>
    538c:	3807883a 	mov	r3,r7
    5390:	003fde06 	br	530c <memcpy+0x18>

00005394 <memset>:
    5394:	008000c4 	movi	r2,3
    5398:	29403fcc 	andi	r5,r5,255
    539c:	2007883a 	mov	r3,r4
    53a0:	1180022e 	bgeu	r2,r6,53ac <memset+0x18>
    53a4:	2084703a 	and	r2,r4,r2
    53a8:	10000826 	beq	r2,zero,53cc <memset+0x38>
    53ac:	30000526 	beq	r6,zero,53c4 <memset+0x30>
    53b0:	2805883a 	mov	r2,r5
    53b4:	30cd883a 	add	r6,r6,r3
    53b8:	18800005 	stb	r2,0(r3)
    53bc:	18c00044 	addi	r3,r3,1
    53c0:	19bffd1e 	bne	r3,r6,53b8 <memset+0x24>
    53c4:	2005883a 	mov	r2,r4
    53c8:	f800283a 	ret
    53cc:	2804923a 	slli	r2,r5,8
    53d0:	020003c4 	movi	r8,15
    53d4:	200f883a 	mov	r7,r4
    53d8:	2884b03a 	or	r2,r5,r2
    53dc:	1006943a 	slli	r3,r2,16
    53e0:	10c6b03a 	or	r3,r2,r3
    53e4:	41800a2e 	bgeu	r8,r6,5410 <memset+0x7c>
    53e8:	4005883a 	mov	r2,r8
    53ec:	31bffc04 	addi	r6,r6,-16
    53f0:	38c00015 	stw	r3,0(r7)
    53f4:	38c00115 	stw	r3,4(r7)
    53f8:	38c00215 	stw	r3,8(r7)
    53fc:	38c00315 	stw	r3,12(r7)
    5400:	39c00404 	addi	r7,r7,16
    5404:	11bff936 	bltu	r2,r6,53ec <memset+0x58>
    5408:	008000c4 	movi	r2,3
    540c:	1180052e 	bgeu	r2,r6,5424 <memset+0x90>
    5410:	31bfff04 	addi	r6,r6,-4
    5414:	008000c4 	movi	r2,3
    5418:	38c00015 	stw	r3,0(r7)
    541c:	39c00104 	addi	r7,r7,4
    5420:	11bffb36 	bltu	r2,r6,5410 <memset+0x7c>
    5424:	3807883a 	mov	r3,r7
    5428:	003fe006 	br	53ac <memset+0x18>

0000542c <printf>:
    542c:	defffb04 	addi	sp,sp,-20
    5430:	dfc00115 	stw	ra,4(sp)
    5434:	d9400215 	stw	r5,8(sp)
    5438:	d9800315 	stw	r6,12(sp)
    543c:	d9c00415 	stw	r7,16(sp)
    5440:	00820034 	movhi	r2,2048
    5444:	1088d604 	addi	r2,r2,9048
    5448:	10c00017 	ldw	r3,0(r2)
    544c:	200b883a 	mov	r5,r4
    5450:	d8800204 	addi	r2,sp,8
    5454:	19000217 	ldw	r4,8(r3)
    5458:	100d883a 	mov	r6,r2
    545c:	d8800015 	stw	r2,0(sp)
    5460:	00073a80 	call	73a8 <__vfprintf_internal>
    5464:	dfc00117 	ldw	ra,4(sp)
    5468:	dec00504 	addi	sp,sp,20
    546c:	f800283a 	ret

00005470 <_printf_r>:
    5470:	defffc04 	addi	sp,sp,-16
    5474:	dfc00115 	stw	ra,4(sp)
    5478:	d9800215 	stw	r6,8(sp)
    547c:	d9c00315 	stw	r7,12(sp)
    5480:	280d883a 	mov	r6,r5
    5484:	21400217 	ldw	r5,8(r4)
    5488:	d8c00204 	addi	r3,sp,8
    548c:	180f883a 	mov	r7,r3
    5490:	d8c00015 	stw	r3,0(sp)
    5494:	00054fc0 	call	54fc <___vfprintf_internal_r>
    5498:	dfc00117 	ldw	ra,4(sp)
    549c:	dec00404 	addi	sp,sp,16
    54a0:	f800283a 	ret

000054a4 <__sprint_r>:
    54a4:	30800217 	ldw	r2,8(r6)
    54a8:	defffe04 	addi	sp,sp,-8
    54ac:	dc000015 	stw	r16,0(sp)
    54b0:	dfc00115 	stw	ra,4(sp)
    54b4:	3021883a 	mov	r16,r6
    54b8:	0007883a 	mov	r3,zero
    54bc:	1000061e 	bne	r2,zero,54d8 <__sprint_r+0x34>
    54c0:	1805883a 	mov	r2,r3
    54c4:	30000115 	stw	zero,4(r6)
    54c8:	dfc00117 	ldw	ra,4(sp)
    54cc:	dc000017 	ldw	r16,0(sp)
    54d0:	dec00204 	addi	sp,sp,8
    54d4:	f800283a 	ret
    54d8:	00096040 	call	9604 <__sfvwrite_r>
    54dc:	1007883a 	mov	r3,r2
    54e0:	1805883a 	mov	r2,r3
    54e4:	80000115 	stw	zero,4(r16)
    54e8:	80000215 	stw	zero,8(r16)
    54ec:	dfc00117 	ldw	ra,4(sp)
    54f0:	dc000017 	ldw	r16,0(sp)
    54f4:	dec00204 	addi	sp,sp,8
    54f8:	f800283a 	ret

000054fc <___vfprintf_internal_r>:
    54fc:	defea304 	addi	sp,sp,-1396
    5500:	dd815915 	stw	r22,1380(sp)
    5504:	dc015315 	stw	r16,1356(sp)
    5508:	d9c15215 	stw	r7,1352(sp)
    550c:	dfc15c15 	stw	ra,1392(sp)
    5510:	df015b15 	stw	fp,1388(sp)
    5514:	ddc15a15 	stw	r23,1384(sp)
    5518:	dd415815 	stw	r21,1376(sp)
    551c:	dd015715 	stw	r20,1372(sp)
    5520:	dcc15615 	stw	r19,1368(sp)
    5524:	dc815515 	stw	r18,1364(sp)
    5528:	dc415415 	stw	r17,1360(sp)
    552c:	282d883a 	mov	r22,r5
    5530:	3021883a 	mov	r16,r6
    5534:	d9015015 	stw	r4,1344(sp)
    5538:	0009c280 	call	9c28 <_localeconv_r>
    553c:	10800017 	ldw	r2,0(r2)
    5540:	d9c15217 	ldw	r7,1352(sp)
    5544:	d8814a15 	stw	r2,1320(sp)
    5548:	d8815017 	ldw	r2,1344(sp)
    554c:	10000226 	beq	r2,zero,5558 <___vfprintf_internal_r+0x5c>
    5550:	10800e17 	ldw	r2,56(r2)
    5554:	10020d26 	beq	r2,zero,5d8c <___vfprintf_internal_r+0x890>
    5558:	b080030b 	ldhu	r2,12(r22)
    555c:	1080020c 	andi	r2,r2,8
    5560:	10020e26 	beq	r2,zero,5d9c <___vfprintf_internal_r+0x8a0>
    5564:	b0800417 	ldw	r2,16(r22)
    5568:	10020c26 	beq	r2,zero,5d9c <___vfprintf_internal_r+0x8a0>
    556c:	b200030b 	ldhu	r8,12(r22)
    5570:	00800284 	movi	r2,10
    5574:	40c0068c 	andi	r3,r8,26
    5578:	18802f1e 	bne	r3,r2,5638 <___vfprintf_internal_r+0x13c>
    557c:	b080038f 	ldh	r2,14(r22)
    5580:	10002d16 	blt	r2,zero,5638 <___vfprintf_internal_r+0x13c>
    5584:	b240038b 	ldhu	r9,14(r22)
    5588:	b2800717 	ldw	r10,28(r22)
    558c:	b2c00917 	ldw	r11,36(r22)
    5590:	d9015017 	ldw	r4,1344(sp)
    5594:	dc402a04 	addi	r17,sp,168
    5598:	d8804104 	addi	r2,sp,260
    559c:	00c10004 	movi	r3,1024
    55a0:	423fff4c 	andi	r8,r8,65533
    55a4:	800d883a 	mov	r6,r16
    55a8:	880b883a 	mov	r5,r17
    55ac:	da002d0d 	sth	r8,180(sp)
    55b0:	da402d8d 	sth	r9,182(sp)
    55b4:	da803115 	stw	r10,196(sp)
    55b8:	dac03315 	stw	r11,204(sp)
    55bc:	d8802e15 	stw	r2,184(sp)
    55c0:	d8c02f15 	stw	r3,188(sp)
    55c4:	d8802a15 	stw	r2,168(sp)
    55c8:	d8c02c15 	stw	r3,176(sp)
    55cc:	d8003015 	stw	zero,192(sp)
    55d0:	00054fc0 	call	54fc <___vfprintf_internal_r>
    55d4:	d8814c15 	stw	r2,1328(sp)
    55d8:	10000416 	blt	r2,zero,55ec <___vfprintf_internal_r+0xf0>
    55dc:	d9015017 	ldw	r4,1344(sp)
    55e0:	880b883a 	mov	r5,r17
    55e4:	0008cd40 	call	8cd4 <_fflush_r>
    55e8:	1002321e 	bne	r2,zero,5eb4 <___vfprintf_internal_r+0x9b8>
    55ec:	d8802d0b 	ldhu	r2,180(sp)
    55f0:	1080100c 	andi	r2,r2,64
    55f4:	10000326 	beq	r2,zero,5604 <___vfprintf_internal_r+0x108>
    55f8:	b080030b 	ldhu	r2,12(r22)
    55fc:	10801014 	ori	r2,r2,64
    5600:	b080030d 	sth	r2,12(r22)
    5604:	d8814c17 	ldw	r2,1328(sp)
    5608:	dfc15c17 	ldw	ra,1392(sp)
    560c:	df015b17 	ldw	fp,1388(sp)
    5610:	ddc15a17 	ldw	r23,1384(sp)
    5614:	dd815917 	ldw	r22,1380(sp)
    5618:	dd415817 	ldw	r21,1376(sp)
    561c:	dd015717 	ldw	r20,1372(sp)
    5620:	dcc15617 	ldw	r19,1368(sp)
    5624:	dc815517 	ldw	r18,1364(sp)
    5628:	dc415417 	ldw	r17,1360(sp)
    562c:	dc015317 	ldw	r16,1356(sp)
    5630:	dec15d04 	addi	sp,sp,1396
    5634:	f800283a 	ret
    5638:	0005883a 	mov	r2,zero
    563c:	0007883a 	mov	r3,zero
    5640:	dd401a04 	addi	r21,sp,104
    5644:	d8814315 	stw	r2,1292(sp)
    5648:	802f883a 	mov	r23,r16
    564c:	d8c14415 	stw	r3,1296(sp)
    5650:	d8014c15 	stw	zero,1328(sp)
    5654:	d8014915 	stw	zero,1316(sp)
    5658:	d8014515 	stw	zero,1300(sp)
    565c:	d8014815 	stw	zero,1312(sp)
    5660:	dd400d15 	stw	r21,52(sp)
    5664:	d8000f15 	stw	zero,60(sp)
    5668:	d8000e15 	stw	zero,56(sp)
    566c:	b8800007 	ldb	r2,0(r23)
    5670:	10001926 	beq	r2,zero,56d8 <___vfprintf_internal_r+0x1dc>
    5674:	00c00944 	movi	r3,37
    5678:	10c01726 	beq	r2,r3,56d8 <___vfprintf_internal_r+0x1dc>
    567c:	b821883a 	mov	r16,r23
    5680:	00000106 	br	5688 <___vfprintf_internal_r+0x18c>
    5684:	10c00326 	beq	r2,r3,5694 <___vfprintf_internal_r+0x198>
    5688:	84000044 	addi	r16,r16,1
    568c:	80800007 	ldb	r2,0(r16)
    5690:	103ffc1e 	bne	r2,zero,5684 <___vfprintf_internal_r+0x188>
    5694:	85e7c83a 	sub	r19,r16,r23
    5698:	98000e26 	beq	r19,zero,56d4 <___vfprintf_internal_r+0x1d8>
    569c:	dc800f17 	ldw	r18,60(sp)
    56a0:	dc400e17 	ldw	r17,56(sp)
    56a4:	008001c4 	movi	r2,7
    56a8:	94e5883a 	add	r18,r18,r19
    56ac:	8c400044 	addi	r17,r17,1
    56b0:	adc00015 	stw	r23,0(r21)
    56b4:	dc800f15 	stw	r18,60(sp)
    56b8:	acc00115 	stw	r19,4(r21)
    56bc:	dc400e15 	stw	r17,56(sp)
    56c0:	14428b16 	blt	r2,r17,60f0 <___vfprintf_internal_r+0xbf4>
    56c4:	ad400204 	addi	r21,r21,8
    56c8:	d9014c17 	ldw	r4,1328(sp)
    56cc:	24c9883a 	add	r4,r4,r19
    56d0:	d9014c15 	stw	r4,1328(sp)
    56d4:	802f883a 	mov	r23,r16
    56d8:	b8800007 	ldb	r2,0(r23)
    56dc:	10013c26 	beq	r2,zero,5bd0 <___vfprintf_internal_r+0x6d4>
    56e0:	bdc00044 	addi	r23,r23,1
    56e4:	d8000405 	stb	zero,16(sp)
    56e8:	b8c00007 	ldb	r3,0(r23)
    56ec:	04ffffc4 	movi	r19,-1
    56f0:	d8014d15 	stw	zero,1332(sp)
    56f4:	d8014b15 	stw	zero,1324(sp)
    56f8:	d8c14e15 	stw	r3,1336(sp)
    56fc:	bdc00044 	addi	r23,r23,1
    5700:	d9414e17 	ldw	r5,1336(sp)
    5704:	00801604 	movi	r2,88
    5708:	28fff804 	addi	r3,r5,-32
    570c:	10c06036 	bltu	r2,r3,5890 <___vfprintf_internal_r+0x394>
    5710:	18c5883a 	add	r2,r3,r3
    5714:	1085883a 	add	r2,r2,r2
    5718:	00c00034 	movhi	r3,0
    571c:	18d5cb04 	addi	r3,r3,22316
    5720:	10c5883a 	add	r2,r2,r3
    5724:	11000017 	ldw	r4,0(r2)
    5728:	2000683a 	jmp	r4
    572c:	000066a0 	cmpeqi	zero,zero,410
    5730:	00005890 	cmplti	zero,zero,354
    5734:	00005890 	cmplti	zero,zero,354
    5738:	0000668c 	andi	zero,zero,410
    573c:	00005890 	cmplti	zero,zero,354
    5740:	00005890 	cmplti	zero,zero,354
    5744:	00005890 	cmplti	zero,zero,354
    5748:	00005890 	cmplti	zero,zero,354
    574c:	00005890 	cmplti	zero,zero,354
    5750:	00005890 	cmplti	zero,zero,354
    5754:	0000646c 	andhi	zero,zero,401
    5758:	0000667c 	xorhi	zero,zero,409
    575c:	00005890 	cmplti	zero,zero,354
    5760:	00006484 	movi	zero,402
    5764:	00006718 	cmpnei	zero,zero,412
    5768:	00005890 	cmplti	zero,zero,354
    576c:	00006704 	movi	zero,412
    5770:	000066cc 	andi	zero,zero,411
    5774:	000066cc 	andi	zero,zero,411
    5778:	000066cc 	andi	zero,zero,411
    577c:	000066cc 	andi	zero,zero,411
    5780:	000066cc 	andi	zero,zero,411
    5784:	000066cc 	andi	zero,zero,411
    5788:	000066cc 	andi	zero,zero,411
    578c:	000066cc 	andi	zero,zero,411
    5790:	000066cc 	andi	zero,zero,411
    5794:	00005890 	cmplti	zero,zero,354
    5798:	00005890 	cmplti	zero,zero,354
    579c:	00005890 	cmplti	zero,zero,354
    57a0:	00005890 	cmplti	zero,zero,354
    57a4:	00005890 	cmplti	zero,zero,354
    57a8:	00005890 	cmplti	zero,zero,354
    57ac:	00005890 	cmplti	zero,zero,354
    57b0:	00005890 	cmplti	zero,zero,354
    57b4:	00005890 	cmplti	zero,zero,354
    57b8:	00005890 	cmplti	zero,zero,354
    57bc:	00005ee8 	cmpgeui	zero,zero,379
    57c0:	00006554 	movui	zero,405
    57c4:	00005890 	cmplti	zero,zero,354
    57c8:	00006554 	movui	zero,405
    57cc:	00005890 	cmplti	zero,zero,354
    57d0:	00005890 	cmplti	zero,zero,354
    57d4:	00005890 	cmplti	zero,zero,354
    57d8:	00005890 	cmplti	zero,zero,354
    57dc:	000066b8 	rdprs	zero,zero,410
    57e0:	00005890 	cmplti	zero,zero,354
    57e4:	00005890 	cmplti	zero,zero,354
    57e8:	00005f9c 	xori	zero,zero,382
    57ec:	00005890 	cmplti	zero,zero,354
    57f0:	00005890 	cmplti	zero,zero,354
    57f4:	00005890 	cmplti	zero,zero,354
    57f8:	00005890 	cmplti	zero,zero,354
    57fc:	00005890 	cmplti	zero,zero,354
    5800:	00005fe8 	cmpgeui	zero,zero,383
    5804:	00005890 	cmplti	zero,zero,354
    5808:	00005890 	cmplti	zero,zero,354
    580c:	00006608 	cmpgei	zero,zero,408
    5810:	00005890 	cmplti	zero,zero,354
    5814:	00005890 	cmplti	zero,zero,354
    5818:	00005890 	cmplti	zero,zero,354
    581c:	00005890 	cmplti	zero,zero,354
    5820:	00005890 	cmplti	zero,zero,354
    5824:	00005890 	cmplti	zero,zero,354
    5828:	00005890 	cmplti	zero,zero,354
    582c:	00005890 	cmplti	zero,zero,354
    5830:	00005890 	cmplti	zero,zero,354
    5834:	00005890 	cmplti	zero,zero,354
    5838:	000065dc 	xori	zero,zero,407
    583c:	00005ef4 	movhi	zero,379
    5840:	00006554 	movui	zero,405
    5844:	00006554 	movui	zero,405
    5848:	00006554 	movui	zero,405
    584c:	00006540 	call	654 <prvCheckDelayedList+0x48>
    5850:	00005ef4 	movhi	zero,379
    5854:	00005890 	cmplti	zero,zero,354
    5858:	00005890 	cmplti	zero,zero,354
    585c:	000064c8 	cmpgei	zero,zero,403
    5860:	00005890 	cmplti	zero,zero,354
    5864:	00006498 	cmpnei	zero,zero,402
    5868:	00005fa8 	cmpgeui	zero,zero,382
    586c:	000064f8 	rdprs	zero,zero,403
    5870:	000064e4 	muli	zero,zero,403
    5874:	00005890 	cmplti	zero,zero,354
    5878:	00006774 	movhi	zero,413
    587c:	00005890 	cmplti	zero,zero,354
    5880:	00005ff4 	movhi	zero,383
    5884:	00005890 	cmplti	zero,zero,354
    5888:	00005890 	cmplti	zero,zero,354
    588c:	0000666c 	andhi	zero,zero,409
    5890:	d9014e17 	ldw	r4,1336(sp)
    5894:	2000ce26 	beq	r4,zero,5bd0 <___vfprintf_internal_r+0x6d4>
    5898:	01400044 	movi	r5,1
    589c:	d9801004 	addi	r6,sp,64
    58a0:	d9c14115 	stw	r7,1284(sp)
    58a4:	d9414615 	stw	r5,1304(sp)
    58a8:	d9814215 	stw	r6,1288(sp)
    58ac:	280f883a 	mov	r7,r5
    58b0:	d9001005 	stb	r4,64(sp)
    58b4:	d8000405 	stb	zero,16(sp)
    58b8:	d8014715 	stw	zero,1308(sp)
    58bc:	d8c14d17 	ldw	r3,1332(sp)
    58c0:	1880008c 	andi	r2,r3,2
    58c4:	1005003a 	cmpeq	r2,r2,zero
    58c8:	d8815115 	stw	r2,1348(sp)
    58cc:	1000031e 	bne	r2,zero,58dc <___vfprintf_internal_r+0x3e0>
    58d0:	d9014617 	ldw	r4,1304(sp)
    58d4:	21000084 	addi	r4,r4,2
    58d8:	d9014615 	stw	r4,1304(sp)
    58dc:	d9414d17 	ldw	r5,1332(sp)
    58e0:	2940210c 	andi	r5,r5,132
    58e4:	d9414f15 	stw	r5,1340(sp)
    58e8:	28002d1e 	bne	r5,zero,59a0 <___vfprintf_internal_r+0x4a4>
    58ec:	d9814b17 	ldw	r6,1324(sp)
    58f0:	d8814617 	ldw	r2,1304(sp)
    58f4:	30a1c83a 	sub	r16,r6,r2
    58f8:	0400290e 	bge	zero,r16,59a0 <___vfprintf_internal_r+0x4a4>
    58fc:	00800404 	movi	r2,16
    5900:	1404580e 	bge	r2,r16,6a64 <___vfprintf_internal_r+0x1568>
    5904:	dc800f17 	ldw	r18,60(sp)
    5908:	dc400e17 	ldw	r17,56(sp)
    590c:	1027883a 	mov	r19,r2
    5910:	07020034 	movhi	fp,2048
    5914:	e7003b04 	addi	fp,fp,236
    5918:	050001c4 	movi	r20,7
    591c:	00000306 	br	592c <___vfprintf_internal_r+0x430>
    5920:	843ffc04 	addi	r16,r16,-16
    5924:	ad400204 	addi	r21,r21,8
    5928:	9c00130e 	bge	r19,r16,5978 <___vfprintf_internal_r+0x47c>
    592c:	94800404 	addi	r18,r18,16
    5930:	8c400044 	addi	r17,r17,1
    5934:	af000015 	stw	fp,0(r21)
    5938:	acc00115 	stw	r19,4(r21)
    593c:	dc800f15 	stw	r18,60(sp)
    5940:	dc400e15 	stw	r17,56(sp)
    5944:	a47ff60e 	bge	r20,r17,5920 <___vfprintf_internal_r+0x424>
    5948:	d9015017 	ldw	r4,1344(sp)
    594c:	b00b883a 	mov	r5,r22
    5950:	d9800d04 	addi	r6,sp,52
    5954:	d9c15215 	stw	r7,1352(sp)
    5958:	00054a40 	call	54a4 <__sprint_r>
    595c:	d9c15217 	ldw	r7,1352(sp)
    5960:	10009e1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    5964:	843ffc04 	addi	r16,r16,-16
    5968:	dc800f17 	ldw	r18,60(sp)
    596c:	dc400e17 	ldw	r17,56(sp)
    5970:	dd401a04 	addi	r21,sp,104
    5974:	9c3fed16 	blt	r19,r16,592c <___vfprintf_internal_r+0x430>
    5978:	9425883a 	add	r18,r18,r16
    597c:	8c400044 	addi	r17,r17,1
    5980:	008001c4 	movi	r2,7
    5984:	af000015 	stw	fp,0(r21)
    5988:	ac000115 	stw	r16,4(r21)
    598c:	dc800f15 	stw	r18,60(sp)
    5990:	dc400e15 	stw	r17,56(sp)
    5994:	1441f516 	blt	r2,r17,616c <___vfprintf_internal_r+0xc70>
    5998:	ad400204 	addi	r21,r21,8
    599c:	00000206 	br	59a8 <___vfprintf_internal_r+0x4ac>
    59a0:	dc800f17 	ldw	r18,60(sp)
    59a4:	dc400e17 	ldw	r17,56(sp)
    59a8:	d8800407 	ldb	r2,16(sp)
    59ac:	10000b26 	beq	r2,zero,59dc <___vfprintf_internal_r+0x4e0>
    59b0:	00800044 	movi	r2,1
    59b4:	94800044 	addi	r18,r18,1
    59b8:	8c400044 	addi	r17,r17,1
    59bc:	a8800115 	stw	r2,4(r21)
    59c0:	d8c00404 	addi	r3,sp,16
    59c4:	008001c4 	movi	r2,7
    59c8:	a8c00015 	stw	r3,0(r21)
    59cc:	dc800f15 	stw	r18,60(sp)
    59d0:	dc400e15 	stw	r17,56(sp)
    59d4:	1441da16 	blt	r2,r17,6140 <___vfprintf_internal_r+0xc44>
    59d8:	ad400204 	addi	r21,r21,8
    59dc:	d9015117 	ldw	r4,1348(sp)
    59e0:	20000b1e 	bne	r4,zero,5a10 <___vfprintf_internal_r+0x514>
    59e4:	d8800504 	addi	r2,sp,20
    59e8:	94800084 	addi	r18,r18,2
    59ec:	8c400044 	addi	r17,r17,1
    59f0:	a8800015 	stw	r2,0(r21)
    59f4:	00c00084 	movi	r3,2
    59f8:	008001c4 	movi	r2,7
    59fc:	a8c00115 	stw	r3,4(r21)
    5a00:	dc800f15 	stw	r18,60(sp)
    5a04:	dc400e15 	stw	r17,56(sp)
    5a08:	1441c216 	blt	r2,r17,6114 <___vfprintf_internal_r+0xc18>
    5a0c:	ad400204 	addi	r21,r21,8
    5a10:	d9414f17 	ldw	r5,1340(sp)
    5a14:	00802004 	movi	r2,128
    5a18:	2880b126 	beq	r5,r2,5ce0 <___vfprintf_internal_r+0x7e4>
    5a1c:	d8c14717 	ldw	r3,1308(sp)
    5a20:	19e1c83a 	sub	r16,r3,r7
    5a24:	0400260e 	bge	zero,r16,5ac0 <___vfprintf_internal_r+0x5c4>
    5a28:	00800404 	movi	r2,16
    5a2c:	1403c90e 	bge	r2,r16,6954 <___vfprintf_internal_r+0x1458>
    5a30:	1027883a 	mov	r19,r2
    5a34:	07020034 	movhi	fp,2048
    5a38:	e7003704 	addi	fp,fp,220
    5a3c:	050001c4 	movi	r20,7
    5a40:	00000306 	br	5a50 <___vfprintf_internal_r+0x554>
    5a44:	843ffc04 	addi	r16,r16,-16
    5a48:	ad400204 	addi	r21,r21,8
    5a4c:	9c00130e 	bge	r19,r16,5a9c <___vfprintf_internal_r+0x5a0>
    5a50:	94800404 	addi	r18,r18,16
    5a54:	8c400044 	addi	r17,r17,1
    5a58:	af000015 	stw	fp,0(r21)
    5a5c:	acc00115 	stw	r19,4(r21)
    5a60:	dc800f15 	stw	r18,60(sp)
    5a64:	dc400e15 	stw	r17,56(sp)
    5a68:	a47ff60e 	bge	r20,r17,5a44 <___vfprintf_internal_r+0x548>
    5a6c:	d9015017 	ldw	r4,1344(sp)
    5a70:	b00b883a 	mov	r5,r22
    5a74:	d9800d04 	addi	r6,sp,52
    5a78:	d9c15215 	stw	r7,1352(sp)
    5a7c:	00054a40 	call	54a4 <__sprint_r>
    5a80:	d9c15217 	ldw	r7,1352(sp)
    5a84:	1000551e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    5a88:	843ffc04 	addi	r16,r16,-16
    5a8c:	dc800f17 	ldw	r18,60(sp)
    5a90:	dc400e17 	ldw	r17,56(sp)
    5a94:	dd401a04 	addi	r21,sp,104
    5a98:	9c3fed16 	blt	r19,r16,5a50 <___vfprintf_internal_r+0x554>
    5a9c:	9425883a 	add	r18,r18,r16
    5aa0:	8c400044 	addi	r17,r17,1
    5aa4:	008001c4 	movi	r2,7
    5aa8:	af000015 	stw	fp,0(r21)
    5aac:	ac000115 	stw	r16,4(r21)
    5ab0:	dc800f15 	stw	r18,60(sp)
    5ab4:	dc400e15 	stw	r17,56(sp)
    5ab8:	14418216 	blt	r2,r17,60c4 <___vfprintf_internal_r+0xbc8>
    5abc:	ad400204 	addi	r21,r21,8
    5ac0:	d9014d17 	ldw	r4,1332(sp)
    5ac4:	2080400c 	andi	r2,r4,256
    5ac8:	10004a1e 	bne	r2,zero,5bf4 <___vfprintf_internal_r+0x6f8>
    5acc:	d9414217 	ldw	r5,1288(sp)
    5ad0:	91e5883a 	add	r18,r18,r7
    5ad4:	8c400044 	addi	r17,r17,1
    5ad8:	008001c4 	movi	r2,7
    5adc:	a9400015 	stw	r5,0(r21)
    5ae0:	a9c00115 	stw	r7,4(r21)
    5ae4:	dc800f15 	stw	r18,60(sp)
    5ae8:	dc400e15 	stw	r17,56(sp)
    5aec:	14416716 	blt	r2,r17,608c <___vfprintf_internal_r+0xb90>
    5af0:	a8c00204 	addi	r3,r21,8
    5af4:	d9814d17 	ldw	r6,1332(sp)
    5af8:	3080010c 	andi	r2,r6,4
    5afc:	10002826 	beq	r2,zero,5ba0 <___vfprintf_internal_r+0x6a4>
    5b00:	d8814b17 	ldw	r2,1324(sp)
    5b04:	d9014617 	ldw	r4,1304(sp)
    5b08:	1121c83a 	sub	r16,r2,r4
    5b0c:	0400240e 	bge	zero,r16,5ba0 <___vfprintf_internal_r+0x6a4>
    5b10:	00800404 	movi	r2,16
    5b14:	14044f0e 	bge	r2,r16,6c54 <___vfprintf_internal_r+0x1758>
    5b18:	dc400e17 	ldw	r17,56(sp)
    5b1c:	1027883a 	mov	r19,r2
    5b20:	07020034 	movhi	fp,2048
    5b24:	e7003b04 	addi	fp,fp,236
    5b28:	050001c4 	movi	r20,7
    5b2c:	00000306 	br	5b3c <___vfprintf_internal_r+0x640>
    5b30:	843ffc04 	addi	r16,r16,-16
    5b34:	18c00204 	addi	r3,r3,8
    5b38:	9c00110e 	bge	r19,r16,5b80 <___vfprintf_internal_r+0x684>
    5b3c:	94800404 	addi	r18,r18,16
    5b40:	8c400044 	addi	r17,r17,1
    5b44:	1f000015 	stw	fp,0(r3)
    5b48:	1cc00115 	stw	r19,4(r3)
    5b4c:	dc800f15 	stw	r18,60(sp)
    5b50:	dc400e15 	stw	r17,56(sp)
    5b54:	a47ff60e 	bge	r20,r17,5b30 <___vfprintf_internal_r+0x634>
    5b58:	d9015017 	ldw	r4,1344(sp)
    5b5c:	b00b883a 	mov	r5,r22
    5b60:	d9800d04 	addi	r6,sp,52
    5b64:	00054a40 	call	54a4 <__sprint_r>
    5b68:	10001c1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    5b6c:	843ffc04 	addi	r16,r16,-16
    5b70:	dc800f17 	ldw	r18,60(sp)
    5b74:	dc400e17 	ldw	r17,56(sp)
    5b78:	d8c01a04 	addi	r3,sp,104
    5b7c:	9c3fef16 	blt	r19,r16,5b3c <___vfprintf_internal_r+0x640>
    5b80:	9425883a 	add	r18,r18,r16
    5b84:	8c400044 	addi	r17,r17,1
    5b88:	008001c4 	movi	r2,7
    5b8c:	1f000015 	stw	fp,0(r3)
    5b90:	1c000115 	stw	r16,4(r3)
    5b94:	dc800f15 	stw	r18,60(sp)
    5b98:	dc400e15 	stw	r17,56(sp)
    5b9c:	1440cb16 	blt	r2,r17,5ecc <___vfprintf_internal_r+0x9d0>
    5ba0:	d8814b17 	ldw	r2,1324(sp)
    5ba4:	d9414617 	ldw	r5,1304(sp)
    5ba8:	1140010e 	bge	r2,r5,5bb0 <___vfprintf_internal_r+0x6b4>
    5bac:	2805883a 	mov	r2,r5
    5bb0:	d9814c17 	ldw	r6,1328(sp)
    5bb4:	308d883a 	add	r6,r6,r2
    5bb8:	d9814c15 	stw	r6,1328(sp)
    5bbc:	90013b1e 	bne	r18,zero,60ac <___vfprintf_internal_r+0xbb0>
    5bc0:	d9c14117 	ldw	r7,1284(sp)
    5bc4:	dd401a04 	addi	r21,sp,104
    5bc8:	d8000e15 	stw	zero,56(sp)
    5bcc:	003ea706 	br	566c <___vfprintf_internal_r+0x170>
    5bd0:	d8800f17 	ldw	r2,60(sp)
    5bd4:	10053f1e 	bne	r2,zero,70d4 <___vfprintf_internal_r+0x1bd8>
    5bd8:	d8000e15 	stw	zero,56(sp)
    5bdc:	b080030b 	ldhu	r2,12(r22)
    5be0:	1080100c 	andi	r2,r2,64
    5be4:	103e8726 	beq	r2,zero,5604 <___vfprintf_internal_r+0x108>
    5be8:	00bfffc4 	movi	r2,-1
    5bec:	d8814c15 	stw	r2,1328(sp)
    5bf0:	003e8406 	br	5604 <___vfprintf_internal_r+0x108>
    5bf4:	d9814e17 	ldw	r6,1336(sp)
    5bf8:	00801944 	movi	r2,101
    5bfc:	11806e16 	blt	r2,r6,5db8 <___vfprintf_internal_r+0x8bc>
    5c00:	d9414817 	ldw	r5,1312(sp)
    5c04:	00c00044 	movi	r3,1
    5c08:	1943430e 	bge	r3,r5,6918 <___vfprintf_internal_r+0x141c>
    5c0c:	d8814217 	ldw	r2,1288(sp)
    5c10:	94800044 	addi	r18,r18,1
    5c14:	8c400044 	addi	r17,r17,1
    5c18:	a8800015 	stw	r2,0(r21)
    5c1c:	008001c4 	movi	r2,7
    5c20:	a8c00115 	stw	r3,4(r21)
    5c24:	dc800f15 	stw	r18,60(sp)
    5c28:	dc400e15 	stw	r17,56(sp)
    5c2c:	1441ca16 	blt	r2,r17,6358 <___vfprintf_internal_r+0xe5c>
    5c30:	a8c00204 	addi	r3,r21,8
    5c34:	d9014a17 	ldw	r4,1320(sp)
    5c38:	00800044 	movi	r2,1
    5c3c:	94800044 	addi	r18,r18,1
    5c40:	8c400044 	addi	r17,r17,1
    5c44:	18800115 	stw	r2,4(r3)
    5c48:	008001c4 	movi	r2,7
    5c4c:	19000015 	stw	r4,0(r3)
    5c50:	dc800f15 	stw	r18,60(sp)
    5c54:	dc400e15 	stw	r17,56(sp)
    5c58:	1441b616 	blt	r2,r17,6334 <___vfprintf_internal_r+0xe38>
    5c5c:	1cc00204 	addi	r19,r3,8
    5c60:	d9014317 	ldw	r4,1292(sp)
    5c64:	d9414417 	ldw	r5,1296(sp)
    5c68:	000d883a 	mov	r6,zero
    5c6c:	000f883a 	mov	r7,zero
    5c70:	000dc880 	call	dc88 <__nedf2>
    5c74:	10017426 	beq	r2,zero,6248 <___vfprintf_internal_r+0xd4c>
    5c78:	d9414817 	ldw	r5,1312(sp)
    5c7c:	d9814217 	ldw	r6,1288(sp)
    5c80:	8c400044 	addi	r17,r17,1
    5c84:	2c85883a 	add	r2,r5,r18
    5c88:	14bfffc4 	addi	r18,r2,-1
    5c8c:	28bfffc4 	addi	r2,r5,-1
    5c90:	30c00044 	addi	r3,r6,1
    5c94:	98800115 	stw	r2,4(r19)
    5c98:	008001c4 	movi	r2,7
    5c9c:	98c00015 	stw	r3,0(r19)
    5ca0:	dc800f15 	stw	r18,60(sp)
    5ca4:	dc400e15 	stw	r17,56(sp)
    5ca8:	14418e16 	blt	r2,r17,62e4 <___vfprintf_internal_r+0xde8>
    5cac:	9cc00204 	addi	r19,r19,8
    5cb0:	d9414917 	ldw	r5,1316(sp)
    5cb4:	d8800904 	addi	r2,sp,36
    5cb8:	8c400044 	addi	r17,r17,1
    5cbc:	9165883a 	add	r18,r18,r5
    5cc0:	98800015 	stw	r2,0(r19)
    5cc4:	008001c4 	movi	r2,7
    5cc8:	99400115 	stw	r5,4(r19)
    5ccc:	dc800f15 	stw	r18,60(sp)
    5cd0:	dc400e15 	stw	r17,56(sp)
    5cd4:	1440ed16 	blt	r2,r17,608c <___vfprintf_internal_r+0xb90>
    5cd8:	98c00204 	addi	r3,r19,8
    5cdc:	003f8506 	br	5af4 <___vfprintf_internal_r+0x5f8>
    5ce0:	d9814b17 	ldw	r6,1324(sp)
    5ce4:	d8814617 	ldw	r2,1304(sp)
    5ce8:	30a1c83a 	sub	r16,r6,r2
    5cec:	043f4b0e 	bge	zero,r16,5a1c <___vfprintf_internal_r+0x520>
    5cf0:	00800404 	movi	r2,16
    5cf4:	1404340e 	bge	r2,r16,6dc8 <___vfprintf_internal_r+0x18cc>
    5cf8:	1027883a 	mov	r19,r2
    5cfc:	07020034 	movhi	fp,2048
    5d00:	e7003704 	addi	fp,fp,220
    5d04:	050001c4 	movi	r20,7
    5d08:	00000306 	br	5d18 <___vfprintf_internal_r+0x81c>
    5d0c:	843ffc04 	addi	r16,r16,-16
    5d10:	ad400204 	addi	r21,r21,8
    5d14:	9c00130e 	bge	r19,r16,5d64 <___vfprintf_internal_r+0x868>
    5d18:	94800404 	addi	r18,r18,16
    5d1c:	8c400044 	addi	r17,r17,1
    5d20:	af000015 	stw	fp,0(r21)
    5d24:	acc00115 	stw	r19,4(r21)
    5d28:	dc800f15 	stw	r18,60(sp)
    5d2c:	dc400e15 	stw	r17,56(sp)
    5d30:	a47ff60e 	bge	r20,r17,5d0c <___vfprintf_internal_r+0x810>
    5d34:	d9015017 	ldw	r4,1344(sp)
    5d38:	b00b883a 	mov	r5,r22
    5d3c:	d9800d04 	addi	r6,sp,52
    5d40:	d9c15215 	stw	r7,1352(sp)
    5d44:	00054a40 	call	54a4 <__sprint_r>
    5d48:	d9c15217 	ldw	r7,1352(sp)
    5d4c:	103fa31e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    5d50:	843ffc04 	addi	r16,r16,-16
    5d54:	dc800f17 	ldw	r18,60(sp)
    5d58:	dc400e17 	ldw	r17,56(sp)
    5d5c:	dd401a04 	addi	r21,sp,104
    5d60:	9c3fed16 	blt	r19,r16,5d18 <___vfprintf_internal_r+0x81c>
    5d64:	9425883a 	add	r18,r18,r16
    5d68:	8c400044 	addi	r17,r17,1
    5d6c:	008001c4 	movi	r2,7
    5d70:	af000015 	stw	fp,0(r21)
    5d74:	ac000115 	stw	r16,4(r21)
    5d78:	dc800f15 	stw	r18,60(sp)
    5d7c:	dc400e15 	stw	r17,56(sp)
    5d80:	14416116 	blt	r2,r17,6308 <___vfprintf_internal_r+0xe0c>
    5d84:	ad400204 	addi	r21,r21,8
    5d88:	003f2406 	br	5a1c <___vfprintf_internal_r+0x520>
    5d8c:	d9015017 	ldw	r4,1344(sp)
    5d90:	0008f6c0 	call	8f6c <__sinit>
    5d94:	d9c15217 	ldw	r7,1352(sp)
    5d98:	003def06 	br	5558 <___vfprintf_internal_r+0x5c>
    5d9c:	d9015017 	ldw	r4,1344(sp)
    5da0:	b00b883a 	mov	r5,r22
    5da4:	d9c15215 	stw	r7,1352(sp)
    5da8:	00073cc0 	call	73cc <__swsetup_r>
    5dac:	d9c15217 	ldw	r7,1352(sp)
    5db0:	103dee26 	beq	r2,zero,556c <___vfprintf_internal_r+0x70>
    5db4:	003f8c06 	br	5be8 <___vfprintf_internal_r+0x6ec>
    5db8:	d9014317 	ldw	r4,1292(sp)
    5dbc:	d9414417 	ldw	r5,1296(sp)
    5dc0:	000d883a 	mov	r6,zero
    5dc4:	000f883a 	mov	r7,zero
    5dc8:	000dc000 	call	dc00 <__eqdf2>
    5dcc:	1000f21e 	bne	r2,zero,6198 <___vfprintf_internal_r+0xc9c>
    5dd0:	00820034 	movhi	r2,2048
    5dd4:	10803604 	addi	r2,r2,216
    5dd8:	94800044 	addi	r18,r18,1
    5ddc:	8c400044 	addi	r17,r17,1
    5de0:	a8800015 	stw	r2,0(r21)
    5de4:	00c00044 	movi	r3,1
    5de8:	008001c4 	movi	r2,7
    5dec:	a8c00115 	stw	r3,4(r21)
    5df0:	dc800f15 	stw	r18,60(sp)
    5df4:	dc400e15 	stw	r17,56(sp)
    5df8:	1442fa16 	blt	r2,r17,69e4 <___vfprintf_internal_r+0x14e8>
    5dfc:	a8c00204 	addi	r3,r21,8
    5e00:	d8800617 	ldw	r2,24(sp)
    5e04:	d9014817 	ldw	r4,1312(sp)
    5e08:	11015c0e 	bge	r2,r4,637c <___vfprintf_internal_r+0xe80>
    5e0c:	dc400e17 	ldw	r17,56(sp)
    5e10:	d9814a17 	ldw	r6,1320(sp)
    5e14:	00800044 	movi	r2,1
    5e18:	94800044 	addi	r18,r18,1
    5e1c:	8c400044 	addi	r17,r17,1
    5e20:	18800115 	stw	r2,4(r3)
    5e24:	008001c4 	movi	r2,7
    5e28:	19800015 	stw	r6,0(r3)
    5e2c:	dc800f15 	stw	r18,60(sp)
    5e30:	dc400e15 	stw	r17,56(sp)
    5e34:	14431016 	blt	r2,r17,6a78 <___vfprintf_internal_r+0x157c>
    5e38:	18c00204 	addi	r3,r3,8
    5e3c:	d8814817 	ldw	r2,1312(sp)
    5e40:	143fffc4 	addi	r16,r2,-1
    5e44:	043f2b0e 	bge	zero,r16,5af4 <___vfprintf_internal_r+0x5f8>
    5e48:	00800404 	movi	r2,16
    5e4c:	1402a20e 	bge	r2,r16,68d8 <___vfprintf_internal_r+0x13dc>
    5e50:	dc400e17 	ldw	r17,56(sp)
    5e54:	1027883a 	mov	r19,r2
    5e58:	07020034 	movhi	fp,2048
    5e5c:	e7003704 	addi	fp,fp,220
    5e60:	050001c4 	movi	r20,7
    5e64:	00000306 	br	5e74 <___vfprintf_internal_r+0x978>
    5e68:	18c00204 	addi	r3,r3,8
    5e6c:	843ffc04 	addi	r16,r16,-16
    5e70:	9c029c0e 	bge	r19,r16,68e4 <___vfprintf_internal_r+0x13e8>
    5e74:	94800404 	addi	r18,r18,16
    5e78:	8c400044 	addi	r17,r17,1
    5e7c:	1f000015 	stw	fp,0(r3)
    5e80:	1cc00115 	stw	r19,4(r3)
    5e84:	dc800f15 	stw	r18,60(sp)
    5e88:	dc400e15 	stw	r17,56(sp)
    5e8c:	a47ff60e 	bge	r20,r17,5e68 <___vfprintf_internal_r+0x96c>
    5e90:	d9015017 	ldw	r4,1344(sp)
    5e94:	b00b883a 	mov	r5,r22
    5e98:	d9800d04 	addi	r6,sp,52
    5e9c:	00054a40 	call	54a4 <__sprint_r>
    5ea0:	103f4e1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    5ea4:	dc800f17 	ldw	r18,60(sp)
    5ea8:	dc400e17 	ldw	r17,56(sp)
    5eac:	d8c01a04 	addi	r3,sp,104
    5eb0:	003fee06 	br	5e6c <___vfprintf_internal_r+0x970>
    5eb4:	d8802d0b 	ldhu	r2,180(sp)
    5eb8:	00ffffc4 	movi	r3,-1
    5ebc:	d8c14c15 	stw	r3,1328(sp)
    5ec0:	1080100c 	andi	r2,r2,64
    5ec4:	103dcc1e 	bne	r2,zero,55f8 <___vfprintf_internal_r+0xfc>
    5ec8:	003dce06 	br	5604 <___vfprintf_internal_r+0x108>
    5ecc:	d9015017 	ldw	r4,1344(sp)
    5ed0:	b00b883a 	mov	r5,r22
    5ed4:	d9800d04 	addi	r6,sp,52
    5ed8:	00054a40 	call	54a4 <__sprint_r>
    5edc:	103f3f1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    5ee0:	dc800f17 	ldw	r18,60(sp)
    5ee4:	003f2e06 	br	5ba0 <___vfprintf_internal_r+0x6a4>
    5ee8:	d9414d17 	ldw	r5,1332(sp)
    5eec:	29400414 	ori	r5,r5,16
    5ef0:	d9414d15 	stw	r5,1332(sp)
    5ef4:	d9814d17 	ldw	r6,1332(sp)
    5ef8:	3080080c 	andi	r2,r6,32
    5efc:	10014f1e 	bne	r2,zero,643c <___vfprintf_internal_r+0xf40>
    5f00:	d8c14d17 	ldw	r3,1332(sp)
    5f04:	1880040c 	andi	r2,r3,16
    5f08:	1002ea1e 	bne	r2,zero,6ab4 <___vfprintf_internal_r+0x15b8>
    5f0c:	d9014d17 	ldw	r4,1332(sp)
    5f10:	2080100c 	andi	r2,r4,64
    5f14:	1002e726 	beq	r2,zero,6ab4 <___vfprintf_internal_r+0x15b8>
    5f18:	3880000f 	ldh	r2,0(r7)
    5f1c:	39c00104 	addi	r7,r7,4
    5f20:	d9c14115 	stw	r7,1284(sp)
    5f24:	1023d7fa 	srai	r17,r2,31
    5f28:	1021883a 	mov	r16,r2
    5f2c:	88037216 	blt	r17,zero,6cf8 <___vfprintf_internal_r+0x17fc>
    5f30:	01000044 	movi	r4,1
    5f34:	98000416 	blt	r19,zero,5f48 <___vfprintf_internal_r+0xa4c>
    5f38:	d8c14d17 	ldw	r3,1332(sp)
    5f3c:	00bfdfc4 	movi	r2,-129
    5f40:	1886703a 	and	r3,r3,r2
    5f44:	d8c14d15 	stw	r3,1332(sp)
    5f48:	8444b03a 	or	r2,r16,r17
    5f4c:	1002261e 	bne	r2,zero,67e8 <___vfprintf_internal_r+0x12ec>
    5f50:	9802251e 	bne	r19,zero,67e8 <___vfprintf_internal_r+0x12ec>
    5f54:	20803fcc 	andi	r2,r4,255
    5f58:	10029b26 	beq	r2,zero,69c8 <___vfprintf_internal_r+0x14cc>
    5f5c:	d8c01a04 	addi	r3,sp,104
    5f60:	dd001004 	addi	r20,sp,64
    5f64:	d8c14215 	stw	r3,1288(sp)
    5f68:	d8c14217 	ldw	r3,1288(sp)
    5f6c:	dcc14615 	stw	r19,1304(sp)
    5f70:	a0c5c83a 	sub	r2,r20,r3
    5f74:	11c00a04 	addi	r7,r2,40
    5f78:	99c0010e 	bge	r19,r7,5f80 <___vfprintf_internal_r+0xa84>
    5f7c:	d9c14615 	stw	r7,1304(sp)
    5f80:	dcc14715 	stw	r19,1308(sp)
    5f84:	d8800407 	ldb	r2,16(sp)
    5f88:	103e4c26 	beq	r2,zero,58bc <___vfprintf_internal_r+0x3c0>
    5f8c:	d8814617 	ldw	r2,1304(sp)
    5f90:	10800044 	addi	r2,r2,1
    5f94:	d8814615 	stw	r2,1304(sp)
    5f98:	003e4806 	br	58bc <___vfprintf_internal_r+0x3c0>
    5f9c:	d9814d17 	ldw	r6,1332(sp)
    5fa0:	31800414 	ori	r6,r6,16
    5fa4:	d9814d15 	stw	r6,1332(sp)
    5fa8:	d8c14d17 	ldw	r3,1332(sp)
    5fac:	1880080c 	andi	r2,r3,32
    5fb0:	1001271e 	bne	r2,zero,6450 <___vfprintf_internal_r+0xf54>
    5fb4:	d9414d17 	ldw	r5,1332(sp)
    5fb8:	2880040c 	andi	r2,r5,16
    5fbc:	1002b61e 	bne	r2,zero,6a98 <___vfprintf_internal_r+0x159c>
    5fc0:	d9814d17 	ldw	r6,1332(sp)
    5fc4:	3080100c 	andi	r2,r6,64
    5fc8:	1002b326 	beq	r2,zero,6a98 <___vfprintf_internal_r+0x159c>
    5fcc:	3c00000b 	ldhu	r16,0(r7)
    5fd0:	0009883a 	mov	r4,zero
    5fd4:	39c00104 	addi	r7,r7,4
    5fd8:	0023883a 	mov	r17,zero
    5fdc:	d9c14115 	stw	r7,1284(sp)
    5fe0:	d8000405 	stb	zero,16(sp)
    5fe4:	003fd306 	br	5f34 <___vfprintf_internal_r+0xa38>
    5fe8:	d9014d17 	ldw	r4,1332(sp)
    5fec:	21000414 	ori	r4,r4,16
    5ff0:	d9014d15 	stw	r4,1332(sp)
    5ff4:	d9414d17 	ldw	r5,1332(sp)
    5ff8:	2880080c 	andi	r2,r5,32
    5ffc:	1001081e 	bne	r2,zero,6420 <___vfprintf_internal_r+0xf24>
    6000:	d8c14d17 	ldw	r3,1332(sp)
    6004:	1880040c 	andi	r2,r3,16
    6008:	1002b01e 	bne	r2,zero,6acc <___vfprintf_internal_r+0x15d0>
    600c:	d9014d17 	ldw	r4,1332(sp)
    6010:	2080100c 	andi	r2,r4,64
    6014:	1002ad26 	beq	r2,zero,6acc <___vfprintf_internal_r+0x15d0>
    6018:	3c00000b 	ldhu	r16,0(r7)
    601c:	01000044 	movi	r4,1
    6020:	39c00104 	addi	r7,r7,4
    6024:	0023883a 	mov	r17,zero
    6028:	d9c14115 	stw	r7,1284(sp)
    602c:	d8000405 	stb	zero,16(sp)
    6030:	003fc006 	br	5f34 <___vfprintf_internal_r+0xa38>
    6034:	d9015017 	ldw	r4,1344(sp)
    6038:	b00b883a 	mov	r5,r22
    603c:	d9800d04 	addi	r6,sp,52
    6040:	00054a40 	call	54a4 <__sprint_r>
    6044:	103ee51e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6048:	dc800f17 	ldw	r18,60(sp)
    604c:	d8c01a04 	addi	r3,sp,104
    6050:	d9814d17 	ldw	r6,1332(sp)
    6054:	3080004c 	andi	r2,r6,1
    6058:	1005003a 	cmpeq	r2,r2,zero
    605c:	103ea51e 	bne	r2,zero,5af4 <___vfprintf_internal_r+0x5f8>
    6060:	00800044 	movi	r2,1
    6064:	dc400e17 	ldw	r17,56(sp)
    6068:	18800115 	stw	r2,4(r3)
    606c:	d8814a17 	ldw	r2,1320(sp)
    6070:	94800044 	addi	r18,r18,1
    6074:	8c400044 	addi	r17,r17,1
    6078:	18800015 	stw	r2,0(r3)
    607c:	008001c4 	movi	r2,7
    6080:	dc800f15 	stw	r18,60(sp)
    6084:	dc400e15 	stw	r17,56(sp)
    6088:	14421e0e 	bge	r2,r17,6904 <___vfprintf_internal_r+0x1408>
    608c:	d9015017 	ldw	r4,1344(sp)
    6090:	b00b883a 	mov	r5,r22
    6094:	d9800d04 	addi	r6,sp,52
    6098:	00054a40 	call	54a4 <__sprint_r>
    609c:	103ecf1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    60a0:	dc800f17 	ldw	r18,60(sp)
    60a4:	d8c01a04 	addi	r3,sp,104
    60a8:	003e9206 	br	5af4 <___vfprintf_internal_r+0x5f8>
    60ac:	d9015017 	ldw	r4,1344(sp)
    60b0:	b00b883a 	mov	r5,r22
    60b4:	d9800d04 	addi	r6,sp,52
    60b8:	00054a40 	call	54a4 <__sprint_r>
    60bc:	103ec026 	beq	r2,zero,5bc0 <___vfprintf_internal_r+0x6c4>
    60c0:	003ec606 	br	5bdc <___vfprintf_internal_r+0x6e0>
    60c4:	d9015017 	ldw	r4,1344(sp)
    60c8:	b00b883a 	mov	r5,r22
    60cc:	d9800d04 	addi	r6,sp,52
    60d0:	d9c15215 	stw	r7,1352(sp)
    60d4:	00054a40 	call	54a4 <__sprint_r>
    60d8:	d9c15217 	ldw	r7,1352(sp)
    60dc:	103ebf1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    60e0:	dc800f17 	ldw	r18,60(sp)
    60e4:	dc400e17 	ldw	r17,56(sp)
    60e8:	dd401a04 	addi	r21,sp,104
    60ec:	003e7406 	br	5ac0 <___vfprintf_internal_r+0x5c4>
    60f0:	d9015017 	ldw	r4,1344(sp)
    60f4:	b00b883a 	mov	r5,r22
    60f8:	d9800d04 	addi	r6,sp,52
    60fc:	d9c15215 	stw	r7,1352(sp)
    6100:	00054a40 	call	54a4 <__sprint_r>
    6104:	d9c15217 	ldw	r7,1352(sp)
    6108:	103eb41e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    610c:	dd401a04 	addi	r21,sp,104
    6110:	003d6d06 	br	56c8 <___vfprintf_internal_r+0x1cc>
    6114:	d9015017 	ldw	r4,1344(sp)
    6118:	b00b883a 	mov	r5,r22
    611c:	d9800d04 	addi	r6,sp,52
    6120:	d9c15215 	stw	r7,1352(sp)
    6124:	00054a40 	call	54a4 <__sprint_r>
    6128:	d9c15217 	ldw	r7,1352(sp)
    612c:	103eab1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6130:	dc800f17 	ldw	r18,60(sp)
    6134:	dc400e17 	ldw	r17,56(sp)
    6138:	dd401a04 	addi	r21,sp,104
    613c:	003e3406 	br	5a10 <___vfprintf_internal_r+0x514>
    6140:	d9015017 	ldw	r4,1344(sp)
    6144:	b00b883a 	mov	r5,r22
    6148:	d9800d04 	addi	r6,sp,52
    614c:	d9c15215 	stw	r7,1352(sp)
    6150:	00054a40 	call	54a4 <__sprint_r>
    6154:	d9c15217 	ldw	r7,1352(sp)
    6158:	103ea01e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    615c:	dc800f17 	ldw	r18,60(sp)
    6160:	dc400e17 	ldw	r17,56(sp)
    6164:	dd401a04 	addi	r21,sp,104
    6168:	003e1c06 	br	59dc <___vfprintf_internal_r+0x4e0>
    616c:	d9015017 	ldw	r4,1344(sp)
    6170:	b00b883a 	mov	r5,r22
    6174:	d9800d04 	addi	r6,sp,52
    6178:	d9c15215 	stw	r7,1352(sp)
    617c:	00054a40 	call	54a4 <__sprint_r>
    6180:	d9c15217 	ldw	r7,1352(sp)
    6184:	103e951e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6188:	dc800f17 	ldw	r18,60(sp)
    618c:	dc400e17 	ldw	r17,56(sp)
    6190:	dd401a04 	addi	r21,sp,104
    6194:	003e0406 	br	59a8 <___vfprintf_internal_r+0x4ac>
    6198:	d9000617 	ldw	r4,24(sp)
    619c:	0102520e 	bge	zero,r4,6ae8 <___vfprintf_internal_r+0x15ec>
    61a0:	d9814817 	ldw	r6,1312(sp)
    61a4:	21807a16 	blt	r4,r6,6390 <___vfprintf_internal_r+0xe94>
    61a8:	d8814217 	ldw	r2,1288(sp)
    61ac:	91a5883a 	add	r18,r18,r6
    61b0:	8c400044 	addi	r17,r17,1
    61b4:	a8800015 	stw	r2,0(r21)
    61b8:	008001c4 	movi	r2,7
    61bc:	a9800115 	stw	r6,4(r21)
    61c0:	dc800f15 	stw	r18,60(sp)
    61c4:	dc400e15 	stw	r17,56(sp)
    61c8:	1442f616 	blt	r2,r17,6da4 <___vfprintf_internal_r+0x18a8>
    61cc:	a8c00204 	addi	r3,r21,8
    61d0:	d9414817 	ldw	r5,1312(sp)
    61d4:	2161c83a 	sub	r16,r4,r5
    61d8:	043f9d0e 	bge	zero,r16,6050 <___vfprintf_internal_r+0xb54>
    61dc:	00800404 	movi	r2,16
    61e0:	1402130e 	bge	r2,r16,6a30 <___vfprintf_internal_r+0x1534>
    61e4:	dc400e17 	ldw	r17,56(sp)
    61e8:	1027883a 	mov	r19,r2
    61ec:	07020034 	movhi	fp,2048
    61f0:	e7003704 	addi	fp,fp,220
    61f4:	050001c4 	movi	r20,7
    61f8:	00000306 	br	6208 <___vfprintf_internal_r+0xd0c>
    61fc:	18c00204 	addi	r3,r3,8
    6200:	843ffc04 	addi	r16,r16,-16
    6204:	9c020d0e 	bge	r19,r16,6a3c <___vfprintf_internal_r+0x1540>
    6208:	94800404 	addi	r18,r18,16
    620c:	8c400044 	addi	r17,r17,1
    6210:	1f000015 	stw	fp,0(r3)
    6214:	1cc00115 	stw	r19,4(r3)
    6218:	dc800f15 	stw	r18,60(sp)
    621c:	dc400e15 	stw	r17,56(sp)
    6220:	a47ff60e 	bge	r20,r17,61fc <___vfprintf_internal_r+0xd00>
    6224:	d9015017 	ldw	r4,1344(sp)
    6228:	b00b883a 	mov	r5,r22
    622c:	d9800d04 	addi	r6,sp,52
    6230:	00054a40 	call	54a4 <__sprint_r>
    6234:	103e691e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6238:	dc800f17 	ldw	r18,60(sp)
    623c:	dc400e17 	ldw	r17,56(sp)
    6240:	d8c01a04 	addi	r3,sp,104
    6244:	003fee06 	br	6200 <___vfprintf_internal_r+0xd04>
    6248:	d8814817 	ldw	r2,1312(sp)
    624c:	143fffc4 	addi	r16,r2,-1
    6250:	043e970e 	bge	zero,r16,5cb0 <___vfprintf_internal_r+0x7b4>
    6254:	00800404 	movi	r2,16
    6258:	1400180e 	bge	r2,r16,62bc <___vfprintf_internal_r+0xdc0>
    625c:	1029883a 	mov	r20,r2
    6260:	07020034 	movhi	fp,2048
    6264:	e7003704 	addi	fp,fp,220
    6268:	054001c4 	movi	r21,7
    626c:	00000306 	br	627c <___vfprintf_internal_r+0xd80>
    6270:	9cc00204 	addi	r19,r19,8
    6274:	843ffc04 	addi	r16,r16,-16
    6278:	a400120e 	bge	r20,r16,62c4 <___vfprintf_internal_r+0xdc8>
    627c:	94800404 	addi	r18,r18,16
    6280:	8c400044 	addi	r17,r17,1
    6284:	9f000015 	stw	fp,0(r19)
    6288:	9d000115 	stw	r20,4(r19)
    628c:	dc800f15 	stw	r18,60(sp)
    6290:	dc400e15 	stw	r17,56(sp)
    6294:	ac7ff60e 	bge	r21,r17,6270 <___vfprintf_internal_r+0xd74>
    6298:	d9015017 	ldw	r4,1344(sp)
    629c:	b00b883a 	mov	r5,r22
    62a0:	d9800d04 	addi	r6,sp,52
    62a4:	00054a40 	call	54a4 <__sprint_r>
    62a8:	103e4c1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    62ac:	dc800f17 	ldw	r18,60(sp)
    62b0:	dc400e17 	ldw	r17,56(sp)
    62b4:	dcc01a04 	addi	r19,sp,104
    62b8:	003fee06 	br	6274 <___vfprintf_internal_r+0xd78>
    62bc:	07020034 	movhi	fp,2048
    62c0:	e7003704 	addi	fp,fp,220
    62c4:	9425883a 	add	r18,r18,r16
    62c8:	8c400044 	addi	r17,r17,1
    62cc:	008001c4 	movi	r2,7
    62d0:	9f000015 	stw	fp,0(r19)
    62d4:	9c000115 	stw	r16,4(r19)
    62d8:	dc800f15 	stw	r18,60(sp)
    62dc:	dc400e15 	stw	r17,56(sp)
    62e0:	147e720e 	bge	r2,r17,5cac <___vfprintf_internal_r+0x7b0>
    62e4:	d9015017 	ldw	r4,1344(sp)
    62e8:	b00b883a 	mov	r5,r22
    62ec:	d9800d04 	addi	r6,sp,52
    62f0:	00054a40 	call	54a4 <__sprint_r>
    62f4:	103e391e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    62f8:	dc800f17 	ldw	r18,60(sp)
    62fc:	dc400e17 	ldw	r17,56(sp)
    6300:	dcc01a04 	addi	r19,sp,104
    6304:	003e6a06 	br	5cb0 <___vfprintf_internal_r+0x7b4>
    6308:	d9015017 	ldw	r4,1344(sp)
    630c:	b00b883a 	mov	r5,r22
    6310:	d9800d04 	addi	r6,sp,52
    6314:	d9c15215 	stw	r7,1352(sp)
    6318:	00054a40 	call	54a4 <__sprint_r>
    631c:	d9c15217 	ldw	r7,1352(sp)
    6320:	103e2e1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6324:	dc800f17 	ldw	r18,60(sp)
    6328:	dc400e17 	ldw	r17,56(sp)
    632c:	dd401a04 	addi	r21,sp,104
    6330:	003dba06 	br	5a1c <___vfprintf_internal_r+0x520>
    6334:	d9015017 	ldw	r4,1344(sp)
    6338:	b00b883a 	mov	r5,r22
    633c:	d9800d04 	addi	r6,sp,52
    6340:	00054a40 	call	54a4 <__sprint_r>
    6344:	103e251e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6348:	dc800f17 	ldw	r18,60(sp)
    634c:	dc400e17 	ldw	r17,56(sp)
    6350:	dcc01a04 	addi	r19,sp,104
    6354:	003e4206 	br	5c60 <___vfprintf_internal_r+0x764>
    6358:	d9015017 	ldw	r4,1344(sp)
    635c:	b00b883a 	mov	r5,r22
    6360:	d9800d04 	addi	r6,sp,52
    6364:	00054a40 	call	54a4 <__sprint_r>
    6368:	103e1c1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    636c:	dc800f17 	ldw	r18,60(sp)
    6370:	dc400e17 	ldw	r17,56(sp)
    6374:	d8c01a04 	addi	r3,sp,104
    6378:	003e2e06 	br	5c34 <___vfprintf_internal_r+0x738>
    637c:	d9414d17 	ldw	r5,1332(sp)
    6380:	2880004c 	andi	r2,r5,1
    6384:	1005003a 	cmpeq	r2,r2,zero
    6388:	103dda1e 	bne	r2,zero,5af4 <___vfprintf_internal_r+0x5f8>
    638c:	003e9f06 	br	5e0c <___vfprintf_internal_r+0x910>
    6390:	d8c14217 	ldw	r3,1288(sp)
    6394:	9125883a 	add	r18,r18,r4
    6398:	8c400044 	addi	r17,r17,1
    639c:	008001c4 	movi	r2,7
    63a0:	a8c00015 	stw	r3,0(r21)
    63a4:	a9000115 	stw	r4,4(r21)
    63a8:	dc800f15 	stw	r18,60(sp)
    63ac:	dc400e15 	stw	r17,56(sp)
    63b0:	14426616 	blt	r2,r17,6d4c <___vfprintf_internal_r+0x1850>
    63b4:	a8c00204 	addi	r3,r21,8
    63b8:	d9414a17 	ldw	r5,1320(sp)
    63bc:	00800044 	movi	r2,1
    63c0:	94800044 	addi	r18,r18,1
    63c4:	8c400044 	addi	r17,r17,1
    63c8:	18800115 	stw	r2,4(r3)
    63cc:	008001c4 	movi	r2,7
    63d0:	19400015 	stw	r5,0(r3)
    63d4:	dc800f15 	stw	r18,60(sp)
    63d8:	dc400e15 	stw	r17,56(sp)
    63dc:	2021883a 	mov	r16,r4
    63e0:	14425016 	blt	r2,r17,6d24 <___vfprintf_internal_r+0x1828>
    63e4:	19400204 	addi	r5,r3,8
    63e8:	d9814817 	ldw	r6,1312(sp)
    63ec:	8c400044 	addi	r17,r17,1
    63f0:	dc400e15 	stw	r17,56(sp)
    63f4:	3107c83a 	sub	r3,r6,r4
    63f8:	d9014217 	ldw	r4,1288(sp)
    63fc:	90e5883a 	add	r18,r18,r3
    6400:	28c00115 	stw	r3,4(r5)
    6404:	8105883a 	add	r2,r16,r4
    6408:	28800015 	stw	r2,0(r5)
    640c:	008001c4 	movi	r2,7
    6410:	dc800f15 	stw	r18,60(sp)
    6414:	147f1d16 	blt	r2,r17,608c <___vfprintf_internal_r+0xb90>
    6418:	28c00204 	addi	r3,r5,8
    641c:	003db506 	br	5af4 <___vfprintf_internal_r+0x5f8>
    6420:	3c000017 	ldw	r16,0(r7)
    6424:	3c400117 	ldw	r17,4(r7)
    6428:	39800204 	addi	r6,r7,8
    642c:	01000044 	movi	r4,1
    6430:	d9814115 	stw	r6,1284(sp)
    6434:	d8000405 	stb	zero,16(sp)
    6438:	003ebe06 	br	5f34 <___vfprintf_internal_r+0xa38>
    643c:	3c000017 	ldw	r16,0(r7)
    6440:	3c400117 	ldw	r17,4(r7)
    6444:	38800204 	addi	r2,r7,8
    6448:	d8814115 	stw	r2,1284(sp)
    644c:	003eb706 	br	5f2c <___vfprintf_internal_r+0xa30>
    6450:	3c000017 	ldw	r16,0(r7)
    6454:	3c400117 	ldw	r17,4(r7)
    6458:	39000204 	addi	r4,r7,8
    645c:	d9014115 	stw	r4,1284(sp)
    6460:	0009883a 	mov	r4,zero
    6464:	d8000405 	stb	zero,16(sp)
    6468:	003eb206 	br	5f34 <___vfprintf_internal_r+0xa38>
    646c:	38c00017 	ldw	r3,0(r7)
    6470:	39c00104 	addi	r7,r7,4
    6474:	d8c14b15 	stw	r3,1324(sp)
    6478:	1800d10e 	bge	r3,zero,67c0 <___vfprintf_internal_r+0x12c4>
    647c:	00c7c83a 	sub	r3,zero,r3
    6480:	d8c14b15 	stw	r3,1324(sp)
    6484:	d9014d17 	ldw	r4,1332(sp)
    6488:	b8c00007 	ldb	r3,0(r23)
    648c:	21000114 	ori	r4,r4,4
    6490:	d9014d15 	stw	r4,1332(sp)
    6494:	003c9806 	br	56f8 <___vfprintf_internal_r+0x1fc>
    6498:	d9814d17 	ldw	r6,1332(sp)
    649c:	3080080c 	andi	r2,r6,32
    64a0:	1001f026 	beq	r2,zero,6c64 <___vfprintf_internal_r+0x1768>
    64a4:	d9014c17 	ldw	r4,1328(sp)
    64a8:	38800017 	ldw	r2,0(r7)
    64ac:	39c00104 	addi	r7,r7,4
    64b0:	d9c14115 	stw	r7,1284(sp)
    64b4:	2007d7fa 	srai	r3,r4,31
    64b8:	d9c14117 	ldw	r7,1284(sp)
    64bc:	11000015 	stw	r4,0(r2)
    64c0:	10c00115 	stw	r3,4(r2)
    64c4:	003c6906 	br	566c <___vfprintf_internal_r+0x170>
    64c8:	b8c00007 	ldb	r3,0(r23)
    64cc:	00801b04 	movi	r2,108
    64d0:	18824f26 	beq	r3,r2,6e10 <___vfprintf_internal_r+0x1914>
    64d4:	d9414d17 	ldw	r5,1332(sp)
    64d8:	29400414 	ori	r5,r5,16
    64dc:	d9414d15 	stw	r5,1332(sp)
    64e0:	003c8506 	br	56f8 <___vfprintf_internal_r+0x1fc>
    64e4:	d9814d17 	ldw	r6,1332(sp)
    64e8:	b8c00007 	ldb	r3,0(r23)
    64ec:	31800814 	ori	r6,r6,32
    64f0:	d9814d15 	stw	r6,1332(sp)
    64f4:	003c8006 	br	56f8 <___vfprintf_internal_r+0x1fc>
    64f8:	d8814d17 	ldw	r2,1332(sp)
    64fc:	3c000017 	ldw	r16,0(r7)
    6500:	00c01e04 	movi	r3,120
    6504:	10800094 	ori	r2,r2,2
    6508:	d8814d15 	stw	r2,1332(sp)
    650c:	39c00104 	addi	r7,r7,4
    6510:	01420034 	movhi	r5,2048
    6514:	29401f04 	addi	r5,r5,124
    6518:	00800c04 	movi	r2,48
    651c:	0023883a 	mov	r17,zero
    6520:	01000084 	movi	r4,2
    6524:	d9c14115 	stw	r7,1284(sp)
    6528:	d8c14e15 	stw	r3,1336(sp)
    652c:	d9414515 	stw	r5,1300(sp)
    6530:	d8800505 	stb	r2,20(sp)
    6534:	d8c00545 	stb	r3,21(sp)
    6538:	d8000405 	stb	zero,16(sp)
    653c:	003e7d06 	br	5f34 <___vfprintf_internal_r+0xa38>
    6540:	d8814d17 	ldw	r2,1332(sp)
    6544:	b8c00007 	ldb	r3,0(r23)
    6548:	10801014 	ori	r2,r2,64
    654c:	d8814d15 	stw	r2,1332(sp)
    6550:	003c6906 	br	56f8 <___vfprintf_internal_r+0x1fc>
    6554:	d9414d17 	ldw	r5,1332(sp)
    6558:	2880020c 	andi	r2,r5,8
    655c:	1001df26 	beq	r2,zero,6cdc <___vfprintf_internal_r+0x17e0>
    6560:	39800017 	ldw	r6,0(r7)
    6564:	38800204 	addi	r2,r7,8
    6568:	d8814115 	stw	r2,1284(sp)
    656c:	d9814315 	stw	r6,1292(sp)
    6570:	39c00117 	ldw	r7,4(r7)
    6574:	d9c14415 	stw	r7,1296(sp)
    6578:	d9014317 	ldw	r4,1292(sp)
    657c:	d9414417 	ldw	r5,1296(sp)
    6580:	000bd640 	call	bd64 <__isinfd>
    6584:	10021726 	beq	r2,zero,6de4 <___vfprintf_internal_r+0x18e8>
    6588:	d9014317 	ldw	r4,1292(sp)
    658c:	d9414417 	ldw	r5,1296(sp)
    6590:	000d883a 	mov	r6,zero
    6594:	000f883a 	mov	r7,zero
    6598:	000de200 	call	de20 <__ltdf2>
    659c:	1002ca16 	blt	r2,zero,70c8 <___vfprintf_internal_r+0x1bcc>
    65a0:	d9414e17 	ldw	r5,1336(sp)
    65a4:	008011c4 	movi	r2,71
    65a8:	11420a16 	blt	r2,r5,6dd4 <___vfprintf_internal_r+0x18d8>
    65ac:	01820034 	movhi	r6,2048
    65b0:	31802404 	addi	r6,r6,144
    65b4:	d9814215 	stw	r6,1288(sp)
    65b8:	d9014d17 	ldw	r4,1332(sp)
    65bc:	00c000c4 	movi	r3,3
    65c0:	00bfdfc4 	movi	r2,-129
    65c4:	2088703a 	and	r4,r4,r2
    65c8:	180f883a 	mov	r7,r3
    65cc:	d8c14615 	stw	r3,1304(sp)
    65d0:	d9014d15 	stw	r4,1332(sp)
    65d4:	d8014715 	stw	zero,1308(sp)
    65d8:	003e6a06 	br	5f84 <___vfprintf_internal_r+0xa88>
    65dc:	38800017 	ldw	r2,0(r7)
    65e0:	00c00044 	movi	r3,1
    65e4:	39c00104 	addi	r7,r7,4
    65e8:	d9c14115 	stw	r7,1284(sp)
    65ec:	d9001004 	addi	r4,sp,64
    65f0:	180f883a 	mov	r7,r3
    65f4:	d8c14615 	stw	r3,1304(sp)
    65f8:	d9014215 	stw	r4,1288(sp)
    65fc:	d8801005 	stb	r2,64(sp)
    6600:	d8000405 	stb	zero,16(sp)
    6604:	003cac06 	br	58b8 <___vfprintf_internal_r+0x3bc>
    6608:	01420034 	movhi	r5,2048
    660c:	29402a04 	addi	r5,r5,168
    6610:	d9414515 	stw	r5,1300(sp)
    6614:	d9814d17 	ldw	r6,1332(sp)
    6618:	3080080c 	andi	r2,r6,32
    661c:	1000f926 	beq	r2,zero,6a04 <___vfprintf_internal_r+0x1508>
    6620:	3c000017 	ldw	r16,0(r7)
    6624:	3c400117 	ldw	r17,4(r7)
    6628:	38800204 	addi	r2,r7,8
    662c:	d8814115 	stw	r2,1284(sp)
    6630:	d9414d17 	ldw	r5,1332(sp)
    6634:	2880004c 	andi	r2,r5,1
    6638:	1005003a 	cmpeq	r2,r2,zero
    663c:	1000b31e 	bne	r2,zero,690c <___vfprintf_internal_r+0x1410>
    6640:	8444b03a 	or	r2,r16,r17
    6644:	1000b126 	beq	r2,zero,690c <___vfprintf_internal_r+0x1410>
    6648:	d9814e17 	ldw	r6,1336(sp)
    664c:	29400094 	ori	r5,r5,2
    6650:	00800c04 	movi	r2,48
    6654:	01000084 	movi	r4,2
    6658:	d9414d15 	stw	r5,1332(sp)
    665c:	d8800505 	stb	r2,20(sp)
    6660:	d9800545 	stb	r6,21(sp)
    6664:	d8000405 	stb	zero,16(sp)
    6668:	003e3206 	br	5f34 <___vfprintf_internal_r+0xa38>
    666c:	01820034 	movhi	r6,2048
    6670:	31801f04 	addi	r6,r6,124
    6674:	d9814515 	stw	r6,1300(sp)
    6678:	003fe606 	br	6614 <___vfprintf_internal_r+0x1118>
    667c:	00800ac4 	movi	r2,43
    6680:	d8800405 	stb	r2,16(sp)
    6684:	b8c00007 	ldb	r3,0(r23)
    6688:	003c1b06 	br	56f8 <___vfprintf_internal_r+0x1fc>
    668c:	d8814d17 	ldw	r2,1332(sp)
    6690:	b8c00007 	ldb	r3,0(r23)
    6694:	10800054 	ori	r2,r2,1
    6698:	d8814d15 	stw	r2,1332(sp)
    669c:	003c1606 	br	56f8 <___vfprintf_internal_r+0x1fc>
    66a0:	d8800407 	ldb	r2,16(sp)
    66a4:	1000461e 	bne	r2,zero,67c0 <___vfprintf_internal_r+0x12c4>
    66a8:	00800804 	movi	r2,32
    66ac:	d8800405 	stb	r2,16(sp)
    66b0:	b8c00007 	ldb	r3,0(r23)
    66b4:	003c1006 	br	56f8 <___vfprintf_internal_r+0x1fc>
    66b8:	d9814d17 	ldw	r6,1332(sp)
    66bc:	b8c00007 	ldb	r3,0(r23)
    66c0:	31800214 	ori	r6,r6,8
    66c4:	d9814d15 	stw	r6,1332(sp)
    66c8:	003c0b06 	br	56f8 <___vfprintf_internal_r+0x1fc>
    66cc:	0007883a 	mov	r3,zero
    66d0:	01000244 	movi	r4,9
    66d4:	188002a4 	muli	r2,r3,10
    66d8:	b8c00007 	ldb	r3,0(r23)
    66dc:	d9814e17 	ldw	r6,1336(sp)
    66e0:	bdc00044 	addi	r23,r23,1
    66e4:	d8c14e15 	stw	r3,1336(sp)
    66e8:	d9414e17 	ldw	r5,1336(sp)
    66ec:	3085883a 	add	r2,r6,r2
    66f0:	10fff404 	addi	r3,r2,-48
    66f4:	28bff404 	addi	r2,r5,-48
    66f8:	20bff62e 	bgeu	r4,r2,66d4 <___vfprintf_internal_r+0x11d8>
    66fc:	d8c14b15 	stw	r3,1324(sp)
    6700:	003bff06 	br	5700 <___vfprintf_internal_r+0x204>
    6704:	d9414d17 	ldw	r5,1332(sp)
    6708:	b8c00007 	ldb	r3,0(r23)
    670c:	29402014 	ori	r5,r5,128
    6710:	d9414d15 	stw	r5,1332(sp)
    6714:	003bf806 	br	56f8 <___vfprintf_internal_r+0x1fc>
    6718:	b8c00007 	ldb	r3,0(r23)
    671c:	00800a84 	movi	r2,42
    6720:	bdc00044 	addi	r23,r23,1
    6724:	18831526 	beq	r3,r2,737c <___vfprintf_internal_r+0x1e80>
    6728:	d8c14e15 	stw	r3,1336(sp)
    672c:	18bff404 	addi	r2,r3,-48
    6730:	00c00244 	movi	r3,9
    6734:	18827836 	bltu	r3,r2,7118 <___vfprintf_internal_r+0x1c1c>
    6738:	000d883a 	mov	r6,zero
    673c:	308002a4 	muli	r2,r6,10
    6740:	b9800007 	ldb	r6,0(r23)
    6744:	d9414e17 	ldw	r5,1336(sp)
    6748:	bdc00044 	addi	r23,r23,1
    674c:	d9814e15 	stw	r6,1336(sp)
    6750:	d9014e17 	ldw	r4,1336(sp)
    6754:	1145883a 	add	r2,r2,r5
    6758:	11bff404 	addi	r6,r2,-48
    675c:	20bff404 	addi	r2,r4,-48
    6760:	18bff62e 	bgeu	r3,r2,673c <___vfprintf_internal_r+0x1240>
    6764:	3027883a 	mov	r19,r6
    6768:	303be50e 	bge	r6,zero,5700 <___vfprintf_internal_r+0x204>
    676c:	04ffffc4 	movi	r19,-1
    6770:	003be306 	br	5700 <___vfprintf_internal_r+0x204>
    6774:	d8000405 	stb	zero,16(sp)
    6778:	39800017 	ldw	r6,0(r7)
    677c:	39c00104 	addi	r7,r7,4
    6780:	d9c14115 	stw	r7,1284(sp)
    6784:	d9814215 	stw	r6,1288(sp)
    6788:	3001c926 	beq	r6,zero,6eb0 <___vfprintf_internal_r+0x19b4>
    678c:	98000e16 	blt	r19,zero,67c8 <___vfprintf_internal_r+0x12cc>
    6790:	d9014217 	ldw	r4,1288(sp)
    6794:	000b883a 	mov	r5,zero
    6798:	980d883a 	mov	r6,r19
    679c:	000a5b80 	call	a5b8 <memchr>
    67a0:	10025926 	beq	r2,zero,7108 <___vfprintf_internal_r+0x1c0c>
    67a4:	d8c14217 	ldw	r3,1288(sp)
    67a8:	10cfc83a 	sub	r7,r2,r3
    67ac:	99c19e16 	blt	r19,r7,6e28 <___vfprintf_internal_r+0x192c>
    67b0:	d9c14615 	stw	r7,1304(sp)
    67b4:	38000916 	blt	r7,zero,67dc <___vfprintf_internal_r+0x12e0>
    67b8:	d8014715 	stw	zero,1308(sp)
    67bc:	003df106 	br	5f84 <___vfprintf_internal_r+0xa88>
    67c0:	b8c00007 	ldb	r3,0(r23)
    67c4:	003bcc06 	br	56f8 <___vfprintf_internal_r+0x1fc>
    67c8:	d9014217 	ldw	r4,1288(sp)
    67cc:	000c04c0 	call	c04c <strlen>
    67d0:	d8814615 	stw	r2,1304(sp)
    67d4:	100f883a 	mov	r7,r2
    67d8:	103ff70e 	bge	r2,zero,67b8 <___vfprintf_internal_r+0x12bc>
    67dc:	d8014615 	stw	zero,1304(sp)
    67e0:	d8014715 	stw	zero,1308(sp)
    67e4:	003de706 	br	5f84 <___vfprintf_internal_r+0xa88>
    67e8:	20c03fcc 	andi	r3,r4,255
    67ec:	00800044 	movi	r2,1
    67f0:	18802d26 	beq	r3,r2,68a8 <___vfprintf_internal_r+0x13ac>
    67f4:	18800e36 	bltu	r3,r2,6830 <___vfprintf_internal_r+0x1334>
    67f8:	00800084 	movi	r2,2
    67fc:	1880fa26 	beq	r3,r2,6be8 <___vfprintf_internal_r+0x16ec>
    6800:	01020034 	movhi	r4,2048
    6804:	21002f04 	addi	r4,r4,188
    6808:	000c04c0 	call	c04c <strlen>
    680c:	100f883a 	mov	r7,r2
    6810:	dcc14615 	stw	r19,1304(sp)
    6814:	9880010e 	bge	r19,r2,681c <___vfprintf_internal_r+0x1320>
    6818:	d8814615 	stw	r2,1304(sp)
    681c:	00820034 	movhi	r2,2048
    6820:	10802f04 	addi	r2,r2,188
    6824:	dcc14715 	stw	r19,1308(sp)
    6828:	d8814215 	stw	r2,1288(sp)
    682c:	003dd506 	br	5f84 <___vfprintf_internal_r+0xa88>
    6830:	d9401a04 	addi	r5,sp,104
    6834:	dd001004 	addi	r20,sp,64
    6838:	d9414215 	stw	r5,1288(sp)
    683c:	880a977a 	slli	r5,r17,29
    6840:	d9814217 	ldw	r6,1288(sp)
    6844:	8004d0fa 	srli	r2,r16,3
    6848:	8806d0fa 	srli	r3,r17,3
    684c:	810001cc 	andi	r4,r16,7
    6850:	2884b03a 	or	r2,r5,r2
    6854:	31bfffc4 	addi	r6,r6,-1
    6858:	21000c04 	addi	r4,r4,48
    685c:	d9814215 	stw	r6,1288(sp)
    6860:	10cab03a 	or	r5,r2,r3
    6864:	31000005 	stb	r4,0(r6)
    6868:	1021883a 	mov	r16,r2
    686c:	1823883a 	mov	r17,r3
    6870:	283ff21e 	bne	r5,zero,683c <___vfprintf_internal_r+0x1340>
    6874:	d8c14d17 	ldw	r3,1332(sp)
    6878:	1880004c 	andi	r2,r3,1
    687c:	1005003a 	cmpeq	r2,r2,zero
    6880:	103db91e 	bne	r2,zero,5f68 <___vfprintf_internal_r+0xa6c>
    6884:	20803fcc 	andi	r2,r4,255
    6888:	1080201c 	xori	r2,r2,128
    688c:	10bfe004 	addi	r2,r2,-128
    6890:	00c00c04 	movi	r3,48
    6894:	10fdb426 	beq	r2,r3,5f68 <___vfprintf_internal_r+0xa6c>
    6898:	31bfffc4 	addi	r6,r6,-1
    689c:	d9814215 	stw	r6,1288(sp)
    68a0:	30c00005 	stb	r3,0(r6)
    68a4:	003db006 	br	5f68 <___vfprintf_internal_r+0xa6c>
    68a8:	88800068 	cmpgeui	r2,r17,1
    68ac:	10002c1e 	bne	r2,zero,6960 <___vfprintf_internal_r+0x1464>
    68b0:	8800021e 	bne	r17,zero,68bc <___vfprintf_internal_r+0x13c0>
    68b4:	00800244 	movi	r2,9
    68b8:	14002936 	bltu	r2,r16,6960 <___vfprintf_internal_r+0x1464>
    68bc:	d90019c4 	addi	r4,sp,103
    68c0:	dd001004 	addi	r20,sp,64
    68c4:	d9014215 	stw	r4,1288(sp)
    68c8:	d9014217 	ldw	r4,1288(sp)
    68cc:	80800c04 	addi	r2,r16,48
    68d0:	20800005 	stb	r2,0(r4)
    68d4:	003da406 	br	5f68 <___vfprintf_internal_r+0xa6c>
    68d8:	dc400e17 	ldw	r17,56(sp)
    68dc:	07020034 	movhi	fp,2048
    68e0:	e7003704 	addi	fp,fp,220
    68e4:	9425883a 	add	r18,r18,r16
    68e8:	8c400044 	addi	r17,r17,1
    68ec:	008001c4 	movi	r2,7
    68f0:	1f000015 	stw	fp,0(r3)
    68f4:	1c000115 	stw	r16,4(r3)
    68f8:	dc800f15 	stw	r18,60(sp)
    68fc:	dc400e15 	stw	r17,56(sp)
    6900:	147de216 	blt	r2,r17,608c <___vfprintf_internal_r+0xb90>
    6904:	18c00204 	addi	r3,r3,8
    6908:	003c7a06 	br	5af4 <___vfprintf_internal_r+0x5f8>
    690c:	01000084 	movi	r4,2
    6910:	d8000405 	stb	zero,16(sp)
    6914:	003d8706 	br	5f34 <___vfprintf_internal_r+0xa38>
    6918:	d9814d17 	ldw	r6,1332(sp)
    691c:	30c4703a 	and	r2,r6,r3
    6920:	1005003a 	cmpeq	r2,r2,zero
    6924:	103cb926 	beq	r2,zero,5c0c <___vfprintf_internal_r+0x710>
    6928:	d9014217 	ldw	r4,1288(sp)
    692c:	94800044 	addi	r18,r18,1
    6930:	8c400044 	addi	r17,r17,1
    6934:	008001c4 	movi	r2,7
    6938:	a9000015 	stw	r4,0(r21)
    693c:	a8c00115 	stw	r3,4(r21)
    6940:	dc800f15 	stw	r18,60(sp)
    6944:	dc400e15 	stw	r17,56(sp)
    6948:	147e6616 	blt	r2,r17,62e4 <___vfprintf_internal_r+0xde8>
    694c:	acc00204 	addi	r19,r21,8
    6950:	003cd706 	br	5cb0 <___vfprintf_internal_r+0x7b4>
    6954:	07020034 	movhi	fp,2048
    6958:	e7003704 	addi	fp,fp,220
    695c:	003c4f06 	br	5a9c <___vfprintf_internal_r+0x5a0>
    6960:	dd001004 	addi	r20,sp,64
    6964:	dc801a04 	addi	r18,sp,104
    6968:	8009883a 	mov	r4,r16
    696c:	880b883a 	mov	r5,r17
    6970:	01800284 	movi	r6,10
    6974:	000f883a 	mov	r7,zero
    6978:	000cb300 	call	cb30 <__umoddi3>
    697c:	12000c04 	addi	r8,r2,48
    6980:	94bfffc4 	addi	r18,r18,-1
    6984:	8009883a 	mov	r4,r16
    6988:	880b883a 	mov	r5,r17
    698c:	01800284 	movi	r6,10
    6990:	000f883a 	mov	r7,zero
    6994:	92000005 	stb	r8,0(r18)
    6998:	000c5540 	call	c554 <__udivdi3>
    699c:	1009883a 	mov	r4,r2
    69a0:	1021883a 	mov	r16,r2
    69a4:	18800068 	cmpgeui	r2,r3,1
    69a8:	1823883a 	mov	r17,r3
    69ac:	103fee1e 	bne	r2,zero,6968 <___vfprintf_internal_r+0x146c>
    69b0:	1800021e 	bne	r3,zero,69bc <___vfprintf_internal_r+0x14c0>
    69b4:	00800244 	movi	r2,9
    69b8:	113feb36 	bltu	r2,r4,6968 <___vfprintf_internal_r+0x146c>
    69bc:	94bfffc4 	addi	r18,r18,-1
    69c0:	dc814215 	stw	r18,1288(sp)
    69c4:	003fc006 	br	68c8 <___vfprintf_internal_r+0x13cc>
    69c8:	d9014d17 	ldw	r4,1332(sp)
    69cc:	2080004c 	andi	r2,r4,1
    69d0:	10009a1e 	bne	r2,zero,6c3c <___vfprintf_internal_r+0x1740>
    69d4:	d9401a04 	addi	r5,sp,104
    69d8:	dd001004 	addi	r20,sp,64
    69dc:	d9414215 	stw	r5,1288(sp)
    69e0:	003d6106 	br	5f68 <___vfprintf_internal_r+0xa6c>
    69e4:	d9015017 	ldw	r4,1344(sp)
    69e8:	b00b883a 	mov	r5,r22
    69ec:	d9800d04 	addi	r6,sp,52
    69f0:	00054a40 	call	54a4 <__sprint_r>
    69f4:	103c791e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    69f8:	dc800f17 	ldw	r18,60(sp)
    69fc:	d8c01a04 	addi	r3,sp,104
    6a00:	003cff06 	br	5e00 <___vfprintf_internal_r+0x904>
    6a04:	d8c14d17 	ldw	r3,1332(sp)
    6a08:	1880040c 	andi	r2,r3,16
    6a0c:	1000711e 	bne	r2,zero,6bd4 <___vfprintf_internal_r+0x16d8>
    6a10:	d9014d17 	ldw	r4,1332(sp)
    6a14:	2080100c 	andi	r2,r4,64
    6a18:	10006e26 	beq	r2,zero,6bd4 <___vfprintf_internal_r+0x16d8>
    6a1c:	3c00000b 	ldhu	r16,0(r7)
    6a20:	0023883a 	mov	r17,zero
    6a24:	39c00104 	addi	r7,r7,4
    6a28:	d9c14115 	stw	r7,1284(sp)
    6a2c:	003f0006 	br	6630 <___vfprintf_internal_r+0x1134>
    6a30:	dc400e17 	ldw	r17,56(sp)
    6a34:	07020034 	movhi	fp,2048
    6a38:	e7003704 	addi	fp,fp,220
    6a3c:	9425883a 	add	r18,r18,r16
    6a40:	8c400044 	addi	r17,r17,1
    6a44:	008001c4 	movi	r2,7
    6a48:	1f000015 	stw	fp,0(r3)
    6a4c:	1c000115 	stw	r16,4(r3)
    6a50:	dc800f15 	stw	r18,60(sp)
    6a54:	dc400e15 	stw	r17,56(sp)
    6a58:	147d7616 	blt	r2,r17,6034 <___vfprintf_internal_r+0xb38>
    6a5c:	18c00204 	addi	r3,r3,8
    6a60:	003d7b06 	br	6050 <___vfprintf_internal_r+0xb54>
    6a64:	dc800f17 	ldw	r18,60(sp)
    6a68:	dc400e17 	ldw	r17,56(sp)
    6a6c:	07020034 	movhi	fp,2048
    6a70:	e7003b04 	addi	fp,fp,236
    6a74:	003bc006 	br	5978 <___vfprintf_internal_r+0x47c>
    6a78:	d9015017 	ldw	r4,1344(sp)
    6a7c:	b00b883a 	mov	r5,r22
    6a80:	d9800d04 	addi	r6,sp,52
    6a84:	00054a40 	call	54a4 <__sprint_r>
    6a88:	103c541e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6a8c:	dc800f17 	ldw	r18,60(sp)
    6a90:	d8c01a04 	addi	r3,sp,104
    6a94:	003ce906 	br	5e3c <___vfprintf_internal_r+0x940>
    6a98:	3c000017 	ldw	r16,0(r7)
    6a9c:	0009883a 	mov	r4,zero
    6aa0:	39c00104 	addi	r7,r7,4
    6aa4:	0023883a 	mov	r17,zero
    6aa8:	d9c14115 	stw	r7,1284(sp)
    6aac:	d8000405 	stb	zero,16(sp)
    6ab0:	003d2006 	br	5f34 <___vfprintf_internal_r+0xa38>
    6ab4:	38800017 	ldw	r2,0(r7)
    6ab8:	39c00104 	addi	r7,r7,4
    6abc:	d9c14115 	stw	r7,1284(sp)
    6ac0:	1023d7fa 	srai	r17,r2,31
    6ac4:	1021883a 	mov	r16,r2
    6ac8:	003d1806 	br	5f2c <___vfprintf_internal_r+0xa30>
    6acc:	3c000017 	ldw	r16,0(r7)
    6ad0:	01000044 	movi	r4,1
    6ad4:	39c00104 	addi	r7,r7,4
    6ad8:	0023883a 	mov	r17,zero
    6adc:	d9c14115 	stw	r7,1284(sp)
    6ae0:	d8000405 	stb	zero,16(sp)
    6ae4:	003d1306 	br	5f34 <___vfprintf_internal_r+0xa38>
    6ae8:	00820034 	movhi	r2,2048
    6aec:	10803604 	addi	r2,r2,216
    6af0:	94800044 	addi	r18,r18,1
    6af4:	8c400044 	addi	r17,r17,1
    6af8:	a8800015 	stw	r2,0(r21)
    6afc:	00c00044 	movi	r3,1
    6b00:	008001c4 	movi	r2,7
    6b04:	a8c00115 	stw	r3,4(r21)
    6b08:	dc800f15 	stw	r18,60(sp)
    6b0c:	dc400e15 	stw	r17,56(sp)
    6b10:	1440ca16 	blt	r2,r17,6e3c <___vfprintf_internal_r+0x1940>
    6b14:	a8c00204 	addi	r3,r21,8
    6b18:	2000061e 	bne	r4,zero,6b34 <___vfprintf_internal_r+0x1638>
    6b1c:	d9414817 	ldw	r5,1312(sp)
    6b20:	2800041e 	bne	r5,zero,6b34 <___vfprintf_internal_r+0x1638>
    6b24:	d9814d17 	ldw	r6,1332(sp)
    6b28:	3080004c 	andi	r2,r6,1
    6b2c:	1005003a 	cmpeq	r2,r2,zero
    6b30:	103bf01e 	bne	r2,zero,5af4 <___vfprintf_internal_r+0x5f8>
    6b34:	00800044 	movi	r2,1
    6b38:	dc400e17 	ldw	r17,56(sp)
    6b3c:	18800115 	stw	r2,4(r3)
    6b40:	d8814a17 	ldw	r2,1320(sp)
    6b44:	94800044 	addi	r18,r18,1
    6b48:	8c400044 	addi	r17,r17,1
    6b4c:	18800015 	stw	r2,0(r3)
    6b50:	008001c4 	movi	r2,7
    6b54:	dc800f15 	stw	r18,60(sp)
    6b58:	dc400e15 	stw	r17,56(sp)
    6b5c:	1440ca16 	blt	r2,r17,6e88 <___vfprintf_internal_r+0x198c>
    6b60:	18c00204 	addi	r3,r3,8
    6b64:	0121c83a 	sub	r16,zero,r4
    6b68:	0400500e 	bge	zero,r16,6cac <___vfprintf_internal_r+0x17b0>
    6b6c:	00800404 	movi	r2,16
    6b70:	1400800e 	bge	r2,r16,6d74 <___vfprintf_internal_r+0x1878>
    6b74:	1027883a 	mov	r19,r2
    6b78:	07020034 	movhi	fp,2048
    6b7c:	e7003704 	addi	fp,fp,220
    6b80:	050001c4 	movi	r20,7
    6b84:	00000306 	br	6b94 <___vfprintf_internal_r+0x1698>
    6b88:	18c00204 	addi	r3,r3,8
    6b8c:	843ffc04 	addi	r16,r16,-16
    6b90:	9c007a0e 	bge	r19,r16,6d7c <___vfprintf_internal_r+0x1880>
    6b94:	94800404 	addi	r18,r18,16
    6b98:	8c400044 	addi	r17,r17,1
    6b9c:	1f000015 	stw	fp,0(r3)
    6ba0:	1cc00115 	stw	r19,4(r3)
    6ba4:	dc800f15 	stw	r18,60(sp)
    6ba8:	dc400e15 	stw	r17,56(sp)
    6bac:	a47ff60e 	bge	r20,r17,6b88 <___vfprintf_internal_r+0x168c>
    6bb0:	d9015017 	ldw	r4,1344(sp)
    6bb4:	b00b883a 	mov	r5,r22
    6bb8:	d9800d04 	addi	r6,sp,52
    6bbc:	00054a40 	call	54a4 <__sprint_r>
    6bc0:	103c061e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6bc4:	dc800f17 	ldw	r18,60(sp)
    6bc8:	dc400e17 	ldw	r17,56(sp)
    6bcc:	d8c01a04 	addi	r3,sp,104
    6bd0:	003fee06 	br	6b8c <___vfprintf_internal_r+0x1690>
    6bd4:	3c000017 	ldw	r16,0(r7)
    6bd8:	0023883a 	mov	r17,zero
    6bdc:	39c00104 	addi	r7,r7,4
    6be0:	d9c14115 	stw	r7,1284(sp)
    6be4:	003e9206 	br	6630 <___vfprintf_internal_r+0x1134>
    6be8:	d9401a04 	addi	r5,sp,104
    6bec:	dd001004 	addi	r20,sp,64
    6bf0:	d9414215 	stw	r5,1288(sp)
    6bf4:	d9814517 	ldw	r6,1300(sp)
    6bf8:	880a973a 	slli	r5,r17,28
    6bfc:	8004d13a 	srli	r2,r16,4
    6c00:	810003cc 	andi	r4,r16,15
    6c04:	3109883a 	add	r4,r6,r4
    6c08:	2884b03a 	or	r2,r5,r2
    6c0c:	21400003 	ldbu	r5,0(r4)
    6c10:	d9014217 	ldw	r4,1288(sp)
    6c14:	8806d13a 	srli	r3,r17,4
    6c18:	1021883a 	mov	r16,r2
    6c1c:	213fffc4 	addi	r4,r4,-1
    6c20:	d9014215 	stw	r4,1288(sp)
    6c24:	d9814217 	ldw	r6,1288(sp)
    6c28:	10c8b03a 	or	r4,r2,r3
    6c2c:	1823883a 	mov	r17,r3
    6c30:	31400005 	stb	r5,0(r6)
    6c34:	203fef1e 	bne	r4,zero,6bf4 <___vfprintf_internal_r+0x16f8>
    6c38:	003ccb06 	br	5f68 <___vfprintf_internal_r+0xa6c>
    6c3c:	00800c04 	movi	r2,48
    6c40:	d98019c4 	addi	r6,sp,103
    6c44:	dd001004 	addi	r20,sp,64
    6c48:	d88019c5 	stb	r2,103(sp)
    6c4c:	d9814215 	stw	r6,1288(sp)
    6c50:	003cc506 	br	5f68 <___vfprintf_internal_r+0xa6c>
    6c54:	dc400e17 	ldw	r17,56(sp)
    6c58:	07020034 	movhi	fp,2048
    6c5c:	e7003b04 	addi	fp,fp,236
    6c60:	003bc706 	br	5b80 <___vfprintf_internal_r+0x684>
    6c64:	d9414d17 	ldw	r5,1332(sp)
    6c68:	2880040c 	andi	r2,r5,16
    6c6c:	10007c26 	beq	r2,zero,6e60 <___vfprintf_internal_r+0x1964>
    6c70:	38800017 	ldw	r2,0(r7)
    6c74:	39c00104 	addi	r7,r7,4
    6c78:	d9c14115 	stw	r7,1284(sp)
    6c7c:	d9814c17 	ldw	r6,1328(sp)
    6c80:	d9c14117 	ldw	r7,1284(sp)
    6c84:	11800015 	stw	r6,0(r2)
    6c88:	003a7806 	br	566c <___vfprintf_internal_r+0x170>
    6c8c:	d9015017 	ldw	r4,1344(sp)
    6c90:	b00b883a 	mov	r5,r22
    6c94:	d9800d04 	addi	r6,sp,52
    6c98:	00054a40 	call	54a4 <__sprint_r>
    6c9c:	103bcf1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6ca0:	dc800f17 	ldw	r18,60(sp)
    6ca4:	dc400e17 	ldw	r17,56(sp)
    6ca8:	d8c01a04 	addi	r3,sp,104
    6cac:	d9014817 	ldw	r4,1312(sp)
    6cb0:	d9414217 	ldw	r5,1288(sp)
    6cb4:	8c400044 	addi	r17,r17,1
    6cb8:	9125883a 	add	r18,r18,r4
    6cbc:	008001c4 	movi	r2,7
    6cc0:	19400015 	stw	r5,0(r3)
    6cc4:	19000115 	stw	r4,4(r3)
    6cc8:	dc800f15 	stw	r18,60(sp)
    6ccc:	dc400e15 	stw	r17,56(sp)
    6cd0:	147cee16 	blt	r2,r17,608c <___vfprintf_internal_r+0xb90>
    6cd4:	18c00204 	addi	r3,r3,8
    6cd8:	003b8606 	br	5af4 <___vfprintf_internal_r+0x5f8>
    6cdc:	38c00017 	ldw	r3,0(r7)
    6ce0:	39000204 	addi	r4,r7,8
    6ce4:	d9014115 	stw	r4,1284(sp)
    6ce8:	d8c14315 	stw	r3,1292(sp)
    6cec:	39c00117 	ldw	r7,4(r7)
    6cf0:	d9c14415 	stw	r7,1296(sp)
    6cf4:	003e2006 	br	6578 <___vfprintf_internal_r+0x107c>
    6cf8:	0005883a 	mov	r2,zero
    6cfc:	1409c83a 	sub	r4,r2,r16
    6d00:	1105803a 	cmpltu	r2,r2,r4
    6d04:	044bc83a 	sub	r5,zero,r17
    6d08:	2885c83a 	sub	r2,r5,r2
    6d0c:	2021883a 	mov	r16,r4
    6d10:	1023883a 	mov	r17,r2
    6d14:	01000044 	movi	r4,1
    6d18:	00800b44 	movi	r2,45
    6d1c:	d8800405 	stb	r2,16(sp)
    6d20:	003c8406 	br	5f34 <___vfprintf_internal_r+0xa38>
    6d24:	d9015017 	ldw	r4,1344(sp)
    6d28:	b00b883a 	mov	r5,r22
    6d2c:	d9800d04 	addi	r6,sp,52
    6d30:	00054a40 	call	54a4 <__sprint_r>
    6d34:	103ba91e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6d38:	dc800f17 	ldw	r18,60(sp)
    6d3c:	dc400e17 	ldw	r17,56(sp)
    6d40:	d9000617 	ldw	r4,24(sp)
    6d44:	d9401a04 	addi	r5,sp,104
    6d48:	003da706 	br	63e8 <___vfprintf_internal_r+0xeec>
    6d4c:	d9015017 	ldw	r4,1344(sp)
    6d50:	b00b883a 	mov	r5,r22
    6d54:	d9800d04 	addi	r6,sp,52
    6d58:	00054a40 	call	54a4 <__sprint_r>
    6d5c:	103b9f1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6d60:	dc800f17 	ldw	r18,60(sp)
    6d64:	dc400e17 	ldw	r17,56(sp)
    6d68:	d9000617 	ldw	r4,24(sp)
    6d6c:	d8c01a04 	addi	r3,sp,104
    6d70:	003d9106 	br	63b8 <___vfprintf_internal_r+0xebc>
    6d74:	07020034 	movhi	fp,2048
    6d78:	e7003704 	addi	fp,fp,220
    6d7c:	9425883a 	add	r18,r18,r16
    6d80:	8c400044 	addi	r17,r17,1
    6d84:	008001c4 	movi	r2,7
    6d88:	1f000015 	stw	fp,0(r3)
    6d8c:	1c000115 	stw	r16,4(r3)
    6d90:	dc800f15 	stw	r18,60(sp)
    6d94:	dc400e15 	stw	r17,56(sp)
    6d98:	147fbc16 	blt	r2,r17,6c8c <___vfprintf_internal_r+0x1790>
    6d9c:	18c00204 	addi	r3,r3,8
    6da0:	003fc206 	br	6cac <___vfprintf_internal_r+0x17b0>
    6da4:	d9015017 	ldw	r4,1344(sp)
    6da8:	b00b883a 	mov	r5,r22
    6dac:	d9800d04 	addi	r6,sp,52
    6db0:	00054a40 	call	54a4 <__sprint_r>
    6db4:	103b891e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6db8:	dc800f17 	ldw	r18,60(sp)
    6dbc:	d9000617 	ldw	r4,24(sp)
    6dc0:	d8c01a04 	addi	r3,sp,104
    6dc4:	003d0206 	br	61d0 <___vfprintf_internal_r+0xcd4>
    6dc8:	07020034 	movhi	fp,2048
    6dcc:	e7003704 	addi	fp,fp,220
    6dd0:	003be406 	br	5d64 <___vfprintf_internal_r+0x868>
    6dd4:	00820034 	movhi	r2,2048
    6dd8:	10802504 	addi	r2,r2,148
    6ddc:	d8814215 	stw	r2,1288(sp)
    6de0:	003df506 	br	65b8 <___vfprintf_internal_r+0x10bc>
    6de4:	d9014317 	ldw	r4,1292(sp)
    6de8:	d9414417 	ldw	r5,1296(sp)
    6dec:	000bda40 	call	bda4 <__isnand>
    6df0:	10003926 	beq	r2,zero,6ed8 <___vfprintf_internal_r+0x19dc>
    6df4:	d9414e17 	ldw	r5,1336(sp)
    6df8:	008011c4 	movi	r2,71
    6dfc:	1140ce16 	blt	r2,r5,7138 <___vfprintf_internal_r+0x1c3c>
    6e00:	01820034 	movhi	r6,2048
    6e04:	31802604 	addi	r6,r6,152
    6e08:	d9814215 	stw	r6,1288(sp)
    6e0c:	003dea06 	br	65b8 <___vfprintf_internal_r+0x10bc>
    6e10:	d9014d17 	ldw	r4,1332(sp)
    6e14:	bdc00044 	addi	r23,r23,1
    6e18:	b8c00007 	ldb	r3,0(r23)
    6e1c:	21000814 	ori	r4,r4,32
    6e20:	d9014d15 	stw	r4,1332(sp)
    6e24:	003a3406 	br	56f8 <___vfprintf_internal_r+0x1fc>
    6e28:	dcc14615 	stw	r19,1304(sp)
    6e2c:	98011016 	blt	r19,zero,7270 <___vfprintf_internal_r+0x1d74>
    6e30:	980f883a 	mov	r7,r19
    6e34:	d8014715 	stw	zero,1308(sp)
    6e38:	003c5206 	br	5f84 <___vfprintf_internal_r+0xa88>
    6e3c:	d9015017 	ldw	r4,1344(sp)
    6e40:	b00b883a 	mov	r5,r22
    6e44:	d9800d04 	addi	r6,sp,52
    6e48:	00054a40 	call	54a4 <__sprint_r>
    6e4c:	103b631e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6e50:	dc800f17 	ldw	r18,60(sp)
    6e54:	d9000617 	ldw	r4,24(sp)
    6e58:	d8c01a04 	addi	r3,sp,104
    6e5c:	003f2e06 	br	6b18 <___vfprintf_internal_r+0x161c>
    6e60:	d8c14d17 	ldw	r3,1332(sp)
    6e64:	1880100c 	andi	r2,r3,64
    6e68:	1000a026 	beq	r2,zero,70ec <___vfprintf_internal_r+0x1bf0>
    6e6c:	38800017 	ldw	r2,0(r7)
    6e70:	39c00104 	addi	r7,r7,4
    6e74:	d9c14115 	stw	r7,1284(sp)
    6e78:	d9014c17 	ldw	r4,1328(sp)
    6e7c:	d9c14117 	ldw	r7,1284(sp)
    6e80:	1100000d 	sth	r4,0(r2)
    6e84:	0039f906 	br	566c <___vfprintf_internal_r+0x170>
    6e88:	d9015017 	ldw	r4,1344(sp)
    6e8c:	b00b883a 	mov	r5,r22
    6e90:	d9800d04 	addi	r6,sp,52
    6e94:	00054a40 	call	54a4 <__sprint_r>
    6e98:	103b501e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    6e9c:	dc800f17 	ldw	r18,60(sp)
    6ea0:	dc400e17 	ldw	r17,56(sp)
    6ea4:	d9000617 	ldw	r4,24(sp)
    6ea8:	d8c01a04 	addi	r3,sp,104
    6eac:	003f2d06 	br	6b64 <___vfprintf_internal_r+0x1668>
    6eb0:	00800184 	movi	r2,6
    6eb4:	14c09a36 	bltu	r2,r19,7120 <___vfprintf_internal_r+0x1c24>
    6eb8:	dcc14615 	stw	r19,1304(sp)
    6ebc:	9800010e 	bge	r19,zero,6ec4 <___vfprintf_internal_r+0x19c8>
    6ec0:	d8014615 	stw	zero,1304(sp)
    6ec4:	00820034 	movhi	r2,2048
    6ec8:	10802804 	addi	r2,r2,160
    6ecc:	980f883a 	mov	r7,r19
    6ed0:	d8814215 	stw	r2,1288(sp)
    6ed4:	003a7806 	br	58b8 <___vfprintf_internal_r+0x3bc>
    6ed8:	00bfffc4 	movi	r2,-1
    6edc:	9880e226 	beq	r19,r2,7268 <___vfprintf_internal_r+0x1d6c>
    6ee0:	d9414e17 	ldw	r5,1336(sp)
    6ee4:	008019c4 	movi	r2,103
    6ee8:	2880dc26 	beq	r5,r2,725c <___vfprintf_internal_r+0x1d60>
    6eec:	008011c4 	movi	r2,71
    6ef0:	2880da26 	beq	r5,r2,725c <___vfprintf_internal_r+0x1d60>
    6ef4:	d9414d17 	ldw	r5,1332(sp)
    6ef8:	d9014417 	ldw	r4,1296(sp)
    6efc:	d9814317 	ldw	r6,1292(sp)
    6f00:	29404014 	ori	r5,r5,256
    6f04:	d9414d15 	stw	r5,1332(sp)
    6f08:	2000cc16 	blt	r4,zero,723c <___vfprintf_internal_r+0x1d40>
    6f0c:	3021883a 	mov	r16,r6
    6f10:	2023883a 	mov	r17,r4
    6f14:	0039883a 	mov	fp,zero
    6f18:	d9414e17 	ldw	r5,1336(sp)
    6f1c:	00801984 	movi	r2,102
    6f20:	2880b726 	beq	r5,r2,7200 <___vfprintf_internal_r+0x1d04>
    6f24:	00801184 	movi	r2,70
    6f28:	2880b526 	beq	r5,r2,7200 <___vfprintf_internal_r+0x1d04>
    6f2c:	00801944 	movi	r2,101
    6f30:	2880c826 	beq	r5,r2,7254 <___vfprintf_internal_r+0x1d58>
    6f34:	00801144 	movi	r2,69
    6f38:	2880c626 	beq	r5,r2,7254 <___vfprintf_internal_r+0x1d58>
    6f3c:	9829883a 	mov	r20,r19
    6f40:	d9015017 	ldw	r4,1344(sp)
    6f44:	d8800604 	addi	r2,sp,24
    6f48:	880d883a 	mov	r6,r17
    6f4c:	d8800115 	stw	r2,4(sp)
    6f50:	d8c00704 	addi	r3,sp,28
    6f54:	d8800804 	addi	r2,sp,32
    6f58:	800b883a 	mov	r5,r16
    6f5c:	01c00084 	movi	r7,2
    6f60:	d8c00215 	stw	r3,8(sp)
    6f64:	d8800315 	stw	r2,12(sp)
    6f68:	dd000015 	stw	r20,0(sp)
    6f6c:	00077200 	call	7720 <_dtoa_r>
    6f70:	d9814e17 	ldw	r6,1336(sp)
    6f74:	d8814215 	stw	r2,1288(sp)
    6f78:	008019c4 	movi	r2,103
    6f7c:	30809526 	beq	r6,r2,71d4 <___vfprintf_internal_r+0x1cd8>
    6f80:	d8c14e17 	ldw	r3,1336(sp)
    6f84:	008011c4 	movi	r2,71
    6f88:	18809226 	beq	r3,r2,71d4 <___vfprintf_internal_r+0x1cd8>
    6f8c:	d9414217 	ldw	r5,1288(sp)
    6f90:	d9814e17 	ldw	r6,1336(sp)
    6f94:	00801984 	movi	r2,102
    6f98:	2d25883a 	add	r18,r5,r20
    6f9c:	30808626 	beq	r6,r2,71b8 <___vfprintf_internal_r+0x1cbc>
    6fa0:	00801184 	movi	r2,70
    6fa4:	30808426 	beq	r6,r2,71b8 <___vfprintf_internal_r+0x1cbc>
    6fa8:	000d883a 	mov	r6,zero
    6fac:	000f883a 	mov	r7,zero
    6fb0:	880b883a 	mov	r5,r17
    6fb4:	8009883a 	mov	r4,r16
    6fb8:	000dc000 	call	dc00 <__eqdf2>
    6fbc:	1000751e 	bne	r2,zero,7194 <___vfprintf_internal_r+0x1c98>
    6fc0:	9005883a 	mov	r2,r18
    6fc4:	dc800815 	stw	r18,32(sp)
    6fc8:	d9014217 	ldw	r4,1288(sp)
    6fcc:	d9414e17 	ldw	r5,1336(sp)
    6fd0:	00c019c4 	movi	r3,103
    6fd4:	1125c83a 	sub	r18,r2,r4
    6fd8:	28c06826 	beq	r5,r3,717c <___vfprintf_internal_r+0x1c80>
    6fdc:	008011c4 	movi	r2,71
    6fe0:	28806626 	beq	r5,r2,717c <___vfprintf_internal_r+0x1c80>
    6fe4:	d9000617 	ldw	r4,24(sp)
    6fe8:	d8c14e17 	ldw	r3,1336(sp)
    6fec:	00801944 	movi	r2,101
    6ff0:	10c05516 	blt	r2,r3,7148 <___vfprintf_internal_r+0x1c4c>
    6ff4:	213fffc4 	addi	r4,r4,-1
    6ff8:	d9000615 	stw	r4,24(sp)
    6ffc:	d8c00905 	stb	r3,36(sp)
    7000:	2021883a 	mov	r16,r4
    7004:	2000c116 	blt	r4,zero,730c <___vfprintf_internal_r+0x1e10>
    7008:	00800ac4 	movi	r2,43
    700c:	d8800945 	stb	r2,37(sp)
    7010:	00800244 	movi	r2,9
    7014:	1400af0e 	bge	r2,r16,72d4 <___vfprintf_internal_r+0x1dd8>
    7018:	1027883a 	mov	r19,r2
    701c:	dc400cc4 	addi	r17,sp,51
    7020:	8009883a 	mov	r4,r16
    7024:	01400284 	movi	r5,10
    7028:	000e2e80 	call	e2e8 <__modsi3>
    702c:	10800c04 	addi	r2,r2,48
    7030:	8c7fffc4 	addi	r17,r17,-1
    7034:	8009883a 	mov	r4,r16
    7038:	01400284 	movi	r5,10
    703c:	88800005 	stb	r2,0(r17)
    7040:	000e2880 	call	e288 <__divsi3>
    7044:	1021883a 	mov	r16,r2
    7048:	98bff516 	blt	r19,r2,7020 <___vfprintf_internal_r+0x1b24>
    704c:	10c00c04 	addi	r3,r2,48
    7050:	d8800b04 	addi	r2,sp,44
    7054:	108001c4 	addi	r2,r2,7
    7058:	897fffc4 	addi	r5,r17,-1
    705c:	88ffffc5 	stb	r3,-1(r17)
    7060:	2880a72e 	bgeu	r5,r2,7300 <___vfprintf_internal_r+0x1e04>
    7064:	1009883a 	mov	r4,r2
    7068:	d9800904 	addi	r6,sp,36
    706c:	d8c00984 	addi	r3,sp,38
    7070:	28800003 	ldbu	r2,0(r5)
    7074:	29400044 	addi	r5,r5,1
    7078:	18800005 	stb	r2,0(r3)
    707c:	18c00044 	addi	r3,r3,1
    7080:	293ffb36 	bltu	r5,r4,7070 <___vfprintf_internal_r+0x1b74>
    7084:	1987c83a 	sub	r3,r3,r6
    7088:	00800044 	movi	r2,1
    708c:	d8c14915 	stw	r3,1316(sp)
    7090:	90cf883a 	add	r7,r18,r3
    7094:	1480960e 	bge	r2,r18,72f0 <___vfprintf_internal_r+0x1df4>
    7098:	39c00044 	addi	r7,r7,1
    709c:	d9c14615 	stw	r7,1304(sp)
    70a0:	38003416 	blt	r7,zero,7174 <___vfprintf_internal_r+0x1c78>
    70a4:	e0803fcc 	andi	r2,fp,255
    70a8:	1080201c 	xori	r2,r2,128
    70ac:	10bfe004 	addi	r2,r2,-128
    70b0:	10004e26 	beq	r2,zero,71ec <___vfprintf_internal_r+0x1cf0>
    70b4:	00800b44 	movi	r2,45
    70b8:	dc814815 	stw	r18,1312(sp)
    70bc:	d8014715 	stw	zero,1308(sp)
    70c0:	d8800405 	stb	r2,16(sp)
    70c4:	003bb106 	br	5f8c <___vfprintf_internal_r+0xa90>
    70c8:	00800b44 	movi	r2,45
    70cc:	d8800405 	stb	r2,16(sp)
    70d0:	003d3306 	br	65a0 <___vfprintf_internal_r+0x10a4>
    70d4:	d9015017 	ldw	r4,1344(sp)
    70d8:	b00b883a 	mov	r5,r22
    70dc:	d9800d04 	addi	r6,sp,52
    70e0:	00054a40 	call	54a4 <__sprint_r>
    70e4:	103abd1e 	bne	r2,zero,5bdc <___vfprintf_internal_r+0x6e0>
    70e8:	003abb06 	br	5bd8 <___vfprintf_internal_r+0x6dc>
    70ec:	38800017 	ldw	r2,0(r7)
    70f0:	39c00104 	addi	r7,r7,4
    70f4:	d9c14115 	stw	r7,1284(sp)
    70f8:	d9414c17 	ldw	r5,1328(sp)
    70fc:	d9c14117 	ldw	r7,1284(sp)
    7100:	11400015 	stw	r5,0(r2)
    7104:	00395906 	br	566c <___vfprintf_internal_r+0x170>
    7108:	980f883a 	mov	r7,r19
    710c:	dcc14615 	stw	r19,1304(sp)
    7110:	d8014715 	stw	zero,1308(sp)
    7114:	003b9b06 	br	5f84 <___vfprintf_internal_r+0xa88>
    7118:	0027883a 	mov	r19,zero
    711c:	00397806 	br	5700 <___vfprintf_internal_r+0x204>
    7120:	00c20034 	movhi	r3,2048
    7124:	18c02804 	addi	r3,r3,160
    7128:	100f883a 	mov	r7,r2
    712c:	d8814615 	stw	r2,1304(sp)
    7130:	d8c14215 	stw	r3,1288(sp)
    7134:	0039e006 	br	58b8 <___vfprintf_internal_r+0x3bc>
    7138:	00820034 	movhi	r2,2048
    713c:	10802704 	addi	r2,r2,156
    7140:	d8814215 	stw	r2,1288(sp)
    7144:	003d1c06 	br	65b8 <___vfprintf_internal_r+0x10bc>
    7148:	d9414e17 	ldw	r5,1336(sp)
    714c:	00801984 	movi	r2,102
    7150:	28804926 	beq	r5,r2,7278 <___vfprintf_internal_r+0x1d7c>
    7154:	200f883a 	mov	r7,r4
    7158:	24805716 	blt	r4,r18,72b8 <___vfprintf_internal_r+0x1dbc>
    715c:	d9414d17 	ldw	r5,1332(sp)
    7160:	2880004c 	andi	r2,r5,1
    7164:	10000126 	beq	r2,zero,716c <___vfprintf_internal_r+0x1c70>
    7168:	21c00044 	addi	r7,r4,1
    716c:	d9c14615 	stw	r7,1304(sp)
    7170:	383fcc0e 	bge	r7,zero,70a4 <___vfprintf_internal_r+0x1ba8>
    7174:	d8014615 	stw	zero,1304(sp)
    7178:	003fca06 	br	70a4 <___vfprintf_internal_r+0x1ba8>
    717c:	d9000617 	ldw	r4,24(sp)
    7180:	00bfff04 	movi	r2,-4
    7184:	1100480e 	bge	r2,r4,72a8 <___vfprintf_internal_r+0x1dac>
    7188:	99004716 	blt	r19,r4,72a8 <___vfprintf_internal_r+0x1dac>
    718c:	d8c14e15 	stw	r3,1336(sp)
    7190:	003ff006 	br	7154 <___vfprintf_internal_r+0x1c58>
    7194:	d8800817 	ldw	r2,32(sp)
    7198:	14bf8b2e 	bgeu	r2,r18,6fc8 <___vfprintf_internal_r+0x1acc>
    719c:	9007883a 	mov	r3,r18
    71a0:	01000c04 	movi	r4,48
    71a4:	11000005 	stb	r4,0(r2)
    71a8:	10800044 	addi	r2,r2,1
    71ac:	d8800815 	stw	r2,32(sp)
    71b0:	18bffc1e 	bne	r3,r2,71a4 <___vfprintf_internal_r+0x1ca8>
    71b4:	003f8406 	br	6fc8 <___vfprintf_internal_r+0x1acc>
    71b8:	d8814217 	ldw	r2,1288(sp)
    71bc:	10c00007 	ldb	r3,0(r2)
    71c0:	00800c04 	movi	r2,48
    71c4:	18805b26 	beq	r3,r2,7334 <___vfprintf_internal_r+0x1e38>
    71c8:	d9000617 	ldw	r4,24(sp)
    71cc:	9125883a 	add	r18,r18,r4
    71d0:	003f7506 	br	6fa8 <___vfprintf_internal_r+0x1aac>
    71d4:	d9014d17 	ldw	r4,1332(sp)
    71d8:	2080004c 	andi	r2,r4,1
    71dc:	1005003a 	cmpeq	r2,r2,zero
    71e0:	103f6a26 	beq	r2,zero,6f8c <___vfprintf_internal_r+0x1a90>
    71e4:	d8800817 	ldw	r2,32(sp)
    71e8:	003f7706 	br	6fc8 <___vfprintf_internal_r+0x1acc>
    71ec:	d9c14615 	stw	r7,1304(sp)
    71f0:	38004d16 	blt	r7,zero,7328 <___vfprintf_internal_r+0x1e2c>
    71f4:	dc814815 	stw	r18,1312(sp)
    71f8:	d8014715 	stw	zero,1308(sp)
    71fc:	003b6106 	br	5f84 <___vfprintf_internal_r+0xa88>
    7200:	d9015017 	ldw	r4,1344(sp)
    7204:	d8800604 	addi	r2,sp,24
    7208:	d8800115 	stw	r2,4(sp)
    720c:	d8c00704 	addi	r3,sp,28
    7210:	d8800804 	addi	r2,sp,32
    7214:	800b883a 	mov	r5,r16
    7218:	880d883a 	mov	r6,r17
    721c:	01c000c4 	movi	r7,3
    7220:	d8c00215 	stw	r3,8(sp)
    7224:	d8800315 	stw	r2,12(sp)
    7228:	dcc00015 	stw	r19,0(sp)
    722c:	9829883a 	mov	r20,r19
    7230:	00077200 	call	7720 <_dtoa_r>
    7234:	d8814215 	stw	r2,1288(sp)
    7238:	003f5106 	br	6f80 <___vfprintf_internal_r+0x1a84>
    723c:	d8c14317 	ldw	r3,1292(sp)
    7240:	d9014417 	ldw	r4,1296(sp)
    7244:	07000b44 	movi	fp,45
    7248:	1821883a 	mov	r16,r3
    724c:	2460003c 	xorhi	r17,r4,32768
    7250:	003f3106 	br	6f18 <___vfprintf_internal_r+0x1a1c>
    7254:	9d000044 	addi	r20,r19,1
    7258:	003f3906 	br	6f40 <___vfprintf_internal_r+0x1a44>
    725c:	983f251e 	bne	r19,zero,6ef4 <___vfprintf_internal_r+0x19f8>
    7260:	04c00044 	movi	r19,1
    7264:	003f2306 	br	6ef4 <___vfprintf_internal_r+0x19f8>
    7268:	04c00184 	movi	r19,6
    726c:	003f2106 	br	6ef4 <___vfprintf_internal_r+0x19f8>
    7270:	d8014615 	stw	zero,1304(sp)
    7274:	003eee06 	br	6e30 <___vfprintf_internal_r+0x1934>
    7278:	200f883a 	mov	r7,r4
    727c:	0100370e 	bge	zero,r4,735c <___vfprintf_internal_r+0x1e60>
    7280:	9800031e 	bne	r19,zero,7290 <___vfprintf_internal_r+0x1d94>
    7284:	d9814d17 	ldw	r6,1332(sp)
    7288:	3080004c 	andi	r2,r6,1
    728c:	103fb726 	beq	r2,zero,716c <___vfprintf_internal_r+0x1c70>
    7290:	20800044 	addi	r2,r4,1
    7294:	98a7883a 	add	r19,r19,r2
    7298:	dcc14615 	stw	r19,1304(sp)
    729c:	980f883a 	mov	r7,r19
    72a0:	983f800e 	bge	r19,zero,70a4 <___vfprintf_internal_r+0x1ba8>
    72a4:	003fb306 	br	7174 <___vfprintf_internal_r+0x1c78>
    72a8:	d9814e17 	ldw	r6,1336(sp)
    72ac:	31bfff84 	addi	r6,r6,-2
    72b0:	d9814e15 	stw	r6,1336(sp)
    72b4:	003f4c06 	br	6fe8 <___vfprintf_internal_r+0x1aec>
    72b8:	0100180e 	bge	zero,r4,731c <___vfprintf_internal_r+0x1e20>
    72bc:	00800044 	movi	r2,1
    72c0:	1485883a 	add	r2,r2,r18
    72c4:	d8814615 	stw	r2,1304(sp)
    72c8:	100f883a 	mov	r7,r2
    72cc:	103f750e 	bge	r2,zero,70a4 <___vfprintf_internal_r+0x1ba8>
    72d0:	003fa806 	br	7174 <___vfprintf_internal_r+0x1c78>
    72d4:	80c00c04 	addi	r3,r16,48
    72d8:	00800c04 	movi	r2,48
    72dc:	d8c009c5 	stb	r3,39(sp)
    72e0:	d9800904 	addi	r6,sp,36
    72e4:	d8c00a04 	addi	r3,sp,40
    72e8:	d8800985 	stb	r2,38(sp)
    72ec:	003f6506 	br	7084 <___vfprintf_internal_r+0x1b88>
    72f0:	d9014d17 	ldw	r4,1332(sp)
    72f4:	2084703a 	and	r2,r4,r2
    72f8:	103f9c26 	beq	r2,zero,716c <___vfprintf_internal_r+0x1c70>
    72fc:	003f6606 	br	7098 <___vfprintf_internal_r+0x1b9c>
    7300:	d9800904 	addi	r6,sp,36
    7304:	d8c00984 	addi	r3,sp,38
    7308:	003f5e06 	br	7084 <___vfprintf_internal_r+0x1b88>
    730c:	00800b44 	movi	r2,45
    7310:	0121c83a 	sub	r16,zero,r4
    7314:	d8800945 	stb	r2,37(sp)
    7318:	003f3d06 	br	7010 <___vfprintf_internal_r+0x1b14>
    731c:	00800084 	movi	r2,2
    7320:	1105c83a 	sub	r2,r2,r4
    7324:	003fe606 	br	72c0 <___vfprintf_internal_r+0x1dc4>
    7328:	d8014615 	stw	zero,1304(sp)
    732c:	dc814815 	stw	r18,1312(sp)
    7330:	003fb106 	br	71f8 <___vfprintf_internal_r+0x1cfc>
    7334:	000d883a 	mov	r6,zero
    7338:	000f883a 	mov	r7,zero
    733c:	8009883a 	mov	r4,r16
    7340:	880b883a 	mov	r5,r17
    7344:	000dc880 	call	dc88 <__nedf2>
    7348:	103f9f26 	beq	r2,zero,71c8 <___vfprintf_internal_r+0x1ccc>
    734c:	00800044 	movi	r2,1
    7350:	1509c83a 	sub	r4,r2,r20
    7354:	d9000615 	stw	r4,24(sp)
    7358:	003f9b06 	br	71c8 <___vfprintf_internal_r+0x1ccc>
    735c:	98000d1e 	bne	r19,zero,7394 <___vfprintf_internal_r+0x1e98>
    7360:	d8c14d17 	ldw	r3,1332(sp)
    7364:	1880004c 	andi	r2,r3,1
    7368:	10000a1e 	bne	r2,zero,7394 <___vfprintf_internal_r+0x1e98>
    736c:	01000044 	movi	r4,1
    7370:	200f883a 	mov	r7,r4
    7374:	d9014615 	stw	r4,1304(sp)
    7378:	003f4a06 	br	70a4 <___vfprintf_internal_r+0x1ba8>
    737c:	3cc00017 	ldw	r19,0(r7)
    7380:	39c00104 	addi	r7,r7,4
    7384:	983d0e0e 	bge	r19,zero,67c0 <___vfprintf_internal_r+0x12c4>
    7388:	b8c00007 	ldb	r3,0(r23)
    738c:	04ffffc4 	movi	r19,-1
    7390:	0038d906 	br	56f8 <___vfprintf_internal_r+0x1fc>
    7394:	9cc00084 	addi	r19,r19,2
    7398:	dcc14615 	stw	r19,1304(sp)
    739c:	980f883a 	mov	r7,r19
    73a0:	983f400e 	bge	r19,zero,70a4 <___vfprintf_internal_r+0x1ba8>
    73a4:	003f7306 	br	7174 <___vfprintf_internal_r+0x1c78>

000073a8 <__vfprintf_internal>:
    73a8:	00820034 	movhi	r2,2048
    73ac:	1088d604 	addi	r2,r2,9048
    73b0:	2013883a 	mov	r9,r4
    73b4:	11000017 	ldw	r4,0(r2)
    73b8:	2805883a 	mov	r2,r5
    73bc:	300f883a 	mov	r7,r6
    73c0:	480b883a 	mov	r5,r9
    73c4:	100d883a 	mov	r6,r2
    73c8:	00054fc1 	jmpi	54fc <___vfprintf_internal_r>

000073cc <__swsetup_r>:
    73cc:	00820034 	movhi	r2,2048
    73d0:	1088d604 	addi	r2,r2,9048
    73d4:	10c00017 	ldw	r3,0(r2)
    73d8:	defffd04 	addi	sp,sp,-12
    73dc:	dc400115 	stw	r17,4(sp)
    73e0:	dc000015 	stw	r16,0(sp)
    73e4:	dfc00215 	stw	ra,8(sp)
    73e8:	2023883a 	mov	r17,r4
    73ec:	2821883a 	mov	r16,r5
    73f0:	18000226 	beq	r3,zero,73fc <__swsetup_r+0x30>
    73f4:	18800e17 	ldw	r2,56(r3)
    73f8:	10001f26 	beq	r2,zero,7478 <__swsetup_r+0xac>
    73fc:	8100030b 	ldhu	r4,12(r16)
    7400:	2080020c 	andi	r2,r4,8
    7404:	10002826 	beq	r2,zero,74a8 <__swsetup_r+0xdc>
    7408:	81400417 	ldw	r5,16(r16)
    740c:	28001d26 	beq	r5,zero,7484 <__swsetup_r+0xb8>
    7410:	2080004c 	andi	r2,r4,1
    7414:	1005003a 	cmpeq	r2,r2,zero
    7418:	10000b26 	beq	r2,zero,7448 <__swsetup_r+0x7c>
    741c:	2080008c 	andi	r2,r4,2
    7420:	10001226 	beq	r2,zero,746c <__swsetup_r+0xa0>
    7424:	0005883a 	mov	r2,zero
    7428:	80800215 	stw	r2,8(r16)
    742c:	28000b26 	beq	r5,zero,745c <__swsetup_r+0x90>
    7430:	0005883a 	mov	r2,zero
    7434:	dfc00217 	ldw	ra,8(sp)
    7438:	dc400117 	ldw	r17,4(sp)
    743c:	dc000017 	ldw	r16,0(sp)
    7440:	dec00304 	addi	sp,sp,12
    7444:	f800283a 	ret
    7448:	80800517 	ldw	r2,20(r16)
    744c:	80000215 	stw	zero,8(r16)
    7450:	0085c83a 	sub	r2,zero,r2
    7454:	80800615 	stw	r2,24(r16)
    7458:	283ff51e 	bne	r5,zero,7430 <__swsetup_r+0x64>
    745c:	2080200c 	andi	r2,r4,128
    7460:	103ff326 	beq	r2,zero,7430 <__swsetup_r+0x64>
    7464:	00bfffc4 	movi	r2,-1
    7468:	003ff206 	br	7434 <__swsetup_r+0x68>
    746c:	80800517 	ldw	r2,20(r16)
    7470:	80800215 	stw	r2,8(r16)
    7474:	003fed06 	br	742c <__swsetup_r+0x60>
    7478:	1809883a 	mov	r4,r3
    747c:	0008f6c0 	call	8f6c <__sinit>
    7480:	003fde06 	br	73fc <__swsetup_r+0x30>
    7484:	20c0a00c 	andi	r3,r4,640
    7488:	00808004 	movi	r2,512
    748c:	18bfe026 	beq	r3,r2,7410 <__swsetup_r+0x44>
    7490:	8809883a 	mov	r4,r17
    7494:	800b883a 	mov	r5,r16
    7498:	0009ce40 	call	9ce4 <__smakebuf_r>
    749c:	8100030b 	ldhu	r4,12(r16)
    74a0:	81400417 	ldw	r5,16(r16)
    74a4:	003fda06 	br	7410 <__swsetup_r+0x44>
    74a8:	2080040c 	andi	r2,r4,16
    74ac:	103fed26 	beq	r2,zero,7464 <__swsetup_r+0x98>
    74b0:	2080010c 	andi	r2,r4,4
    74b4:	10001226 	beq	r2,zero,7500 <__swsetup_r+0x134>
    74b8:	81400c17 	ldw	r5,48(r16)
    74bc:	28000526 	beq	r5,zero,74d4 <__swsetup_r+0x108>
    74c0:	80801004 	addi	r2,r16,64
    74c4:	28800226 	beq	r5,r2,74d0 <__swsetup_r+0x104>
    74c8:	8809883a 	mov	r4,r17
    74cc:	00092f00 	call	92f0 <_free_r>
    74d0:	80000c15 	stw	zero,48(r16)
    74d4:	8080030b 	ldhu	r2,12(r16)
    74d8:	81400417 	ldw	r5,16(r16)
    74dc:	80000115 	stw	zero,4(r16)
    74e0:	10bff6cc 	andi	r2,r2,65499
    74e4:	8080030d 	sth	r2,12(r16)
    74e8:	81400015 	stw	r5,0(r16)
    74ec:	8080030b 	ldhu	r2,12(r16)
    74f0:	10800214 	ori	r2,r2,8
    74f4:	113fffcc 	andi	r4,r2,65535
    74f8:	8080030d 	sth	r2,12(r16)
    74fc:	003fc306 	br	740c <__swsetup_r+0x40>
    7500:	81400417 	ldw	r5,16(r16)
    7504:	003ff906 	br	74ec <__swsetup_r+0x120>

00007508 <quorem>:
    7508:	28c00417 	ldw	r3,16(r5)
    750c:	20800417 	ldw	r2,16(r4)
    7510:	defff604 	addi	sp,sp,-40
    7514:	ddc00715 	stw	r23,28(sp)
    7518:	dd400515 	stw	r21,20(sp)
    751c:	dfc00915 	stw	ra,36(sp)
    7520:	df000815 	stw	fp,32(sp)
    7524:	dd800615 	stw	r22,24(sp)
    7528:	dd000415 	stw	r20,16(sp)
    752c:	dcc00315 	stw	r19,12(sp)
    7530:	dc800215 	stw	r18,8(sp)
    7534:	dc400115 	stw	r17,4(sp)
    7538:	dc000015 	stw	r16,0(sp)
    753c:	202f883a 	mov	r23,r4
    7540:	282b883a 	mov	r21,r5
    7544:	10c07416 	blt	r2,r3,7718 <quorem+0x210>
    7548:	1c7fffc4 	addi	r17,r3,-1
    754c:	8c45883a 	add	r2,r17,r17
    7550:	1085883a 	add	r2,r2,r2
    7554:	2c000504 	addi	r16,r5,20
    7558:	24c00504 	addi	r19,r4,20
    755c:	14ed883a 	add	r22,r2,r19
    7560:	80a5883a 	add	r18,r16,r2
    7564:	b7000017 	ldw	fp,0(r22)
    7568:	91400017 	ldw	r5,0(r18)
    756c:	e009883a 	mov	r4,fp
    7570:	29400044 	addi	r5,r5,1
    7574:	000e3480 	call	e348 <__udivsi3>
    7578:	1029883a 	mov	r20,r2
    757c:	10003c1e 	bne	r2,zero,7670 <quorem+0x168>
    7580:	a80b883a 	mov	r5,r21
    7584:	b809883a 	mov	r4,r23
    7588:	000a8d80 	call	a8d8 <__mcmp>
    758c:	10002b16 	blt	r2,zero,763c <quorem+0x134>
    7590:	a5000044 	addi	r20,r20,1
    7594:	980f883a 	mov	r7,r19
    7598:	0011883a 	mov	r8,zero
    759c:	0009883a 	mov	r4,zero
    75a0:	81400017 	ldw	r5,0(r16)
    75a4:	38c00017 	ldw	r3,0(r7)
    75a8:	84000104 	addi	r16,r16,4
    75ac:	28bfffcc 	andi	r2,r5,65535
    75b0:	2085883a 	add	r2,r4,r2
    75b4:	11bfffcc 	andi	r6,r2,65535
    75b8:	193fffcc 	andi	r4,r3,65535
    75bc:	1004d43a 	srli	r2,r2,16
    75c0:	280ad43a 	srli	r5,r5,16
    75c4:	2189c83a 	sub	r4,r4,r6
    75c8:	2209883a 	add	r4,r4,r8
    75cc:	1806d43a 	srli	r3,r3,16
    75d0:	288b883a 	add	r5,r5,r2
    75d4:	200dd43a 	srai	r6,r4,16
    75d8:	28bfffcc 	andi	r2,r5,65535
    75dc:	1887c83a 	sub	r3,r3,r2
    75e0:	1987883a 	add	r3,r3,r6
    75e4:	3900000d 	sth	r4,0(r7)
    75e8:	38c0008d 	sth	r3,2(r7)
    75ec:	2808d43a 	srli	r4,r5,16
    75f0:	39c00104 	addi	r7,r7,4
    75f4:	1811d43a 	srai	r8,r3,16
    75f8:	943fe92e 	bgeu	r18,r16,75a0 <quorem+0x98>
    75fc:	8c45883a 	add	r2,r17,r17
    7600:	1085883a 	add	r2,r2,r2
    7604:	9885883a 	add	r2,r19,r2
    7608:	10c00017 	ldw	r3,0(r2)
    760c:	18000b1e 	bne	r3,zero,763c <quorem+0x134>
    7610:	113fff04 	addi	r4,r2,-4
    7614:	9900082e 	bgeu	r19,r4,7638 <quorem+0x130>
    7618:	10bfff17 	ldw	r2,-4(r2)
    761c:	10000326 	beq	r2,zero,762c <quorem+0x124>
    7620:	00000506 	br	7638 <quorem+0x130>
    7624:	20800017 	ldw	r2,0(r4)
    7628:	1000031e 	bne	r2,zero,7638 <quorem+0x130>
    762c:	213fff04 	addi	r4,r4,-4
    7630:	8c7fffc4 	addi	r17,r17,-1
    7634:	993ffb36 	bltu	r19,r4,7624 <quorem+0x11c>
    7638:	bc400415 	stw	r17,16(r23)
    763c:	a005883a 	mov	r2,r20
    7640:	dfc00917 	ldw	ra,36(sp)
    7644:	df000817 	ldw	fp,32(sp)
    7648:	ddc00717 	ldw	r23,28(sp)
    764c:	dd800617 	ldw	r22,24(sp)
    7650:	dd400517 	ldw	r21,20(sp)
    7654:	dd000417 	ldw	r20,16(sp)
    7658:	dcc00317 	ldw	r19,12(sp)
    765c:	dc800217 	ldw	r18,8(sp)
    7660:	dc400117 	ldw	r17,4(sp)
    7664:	dc000017 	ldw	r16,0(sp)
    7668:	dec00a04 	addi	sp,sp,40
    766c:	f800283a 	ret
    7670:	980f883a 	mov	r7,r19
    7674:	8011883a 	mov	r8,r16
    7678:	0013883a 	mov	r9,zero
    767c:	000d883a 	mov	r6,zero
    7680:	40c00017 	ldw	r3,0(r8)
    7684:	39000017 	ldw	r4,0(r7)
    7688:	42000104 	addi	r8,r8,4
    768c:	18bfffcc 	andi	r2,r3,65535
    7690:	a085383a 	mul	r2,r20,r2
    7694:	1806d43a 	srli	r3,r3,16
    7698:	217fffcc 	andi	r5,r4,65535
    769c:	3085883a 	add	r2,r6,r2
    76a0:	11bfffcc 	andi	r6,r2,65535
    76a4:	a0c7383a 	mul	r3,r20,r3
    76a8:	1004d43a 	srli	r2,r2,16
    76ac:	298bc83a 	sub	r5,r5,r6
    76b0:	2a4b883a 	add	r5,r5,r9
    76b4:	2008d43a 	srli	r4,r4,16
    76b8:	1887883a 	add	r3,r3,r2
    76bc:	280dd43a 	srai	r6,r5,16
    76c0:	18bfffcc 	andi	r2,r3,65535
    76c4:	2089c83a 	sub	r4,r4,r2
    76c8:	2189883a 	add	r4,r4,r6
    76cc:	3900008d 	sth	r4,2(r7)
    76d0:	3940000d 	sth	r5,0(r7)
    76d4:	180cd43a 	srli	r6,r3,16
    76d8:	39c00104 	addi	r7,r7,4
    76dc:	2013d43a 	srai	r9,r4,16
    76e0:	923fe72e 	bgeu	r18,r8,7680 <quorem+0x178>
    76e4:	e03fa61e 	bne	fp,zero,7580 <quorem+0x78>
    76e8:	b0ffff04 	addi	r3,r22,-4
    76ec:	98c0082e 	bgeu	r19,r3,7710 <quorem+0x208>
    76f0:	b0bfff17 	ldw	r2,-4(r22)
    76f4:	10000326 	beq	r2,zero,7704 <quorem+0x1fc>
    76f8:	00000506 	br	7710 <quorem+0x208>
    76fc:	18800017 	ldw	r2,0(r3)
    7700:	1000031e 	bne	r2,zero,7710 <quorem+0x208>
    7704:	18ffff04 	addi	r3,r3,-4
    7708:	8c7fffc4 	addi	r17,r17,-1
    770c:	98fffb36 	bltu	r19,r3,76fc <quorem+0x1f4>
    7710:	bc400415 	stw	r17,16(r23)
    7714:	003f9a06 	br	7580 <quorem+0x78>
    7718:	0005883a 	mov	r2,zero
    771c:	003fc806 	br	7640 <quorem+0x138>

00007720 <_dtoa_r>:
    7720:	22001017 	ldw	r8,64(r4)
    7724:	deffda04 	addi	sp,sp,-152
    7728:	dd402115 	stw	r21,132(sp)
    772c:	dd002015 	stw	r20,128(sp)
    7730:	dc801e15 	stw	r18,120(sp)
    7734:	dc401d15 	stw	r17,116(sp)
    7738:	dfc02515 	stw	ra,148(sp)
    773c:	df002415 	stw	fp,144(sp)
    7740:	ddc02315 	stw	r23,140(sp)
    7744:	dd802215 	stw	r22,136(sp)
    7748:	dcc01f15 	stw	r19,124(sp)
    774c:	dc001c15 	stw	r16,112(sp)
    7750:	d9001615 	stw	r4,88(sp)
    7754:	3023883a 	mov	r17,r6
    7758:	2829883a 	mov	r20,r5
    775c:	d9c01715 	stw	r7,92(sp)
    7760:	dc802817 	ldw	r18,160(sp)
    7764:	302b883a 	mov	r21,r6
    7768:	40000a26 	beq	r8,zero,7794 <_dtoa_r+0x74>
    776c:	20801117 	ldw	r2,68(r4)
    7770:	400b883a 	mov	r5,r8
    7774:	40800115 	stw	r2,4(r8)
    7778:	20c01117 	ldw	r3,68(r4)
    777c:	00800044 	movi	r2,1
    7780:	10c4983a 	sll	r2,r2,r3
    7784:	40800215 	stw	r2,8(r8)
    7788:	000a77c0 	call	a77c <_Bfree>
    778c:	d8c01617 	ldw	r3,88(sp)
    7790:	18001015 	stw	zero,64(r3)
    7794:	8800a316 	blt	r17,zero,7a24 <_dtoa_r+0x304>
    7798:	90000015 	stw	zero,0(r18)
    779c:	a8dffc2c 	andhi	r3,r21,32752
    77a0:	009ffc34 	movhi	r2,32752
    77a4:	18809126 	beq	r3,r2,79ec <_dtoa_r+0x2cc>
    77a8:	000d883a 	mov	r6,zero
    77ac:	000f883a 	mov	r7,zero
    77b0:	a009883a 	mov	r4,r20
    77b4:	a80b883a 	mov	r5,r21
    77b8:	dd001215 	stw	r20,72(sp)
    77bc:	dd401315 	stw	r21,76(sp)
    77c0:	000dc880 	call	dc88 <__nedf2>
    77c4:	1000171e 	bne	r2,zero,7824 <_dtoa_r+0x104>
    77c8:	d9802717 	ldw	r6,156(sp)
    77cc:	00800044 	movi	r2,1
    77d0:	30800015 	stw	r2,0(r6)
    77d4:	d8802917 	ldw	r2,164(sp)
    77d8:	10029b26 	beq	r2,zero,8248 <_dtoa_r+0xb28>
    77dc:	d9002917 	ldw	r4,164(sp)
    77e0:	00820034 	movhi	r2,2048
    77e4:	10803644 	addi	r2,r2,217
    77e8:	10ffffc4 	addi	r3,r2,-1
    77ec:	20800015 	stw	r2,0(r4)
    77f0:	1805883a 	mov	r2,r3
    77f4:	dfc02517 	ldw	ra,148(sp)
    77f8:	df002417 	ldw	fp,144(sp)
    77fc:	ddc02317 	ldw	r23,140(sp)
    7800:	dd802217 	ldw	r22,136(sp)
    7804:	dd402117 	ldw	r21,132(sp)
    7808:	dd002017 	ldw	r20,128(sp)
    780c:	dcc01f17 	ldw	r19,124(sp)
    7810:	dc801e17 	ldw	r18,120(sp)
    7814:	dc401d17 	ldw	r17,116(sp)
    7818:	dc001c17 	ldw	r16,112(sp)
    781c:	dec02604 	addi	sp,sp,152
    7820:	f800283a 	ret
    7824:	d9001617 	ldw	r4,88(sp)
    7828:	d9401217 	ldw	r5,72(sp)
    782c:	d8800104 	addi	r2,sp,4
    7830:	a80d883a 	mov	r6,r21
    7834:	d9c00204 	addi	r7,sp,8
    7838:	d8800015 	stw	r2,0(sp)
    783c:	000adb80 	call	adb8 <__d2b>
    7840:	d8800715 	stw	r2,28(sp)
    7844:	a804d53a 	srli	r2,r21,20
    7848:	1101ffcc 	andi	r4,r2,2047
    784c:	20008626 	beq	r4,zero,7a68 <_dtoa_r+0x348>
    7850:	d8c01217 	ldw	r3,72(sp)
    7854:	00800434 	movhi	r2,16
    7858:	10bfffc4 	addi	r2,r2,-1
    785c:	ddc00117 	ldw	r23,4(sp)
    7860:	a884703a 	and	r2,r21,r2
    7864:	1811883a 	mov	r8,r3
    7868:	124ffc34 	orhi	r9,r2,16368
    786c:	25bf0044 	addi	r22,r4,-1023
    7870:	d8000815 	stw	zero,32(sp)
    7874:	0005883a 	mov	r2,zero
    7878:	00cffe34 	movhi	r3,16376
    787c:	480b883a 	mov	r5,r9
    7880:	4009883a 	mov	r4,r8
    7884:	180f883a 	mov	r7,r3
    7888:	100d883a 	mov	r6,r2
    788c:	000d4f00 	call	d4f0 <__subdf3>
    7890:	0218dbf4 	movhi	r8,25455
    7894:	4210d844 	addi	r8,r8,17249
    7898:	024ff4f4 	movhi	r9,16339
    789c:	4a61e9c4 	addi	r9,r9,-30809
    78a0:	480f883a 	mov	r7,r9
    78a4:	400d883a 	mov	r6,r8
    78a8:	180b883a 	mov	r5,r3
    78ac:	1009883a 	mov	r4,r2
    78b0:	000d5e40 	call	d5e4 <__muldf3>
    78b4:	0222d874 	movhi	r8,35681
    78b8:	42322cc4 	addi	r8,r8,-14157
    78bc:	024ff1f4 	movhi	r9,16327
    78c0:	4a628a04 	addi	r9,r9,-30168
    78c4:	480f883a 	mov	r7,r9
    78c8:	400d883a 	mov	r6,r8
    78cc:	180b883a 	mov	r5,r3
    78d0:	1009883a 	mov	r4,r2
    78d4:	000d5700 	call	d570 <__adddf3>
    78d8:	b009883a 	mov	r4,r22
    78dc:	1021883a 	mov	r16,r2
    78e0:	1823883a 	mov	r17,r3
    78e4:	000dea80 	call	dea8 <__floatsidf>
    78e8:	021427f4 	movhi	r8,20639
    78ec:	421e7ec4 	addi	r8,r8,31227
    78f0:	024ff4f4 	movhi	r9,16339
    78f4:	4a5104c4 	addi	r9,r9,17427
    78f8:	480f883a 	mov	r7,r9
    78fc:	400d883a 	mov	r6,r8
    7900:	180b883a 	mov	r5,r3
    7904:	1009883a 	mov	r4,r2
    7908:	000d5e40 	call	d5e4 <__muldf3>
    790c:	180f883a 	mov	r7,r3
    7910:	880b883a 	mov	r5,r17
    7914:	100d883a 	mov	r6,r2
    7918:	8009883a 	mov	r4,r16
    791c:	000d5700 	call	d570 <__adddf3>
    7920:	1009883a 	mov	r4,r2
    7924:	180b883a 	mov	r5,r3
    7928:	1021883a 	mov	r16,r2
    792c:	1823883a 	mov	r17,r3
    7930:	000dfa00 	call	dfa0 <__fixdfsi>
    7934:	000d883a 	mov	r6,zero
    7938:	000f883a 	mov	r7,zero
    793c:	8009883a 	mov	r4,r16
    7940:	880b883a 	mov	r5,r17
    7944:	d8800d15 	stw	r2,52(sp)
    7948:	000de200 	call	de20 <__ltdf2>
    794c:	10031716 	blt	r2,zero,85ac <_dtoa_r+0xe8c>
    7950:	d8c00d17 	ldw	r3,52(sp)
    7954:	00800584 	movi	r2,22
    7958:	10c1482e 	bgeu	r2,r3,7e7c <_dtoa_r+0x75c>
    795c:	01000044 	movi	r4,1
    7960:	d9000c15 	stw	r4,48(sp)
    7964:	bd85c83a 	sub	r2,r23,r22
    7968:	11bfffc4 	addi	r6,r2,-1
    796c:	30030b16 	blt	r6,zero,859c <_dtoa_r+0xe7c>
    7970:	d9800a15 	stw	r6,40(sp)
    7974:	d8001115 	stw	zero,68(sp)
    7978:	d8c00d17 	ldw	r3,52(sp)
    797c:	1802ff16 	blt	r3,zero,857c <_dtoa_r+0xe5c>
    7980:	d9000a17 	ldw	r4,40(sp)
    7984:	d8c00915 	stw	r3,36(sp)
    7988:	d8001015 	stw	zero,64(sp)
    798c:	20c9883a 	add	r4,r4,r3
    7990:	d9000a15 	stw	r4,40(sp)
    7994:	d9001717 	ldw	r4,92(sp)
    7998:	00800244 	movi	r2,9
    799c:	11004636 	bltu	r2,r4,7ab8 <_dtoa_r+0x398>
    79a0:	00800144 	movi	r2,5
    79a4:	11020416 	blt	r2,r4,81b8 <_dtoa_r+0xa98>
    79a8:	04400044 	movi	r17,1
    79ac:	d8c01717 	ldw	r3,92(sp)
    79b0:	00800144 	movi	r2,5
    79b4:	10c1ed36 	bltu	r2,r3,816c <_dtoa_r+0xa4c>
    79b8:	18c5883a 	add	r2,r3,r3
    79bc:	1085883a 	add	r2,r2,r2
    79c0:	00c00034 	movhi	r3,0
    79c4:	18de7504 	addi	r3,r3,31188
    79c8:	10c5883a 	add	r2,r2,r3
    79cc:	11000017 	ldw	r4,0(r2)
    79d0:	2000683a 	jmp	r4
    79d4:	00007ac0 	call	7ac <vCoRoutineSchedule+0x50>
    79d8:	00007ac0 	call	7ac <vCoRoutineSchedule+0x50>
    79dc:	000084c0 	call	84c <prvInitialiseCoRoutineLists+0x4>
    79e0:	00008498 	cmpnei	zero,zero,530
    79e4:	000084dc 	xori	zero,zero,531
    79e8:	000084e8 	cmpgeui	zero,zero,531
    79ec:	d9002717 	ldw	r4,156(sp)
    79f0:	0089c3c4 	movi	r2,9999
    79f4:	20800015 	stw	r2,0(r4)
    79f8:	a0001026 	beq	r20,zero,7a3c <_dtoa_r+0x31c>
    79fc:	00c20034 	movhi	r3,2048
    7a00:	18c04204 	addi	r3,r3,264
    7a04:	d9802917 	ldw	r6,164(sp)
    7a08:	303f7926 	beq	r6,zero,77f0 <_dtoa_r+0xd0>
    7a0c:	188000c7 	ldb	r2,3(r3)
    7a10:	190000c4 	addi	r4,r3,3
    7a14:	1000101e 	bne	r2,zero,7a58 <_dtoa_r+0x338>
    7a18:	d8802917 	ldw	r2,164(sp)
    7a1c:	11000015 	stw	r4,0(r2)
    7a20:	003f7306 	br	77f0 <_dtoa_r+0xd0>
    7a24:	00a00034 	movhi	r2,32768
    7a28:	10bfffc4 	addi	r2,r2,-1
    7a2c:	00c00044 	movi	r3,1
    7a30:	88aa703a 	and	r21,r17,r2
    7a34:	90c00015 	stw	r3,0(r18)
    7a38:	003f5806 	br	779c <_dtoa_r+0x7c>
    7a3c:	00800434 	movhi	r2,16
    7a40:	10bfffc4 	addi	r2,r2,-1
    7a44:	a884703a 	and	r2,r21,r2
    7a48:	103fec1e 	bne	r2,zero,79fc <_dtoa_r+0x2dc>
    7a4c:	00c20034 	movhi	r3,2048
    7a50:	18c03f04 	addi	r3,r3,252
    7a54:	003feb06 	br	7a04 <_dtoa_r+0x2e4>
    7a58:	d8802917 	ldw	r2,164(sp)
    7a5c:	19000204 	addi	r4,r3,8
    7a60:	11000015 	stw	r4,0(r2)
    7a64:	003f6206 	br	77f0 <_dtoa_r+0xd0>
    7a68:	ddc00117 	ldw	r23,4(sp)
    7a6c:	d8800217 	ldw	r2,8(sp)
    7a70:	01000804 	movi	r4,32
    7a74:	b8c10c84 	addi	r3,r23,1074
    7a78:	18a3883a 	add	r17,r3,r2
    7a7c:	2441b80e 	bge	r4,r17,8160 <_dtoa_r+0xa40>
    7a80:	00c01004 	movi	r3,64
    7a84:	1c47c83a 	sub	r3,r3,r17
    7a88:	88bff804 	addi	r2,r17,-32
    7a8c:	a8c6983a 	sll	r3,r21,r3
    7a90:	a084d83a 	srl	r2,r20,r2
    7a94:	1888b03a 	or	r4,r3,r2
    7a98:	000e0780 	call	e078 <__floatunsidf>
    7a9c:	1011883a 	mov	r8,r2
    7aa0:	00bf8434 	movhi	r2,65040
    7aa4:	01000044 	movi	r4,1
    7aa8:	10d3883a 	add	r9,r2,r3
    7aac:	8dbef344 	addi	r22,r17,-1075
    7ab0:	d9000815 	stw	r4,32(sp)
    7ab4:	003f6f06 	br	7874 <_dtoa_r+0x154>
    7ab8:	d8001715 	stw	zero,92(sp)
    7abc:	04400044 	movi	r17,1
    7ac0:	00bfffc4 	movi	r2,-1
    7ac4:	00c00044 	movi	r3,1
    7ac8:	d8800e15 	stw	r2,56(sp)
    7acc:	d8002615 	stw	zero,152(sp)
    7ad0:	d8800f15 	stw	r2,60(sp)
    7ad4:	d8c00b15 	stw	r3,44(sp)
    7ad8:	1021883a 	mov	r16,r2
    7adc:	d8801617 	ldw	r2,88(sp)
    7ae0:	10001115 	stw	zero,68(r2)
    7ae4:	d8801617 	ldw	r2,88(sp)
    7ae8:	11401117 	ldw	r5,68(r2)
    7aec:	1009883a 	mov	r4,r2
    7af0:	000acfc0 	call	acfc <_Balloc>
    7af4:	d8c01617 	ldw	r3,88(sp)
    7af8:	d8800515 	stw	r2,20(sp)
    7afc:	18801015 	stw	r2,64(r3)
    7b00:	00800384 	movi	r2,14
    7b04:	14006836 	bltu	r2,r16,7ca8 <_dtoa_r+0x588>
    7b08:	8805003a 	cmpeq	r2,r17,zero
    7b0c:	1000661e 	bne	r2,zero,7ca8 <_dtoa_r+0x588>
    7b10:	d9000d17 	ldw	r4,52(sp)
    7b14:	0102300e 	bge	zero,r4,83d8 <_dtoa_r+0xcb8>
    7b18:	208003cc 	andi	r2,r4,15
    7b1c:	100490fa 	slli	r2,r2,3
    7b20:	2025d13a 	srai	r18,r4,4
    7b24:	00c20034 	movhi	r3,2048
    7b28:	18c05404 	addi	r3,r3,336
    7b2c:	10c5883a 	add	r2,r2,r3
    7b30:	90c0040c 	andi	r3,r18,16
    7b34:	14000017 	ldw	r16,0(r2)
    7b38:	14400117 	ldw	r17,4(r2)
    7b3c:	18036a1e 	bne	r3,zero,88e8 <_dtoa_r+0x11c8>
    7b40:	05800084 	movi	r22,2
    7b44:	90001026 	beq	r18,zero,7b88 <_dtoa_r+0x468>
    7b48:	04c20034 	movhi	r19,2048
    7b4c:	9cc08604 	addi	r19,r19,536
    7b50:	9080004c 	andi	r2,r18,1
    7b54:	1005003a 	cmpeq	r2,r2,zero
    7b58:	1000081e 	bne	r2,zero,7b7c <_dtoa_r+0x45c>
    7b5c:	99800017 	ldw	r6,0(r19)
    7b60:	99c00117 	ldw	r7,4(r19)
    7b64:	880b883a 	mov	r5,r17
    7b68:	8009883a 	mov	r4,r16
    7b6c:	000d5e40 	call	d5e4 <__muldf3>
    7b70:	1021883a 	mov	r16,r2
    7b74:	b5800044 	addi	r22,r22,1
    7b78:	1823883a 	mov	r17,r3
    7b7c:	9025d07a 	srai	r18,r18,1
    7b80:	9cc00204 	addi	r19,r19,8
    7b84:	903ff21e 	bne	r18,zero,7b50 <_dtoa_r+0x430>
    7b88:	a80b883a 	mov	r5,r21
    7b8c:	a009883a 	mov	r4,r20
    7b90:	880f883a 	mov	r7,r17
    7b94:	800d883a 	mov	r6,r16
    7b98:	000d9a80 	call	d9a8 <__divdf3>
    7b9c:	1029883a 	mov	r20,r2
    7ba0:	182b883a 	mov	r21,r3
    7ba4:	d8c00c17 	ldw	r3,48(sp)
    7ba8:	1805003a 	cmpeq	r2,r3,zero
    7bac:	1000081e 	bne	r2,zero,7bd0 <_dtoa_r+0x4b0>
    7bb0:	0005883a 	mov	r2,zero
    7bb4:	00cffc34 	movhi	r3,16368
    7bb8:	180f883a 	mov	r7,r3
    7bbc:	a009883a 	mov	r4,r20
    7bc0:	a80b883a 	mov	r5,r21
    7bc4:	100d883a 	mov	r6,r2
    7bc8:	000de200 	call	de20 <__ltdf2>
    7bcc:	1003fe16 	blt	r2,zero,8bc8 <_dtoa_r+0x14a8>
    7bd0:	b009883a 	mov	r4,r22
    7bd4:	000dea80 	call	dea8 <__floatsidf>
    7bd8:	180b883a 	mov	r5,r3
    7bdc:	1009883a 	mov	r4,r2
    7be0:	a00d883a 	mov	r6,r20
    7be4:	a80f883a 	mov	r7,r21
    7be8:	000d5e40 	call	d5e4 <__muldf3>
    7bec:	0011883a 	mov	r8,zero
    7bf0:	02500734 	movhi	r9,16412
    7bf4:	1009883a 	mov	r4,r2
    7bf8:	180b883a 	mov	r5,r3
    7bfc:	480f883a 	mov	r7,r9
    7c00:	400d883a 	mov	r6,r8
    7c04:	000d5700 	call	d570 <__adddf3>
    7c08:	d9000f17 	ldw	r4,60(sp)
    7c0c:	102d883a 	mov	r22,r2
    7c10:	00bf3034 	movhi	r2,64704
    7c14:	18b9883a 	add	fp,r3,r2
    7c18:	e02f883a 	mov	r23,fp
    7c1c:	20028f1e 	bne	r4,zero,865c <_dtoa_r+0xf3c>
    7c20:	0005883a 	mov	r2,zero
    7c24:	00d00534 	movhi	r3,16404
    7c28:	a009883a 	mov	r4,r20
    7c2c:	a80b883a 	mov	r5,r21
    7c30:	180f883a 	mov	r7,r3
    7c34:	100d883a 	mov	r6,r2
    7c38:	000d4f00 	call	d4f0 <__subdf3>
    7c3c:	1009883a 	mov	r4,r2
    7c40:	e00f883a 	mov	r7,fp
    7c44:	180b883a 	mov	r5,r3
    7c48:	b00d883a 	mov	r6,r22
    7c4c:	1025883a 	mov	r18,r2
    7c50:	1827883a 	mov	r19,r3
    7c54:	000dd100 	call	dd10 <__gtdf2>
    7c58:	00834f16 	blt	zero,r2,8998 <_dtoa_r+0x1278>
    7c5c:	e0e0003c 	xorhi	r3,fp,32768
    7c60:	9009883a 	mov	r4,r18
    7c64:	980b883a 	mov	r5,r19
    7c68:	180f883a 	mov	r7,r3
    7c6c:	b00d883a 	mov	r6,r22
    7c70:	000de200 	call	de20 <__ltdf2>
    7c74:	1000080e 	bge	r2,zero,7c98 <_dtoa_r+0x578>
    7c78:	0027883a 	mov	r19,zero
    7c7c:	0025883a 	mov	r18,zero
    7c80:	d8802617 	ldw	r2,152(sp)
    7c84:	df000517 	ldw	fp,20(sp)
    7c88:	d8000615 	stw	zero,24(sp)
    7c8c:	0084303a 	nor	r2,zero,r2
    7c90:	d8800d15 	stw	r2,52(sp)
    7c94:	00019b06 	br	8304 <_dtoa_r+0xbe4>
    7c98:	d9801217 	ldw	r6,72(sp)
    7c9c:	d8801317 	ldw	r2,76(sp)
    7ca0:	3029883a 	mov	r20,r6
    7ca4:	102b883a 	mov	r21,r2
    7ca8:	d8c00217 	ldw	r3,8(sp)
    7cac:	18008516 	blt	r3,zero,7ec4 <_dtoa_r+0x7a4>
    7cb0:	d9000d17 	ldw	r4,52(sp)
    7cb4:	00800384 	movi	r2,14
    7cb8:	11008216 	blt	r2,r4,7ec4 <_dtoa_r+0x7a4>
    7cbc:	200490fa 	slli	r2,r4,3
    7cc0:	d9802617 	ldw	r6,152(sp)
    7cc4:	00c20034 	movhi	r3,2048
    7cc8:	18c05404 	addi	r3,r3,336
    7ccc:	10c5883a 	add	r2,r2,r3
    7cd0:	14800017 	ldw	r18,0(r2)
    7cd4:	14c00117 	ldw	r19,4(r2)
    7cd8:	30031e16 	blt	r6,zero,8954 <_dtoa_r+0x1234>
    7cdc:	d9000517 	ldw	r4,20(sp)
    7ce0:	d8c00f17 	ldw	r3,60(sp)
    7ce4:	a823883a 	mov	r17,r21
    7ce8:	a021883a 	mov	r16,r20
    7cec:	192b883a 	add	r21,r3,r4
    7cf0:	2039883a 	mov	fp,r4
    7cf4:	00000f06 	br	7d34 <_dtoa_r+0x614>
    7cf8:	0005883a 	mov	r2,zero
    7cfc:	00d00934 	movhi	r3,16420
    7d00:	5009883a 	mov	r4,r10
    7d04:	580b883a 	mov	r5,r11
    7d08:	180f883a 	mov	r7,r3
    7d0c:	100d883a 	mov	r6,r2
    7d10:	000d5e40 	call	d5e4 <__muldf3>
    7d14:	180b883a 	mov	r5,r3
    7d18:	000d883a 	mov	r6,zero
    7d1c:	000f883a 	mov	r7,zero
    7d20:	1009883a 	mov	r4,r2
    7d24:	1021883a 	mov	r16,r2
    7d28:	1823883a 	mov	r17,r3
    7d2c:	000dc880 	call	dc88 <__nedf2>
    7d30:	10004526 	beq	r2,zero,7e48 <_dtoa_r+0x728>
    7d34:	900d883a 	mov	r6,r18
    7d38:	980f883a 	mov	r7,r19
    7d3c:	8009883a 	mov	r4,r16
    7d40:	880b883a 	mov	r5,r17
    7d44:	000d9a80 	call	d9a8 <__divdf3>
    7d48:	180b883a 	mov	r5,r3
    7d4c:	1009883a 	mov	r4,r2
    7d50:	000dfa00 	call	dfa0 <__fixdfsi>
    7d54:	1009883a 	mov	r4,r2
    7d58:	1029883a 	mov	r20,r2
    7d5c:	000dea80 	call	dea8 <__floatsidf>
    7d60:	180f883a 	mov	r7,r3
    7d64:	9009883a 	mov	r4,r18
    7d68:	980b883a 	mov	r5,r19
    7d6c:	100d883a 	mov	r6,r2
    7d70:	000d5e40 	call	d5e4 <__muldf3>
    7d74:	180f883a 	mov	r7,r3
    7d78:	880b883a 	mov	r5,r17
    7d7c:	8009883a 	mov	r4,r16
    7d80:	100d883a 	mov	r6,r2
    7d84:	000d4f00 	call	d4f0 <__subdf3>
    7d88:	1015883a 	mov	r10,r2
    7d8c:	a0800c04 	addi	r2,r20,48
    7d90:	e0800005 	stb	r2,0(fp)
    7d94:	e7000044 	addi	fp,fp,1
    7d98:	1817883a 	mov	r11,r3
    7d9c:	e57fd61e 	bne	fp,r21,7cf8 <_dtoa_r+0x5d8>
    7da0:	500d883a 	mov	r6,r10
    7da4:	180f883a 	mov	r7,r3
    7da8:	5009883a 	mov	r4,r10
    7dac:	180b883a 	mov	r5,r3
    7db0:	000d5700 	call	d570 <__adddf3>
    7db4:	100d883a 	mov	r6,r2
    7db8:	9009883a 	mov	r4,r18
    7dbc:	980b883a 	mov	r5,r19
    7dc0:	180f883a 	mov	r7,r3
    7dc4:	1021883a 	mov	r16,r2
    7dc8:	1823883a 	mov	r17,r3
    7dcc:	000de200 	call	de20 <__ltdf2>
    7dd0:	10000816 	blt	r2,zero,7df4 <_dtoa_r+0x6d4>
    7dd4:	980b883a 	mov	r5,r19
    7dd8:	800d883a 	mov	r6,r16
    7ddc:	880f883a 	mov	r7,r17
    7de0:	9009883a 	mov	r4,r18
    7de4:	000dc000 	call	dc00 <__eqdf2>
    7de8:	1000171e 	bne	r2,zero,7e48 <_dtoa_r+0x728>
    7dec:	a080004c 	andi	r2,r20,1
    7df0:	10001526 	beq	r2,zero,7e48 <_dtoa_r+0x728>
    7df4:	d8800d17 	ldw	r2,52(sp)
    7df8:	d8800415 	stw	r2,16(sp)
    7dfc:	e009883a 	mov	r4,fp
    7e00:	213fffc4 	addi	r4,r4,-1
    7e04:	20c00007 	ldb	r3,0(r4)
    7e08:	00800e44 	movi	r2,57
    7e0c:	1880081e 	bne	r3,r2,7e30 <_dtoa_r+0x710>
    7e10:	d8800517 	ldw	r2,20(sp)
    7e14:	113ffa1e 	bne	r2,r4,7e00 <_dtoa_r+0x6e0>
    7e18:	d8c00417 	ldw	r3,16(sp)
    7e1c:	d9800517 	ldw	r6,20(sp)
    7e20:	00800c04 	movi	r2,48
    7e24:	18c00044 	addi	r3,r3,1
    7e28:	d8c00415 	stw	r3,16(sp)
    7e2c:	30800005 	stb	r2,0(r6)
    7e30:	20800003 	ldbu	r2,0(r4)
    7e34:	d8c00417 	ldw	r3,16(sp)
    7e38:	27000044 	addi	fp,r4,1
    7e3c:	10800044 	addi	r2,r2,1
    7e40:	d8c00d15 	stw	r3,52(sp)
    7e44:	20800005 	stb	r2,0(r4)
    7e48:	d9001617 	ldw	r4,88(sp)
    7e4c:	d9400717 	ldw	r5,28(sp)
    7e50:	000a77c0 	call	a77c <_Bfree>
    7e54:	e0000005 	stb	zero,0(fp)
    7e58:	d9800d17 	ldw	r6,52(sp)
    7e5c:	d8c02717 	ldw	r3,156(sp)
    7e60:	d9002917 	ldw	r4,164(sp)
    7e64:	30800044 	addi	r2,r6,1
    7e68:	18800015 	stw	r2,0(r3)
    7e6c:	20029c26 	beq	r4,zero,88e0 <_dtoa_r+0x11c0>
    7e70:	d8c00517 	ldw	r3,20(sp)
    7e74:	27000015 	stw	fp,0(r4)
    7e78:	003e5d06 	br	77f0 <_dtoa_r+0xd0>
    7e7c:	d9800d17 	ldw	r6,52(sp)
    7e80:	00c20034 	movhi	r3,2048
    7e84:	18c05404 	addi	r3,r3,336
    7e88:	d9001217 	ldw	r4,72(sp)
    7e8c:	300490fa 	slli	r2,r6,3
    7e90:	d9401317 	ldw	r5,76(sp)
    7e94:	10c5883a 	add	r2,r2,r3
    7e98:	12000017 	ldw	r8,0(r2)
    7e9c:	12400117 	ldw	r9,4(r2)
    7ea0:	400d883a 	mov	r6,r8
    7ea4:	480f883a 	mov	r7,r9
    7ea8:	000de200 	call	de20 <__ltdf2>
    7eac:	1000030e 	bge	r2,zero,7ebc <_dtoa_r+0x79c>
    7eb0:	d8800d17 	ldw	r2,52(sp)
    7eb4:	10bfffc4 	addi	r2,r2,-1
    7eb8:	d8800d15 	stw	r2,52(sp)
    7ebc:	d8000c15 	stw	zero,48(sp)
    7ec0:	003ea806 	br	7964 <_dtoa_r+0x244>
    7ec4:	d9000b17 	ldw	r4,44(sp)
    7ec8:	202cc03a 	cmpne	r22,r4,zero
    7ecc:	b000c71e 	bne	r22,zero,81ec <_dtoa_r+0xacc>
    7ed0:	dc001117 	ldw	r16,68(sp)
    7ed4:	dc801017 	ldw	r18,64(sp)
    7ed8:	0027883a 	mov	r19,zero
    7edc:	04000b0e 	bge	zero,r16,7f0c <_dtoa_r+0x7ec>
    7ee0:	d8c00a17 	ldw	r3,40(sp)
    7ee4:	00c0090e 	bge	zero,r3,7f0c <_dtoa_r+0x7ec>
    7ee8:	8005883a 	mov	r2,r16
    7eec:	1c011316 	blt	r3,r16,833c <_dtoa_r+0xc1c>
    7ef0:	d9000a17 	ldw	r4,40(sp)
    7ef4:	d9801117 	ldw	r6,68(sp)
    7ef8:	80a1c83a 	sub	r16,r16,r2
    7efc:	2089c83a 	sub	r4,r4,r2
    7f00:	308dc83a 	sub	r6,r6,r2
    7f04:	d9000a15 	stw	r4,40(sp)
    7f08:	d9801115 	stw	r6,68(sp)
    7f0c:	d8801017 	ldw	r2,64(sp)
    7f10:	0080150e 	bge	zero,r2,7f68 <_dtoa_r+0x848>
    7f14:	d8c00b17 	ldw	r3,44(sp)
    7f18:	1805003a 	cmpeq	r2,r3,zero
    7f1c:	1001c91e 	bne	r2,zero,8644 <_dtoa_r+0xf24>
    7f20:	04800e0e 	bge	zero,r18,7f5c <_dtoa_r+0x83c>
    7f24:	d9001617 	ldw	r4,88(sp)
    7f28:	980b883a 	mov	r5,r19
    7f2c:	900d883a 	mov	r6,r18
    7f30:	000b5300 	call	b530 <__pow5mult>
    7f34:	d9001617 	ldw	r4,88(sp)
    7f38:	d9800717 	ldw	r6,28(sp)
    7f3c:	100b883a 	mov	r5,r2
    7f40:	1027883a 	mov	r19,r2
    7f44:	000b20c0 	call	b20c <__multiply>
    7f48:	d9001617 	ldw	r4,88(sp)
    7f4c:	d9400717 	ldw	r5,28(sp)
    7f50:	1023883a 	mov	r17,r2
    7f54:	000a77c0 	call	a77c <_Bfree>
    7f58:	dc400715 	stw	r17,28(sp)
    7f5c:	d9001017 	ldw	r4,64(sp)
    7f60:	248dc83a 	sub	r6,r4,r18
    7f64:	30010e1e 	bne	r6,zero,83a0 <_dtoa_r+0xc80>
    7f68:	d9001617 	ldw	r4,88(sp)
    7f6c:	04400044 	movi	r17,1
    7f70:	880b883a 	mov	r5,r17
    7f74:	000b3f40 	call	b3f4 <__i2b>
    7f78:	d9800917 	ldw	r6,36(sp)
    7f7c:	1025883a 	mov	r18,r2
    7f80:	0180040e 	bge	zero,r6,7f94 <_dtoa_r+0x874>
    7f84:	d9001617 	ldw	r4,88(sp)
    7f88:	100b883a 	mov	r5,r2
    7f8c:	000b5300 	call	b530 <__pow5mult>
    7f90:	1025883a 	mov	r18,r2
    7f94:	d8801717 	ldw	r2,92(sp)
    7f98:	8880f30e 	bge	r17,r2,8368 <_dtoa_r+0xc48>
    7f9c:	0023883a 	mov	r17,zero
    7fa0:	d9800917 	ldw	r6,36(sp)
    7fa4:	30019e1e 	bne	r6,zero,8620 <_dtoa_r+0xf00>
    7fa8:	00c00044 	movi	r3,1
    7fac:	d9000a17 	ldw	r4,40(sp)
    7fb0:	20c5883a 	add	r2,r4,r3
    7fb4:	10c007cc 	andi	r3,r2,31
    7fb8:	1800841e 	bne	r3,zero,81cc <_dtoa_r+0xaac>
    7fbc:	00800704 	movi	r2,28
    7fc0:	d9000a17 	ldw	r4,40(sp)
    7fc4:	d9801117 	ldw	r6,68(sp)
    7fc8:	80a1883a 	add	r16,r16,r2
    7fcc:	2089883a 	add	r4,r4,r2
    7fd0:	308d883a 	add	r6,r6,r2
    7fd4:	d9000a15 	stw	r4,40(sp)
    7fd8:	d9801115 	stw	r6,68(sp)
    7fdc:	d8801117 	ldw	r2,68(sp)
    7fe0:	0080050e 	bge	zero,r2,7ff8 <_dtoa_r+0x8d8>
    7fe4:	d9400717 	ldw	r5,28(sp)
    7fe8:	d9001617 	ldw	r4,88(sp)
    7fec:	100d883a 	mov	r6,r2
    7ff0:	000b0c00 	call	b0c0 <__lshift>
    7ff4:	d8800715 	stw	r2,28(sp)
    7ff8:	d8c00a17 	ldw	r3,40(sp)
    7ffc:	00c0050e 	bge	zero,r3,8014 <_dtoa_r+0x8f4>
    8000:	d9001617 	ldw	r4,88(sp)
    8004:	900b883a 	mov	r5,r18
    8008:	180d883a 	mov	r6,r3
    800c:	000b0c00 	call	b0c0 <__lshift>
    8010:	1025883a 	mov	r18,r2
    8014:	d9000c17 	ldw	r4,48(sp)
    8018:	2005003a 	cmpeq	r2,r4,zero
    801c:	10016f26 	beq	r2,zero,85dc <_dtoa_r+0xebc>
    8020:	d9000f17 	ldw	r4,60(sp)
    8024:	0102170e 	bge	zero,r4,8884 <_dtoa_r+0x1164>
    8028:	d9800b17 	ldw	r6,44(sp)
    802c:	3005003a 	cmpeq	r2,r6,zero
    8030:	1000881e 	bne	r2,zero,8254 <_dtoa_r+0xb34>
    8034:	0400050e 	bge	zero,r16,804c <_dtoa_r+0x92c>
    8038:	d9001617 	ldw	r4,88(sp)
    803c:	980b883a 	mov	r5,r19
    8040:	800d883a 	mov	r6,r16
    8044:	000b0c00 	call	b0c0 <__lshift>
    8048:	1027883a 	mov	r19,r2
    804c:	8804c03a 	cmpne	r2,r17,zero
    8050:	1002541e 	bne	r2,zero,89a4 <_dtoa_r+0x1284>
    8054:	980b883a 	mov	r5,r19
    8058:	dd800517 	ldw	r22,20(sp)
    805c:	dcc00615 	stw	r19,24(sp)
    8060:	a700004c 	andi	fp,r20,1
    8064:	2827883a 	mov	r19,r5
    8068:	d9000717 	ldw	r4,28(sp)
    806c:	900b883a 	mov	r5,r18
    8070:	00075080 	call	7508 <quorem>
    8074:	d9000717 	ldw	r4,28(sp)
    8078:	d9400617 	ldw	r5,24(sp)
    807c:	1023883a 	mov	r17,r2
    8080:	8dc00c04 	addi	r23,r17,48
    8084:	000a8d80 	call	a8d8 <__mcmp>
    8088:	d9001617 	ldw	r4,88(sp)
    808c:	900b883a 	mov	r5,r18
    8090:	980d883a 	mov	r6,r19
    8094:	1029883a 	mov	r20,r2
    8098:	000af340 	call	af34 <__mdiff>
    809c:	102b883a 	mov	r21,r2
    80a0:	10800317 	ldw	r2,12(r2)
    80a4:	1001281e 	bne	r2,zero,8548 <_dtoa_r+0xe28>
    80a8:	d9000717 	ldw	r4,28(sp)
    80ac:	a80b883a 	mov	r5,r21
    80b0:	000a8d80 	call	a8d8 <__mcmp>
    80b4:	d9001617 	ldw	r4,88(sp)
    80b8:	1021883a 	mov	r16,r2
    80bc:	a80b883a 	mov	r5,r21
    80c0:	000a77c0 	call	a77c <_Bfree>
    80c4:	8000041e 	bne	r16,zero,80d8 <_dtoa_r+0x9b8>
    80c8:	d8801717 	ldw	r2,92(sp)
    80cc:	1000021e 	bne	r2,zero,80d8 <_dtoa_r+0x9b8>
    80d0:	e004c03a 	cmpne	r2,fp,zero
    80d4:	10011726 	beq	r2,zero,8534 <_dtoa_r+0xe14>
    80d8:	a0010616 	blt	r20,zero,84f4 <_dtoa_r+0xdd4>
    80dc:	a000041e 	bne	r20,zero,80f0 <_dtoa_r+0x9d0>
    80e0:	d8c01717 	ldw	r3,92(sp)
    80e4:	1800021e 	bne	r3,zero,80f0 <_dtoa_r+0x9d0>
    80e8:	e004c03a 	cmpne	r2,fp,zero
    80ec:	10010126 	beq	r2,zero,84f4 <_dtoa_r+0xdd4>
    80f0:	04023d16 	blt	zero,r16,89e8 <_dtoa_r+0x12c8>
    80f4:	b5c00005 	stb	r23,0(r22)
    80f8:	d9800517 	ldw	r6,20(sp)
    80fc:	d9000f17 	ldw	r4,60(sp)
    8100:	b5800044 	addi	r22,r22,1
    8104:	3105883a 	add	r2,r6,r4
    8108:	b0806526 	beq	r22,r2,82a0 <_dtoa_r+0xb80>
    810c:	d9400717 	ldw	r5,28(sp)
    8110:	d9001617 	ldw	r4,88(sp)
    8114:	01800284 	movi	r6,10
    8118:	000f883a 	mov	r7,zero
    811c:	000b4300 	call	b430 <__multadd>
    8120:	d8800715 	stw	r2,28(sp)
    8124:	d8800617 	ldw	r2,24(sp)
    8128:	14c10c26 	beq	r2,r19,855c <_dtoa_r+0xe3c>
    812c:	d9400617 	ldw	r5,24(sp)
    8130:	d9001617 	ldw	r4,88(sp)
    8134:	01800284 	movi	r6,10
    8138:	000f883a 	mov	r7,zero
    813c:	000b4300 	call	b430 <__multadd>
    8140:	d9001617 	ldw	r4,88(sp)
    8144:	980b883a 	mov	r5,r19
    8148:	01800284 	movi	r6,10
    814c:	000f883a 	mov	r7,zero
    8150:	d8800615 	stw	r2,24(sp)
    8154:	000b4300 	call	b430 <__multadd>
    8158:	1027883a 	mov	r19,r2
    815c:	003fc206 	br	8068 <_dtoa_r+0x948>
    8160:	2445c83a 	sub	r2,r4,r17
    8164:	a088983a 	sll	r4,r20,r2
    8168:	003e4b06 	br	7a98 <_dtoa_r+0x378>
    816c:	01bfffc4 	movi	r6,-1
    8170:	00800044 	movi	r2,1
    8174:	d9800e15 	stw	r6,56(sp)
    8178:	d9800f15 	stw	r6,60(sp)
    817c:	d8800b15 	stw	r2,44(sp)
    8180:	d8c01617 	ldw	r3,88(sp)
    8184:	008005c4 	movi	r2,23
    8188:	18001115 	stw	zero,68(r3)
    818c:	1580082e 	bgeu	r2,r22,81b0 <_dtoa_r+0xa90>
    8190:	00c00104 	movi	r3,4
    8194:	0009883a 	mov	r4,zero
    8198:	18c7883a 	add	r3,r3,r3
    819c:	18800504 	addi	r2,r3,20
    81a0:	21000044 	addi	r4,r4,1
    81a4:	b0bffc2e 	bgeu	r22,r2,8198 <_dtoa_r+0xa78>
    81a8:	d9801617 	ldw	r6,88(sp)
    81ac:	31001115 	stw	r4,68(r6)
    81b0:	dc000f17 	ldw	r16,60(sp)
    81b4:	003e4b06 	br	7ae4 <_dtoa_r+0x3c4>
    81b8:	d9801717 	ldw	r6,92(sp)
    81bc:	0023883a 	mov	r17,zero
    81c0:	31bfff04 	addi	r6,r6,-4
    81c4:	d9801715 	stw	r6,92(sp)
    81c8:	003df806 	br	79ac <_dtoa_r+0x28c>
    81cc:	00800804 	movi	r2,32
    81d0:	10c9c83a 	sub	r4,r2,r3
    81d4:	00c00104 	movi	r3,4
    81d8:	19005a16 	blt	r3,r4,8344 <_dtoa_r+0xc24>
    81dc:	008000c4 	movi	r2,3
    81e0:	113f7e16 	blt	r2,r4,7fdc <_dtoa_r+0x8bc>
    81e4:	20800704 	addi	r2,r4,28
    81e8:	003f7506 	br	7fc0 <_dtoa_r+0x8a0>
    81ec:	d9801717 	ldw	r6,92(sp)
    81f0:	00800044 	movi	r2,1
    81f4:	1180a10e 	bge	r2,r6,847c <_dtoa_r+0xd5c>
    81f8:	d9800f17 	ldw	r6,60(sp)
    81fc:	d8c01017 	ldw	r3,64(sp)
    8200:	30bfffc4 	addi	r2,r6,-1
    8204:	1881c616 	blt	r3,r2,8920 <_dtoa_r+0x1200>
    8208:	18a5c83a 	sub	r18,r3,r2
    820c:	d8800f17 	ldw	r2,60(sp)
    8210:	10026216 	blt	r2,zero,8b9c <_dtoa_r+0x147c>
    8214:	dc001117 	ldw	r16,68(sp)
    8218:	1007883a 	mov	r3,r2
    821c:	d9800a17 	ldw	r6,40(sp)
    8220:	d8801117 	ldw	r2,68(sp)
    8224:	d9001617 	ldw	r4,88(sp)
    8228:	30cd883a 	add	r6,r6,r3
    822c:	10c5883a 	add	r2,r2,r3
    8230:	01400044 	movi	r5,1
    8234:	d9800a15 	stw	r6,40(sp)
    8238:	d8801115 	stw	r2,68(sp)
    823c:	000b3f40 	call	b3f4 <__i2b>
    8240:	1027883a 	mov	r19,r2
    8244:	003f2506 	br	7edc <_dtoa_r+0x7bc>
    8248:	00c20034 	movhi	r3,2048
    824c:	18c03604 	addi	r3,r3,216
    8250:	003d6706 	br	77f0 <_dtoa_r+0xd0>
    8254:	dd800517 	ldw	r22,20(sp)
    8258:	04000044 	movi	r16,1
    825c:	00000706 	br	827c <_dtoa_r+0xb5c>
    8260:	d9400717 	ldw	r5,28(sp)
    8264:	d9001617 	ldw	r4,88(sp)
    8268:	01800284 	movi	r6,10
    826c:	000f883a 	mov	r7,zero
    8270:	000b4300 	call	b430 <__multadd>
    8274:	d8800715 	stw	r2,28(sp)
    8278:	84000044 	addi	r16,r16,1
    827c:	d9000717 	ldw	r4,28(sp)
    8280:	900b883a 	mov	r5,r18
    8284:	00075080 	call	7508 <quorem>
    8288:	15c00c04 	addi	r23,r2,48
    828c:	b5c00005 	stb	r23,0(r22)
    8290:	d8c00f17 	ldw	r3,60(sp)
    8294:	b5800044 	addi	r22,r22,1
    8298:	80fff116 	blt	r16,r3,8260 <_dtoa_r+0xb40>
    829c:	d8000615 	stw	zero,24(sp)
    82a0:	d9400717 	ldw	r5,28(sp)
    82a4:	d9001617 	ldw	r4,88(sp)
    82a8:	01800044 	movi	r6,1
    82ac:	000b0c00 	call	b0c0 <__lshift>
    82b0:	1009883a 	mov	r4,r2
    82b4:	900b883a 	mov	r5,r18
    82b8:	d8800715 	stw	r2,28(sp)
    82bc:	000a8d80 	call	a8d8 <__mcmp>
    82c0:	00803c0e 	bge	zero,r2,83b4 <_dtoa_r+0xc94>
    82c4:	b009883a 	mov	r4,r22
    82c8:	213fffc4 	addi	r4,r4,-1
    82cc:	21400003 	ldbu	r5,0(r4)
    82d0:	00800e44 	movi	r2,57
    82d4:	28c03fcc 	andi	r3,r5,255
    82d8:	18c0201c 	xori	r3,r3,128
    82dc:	18ffe004 	addi	r3,r3,-128
    82e0:	1881981e 	bne	r3,r2,8944 <_dtoa_r+0x1224>
    82e4:	d9800517 	ldw	r6,20(sp)
    82e8:	21bff71e 	bne	r4,r6,82c8 <_dtoa_r+0xba8>
    82ec:	d8800d17 	ldw	r2,52(sp)
    82f0:	37000044 	addi	fp,r6,1
    82f4:	10800044 	addi	r2,r2,1
    82f8:	d8800d15 	stw	r2,52(sp)
    82fc:	00800c44 	movi	r2,49
    8300:	30800005 	stb	r2,0(r6)
    8304:	d9001617 	ldw	r4,88(sp)
    8308:	900b883a 	mov	r5,r18
    830c:	000a77c0 	call	a77c <_Bfree>
    8310:	983ecd26 	beq	r19,zero,7e48 <_dtoa_r+0x728>
    8314:	d8c00617 	ldw	r3,24(sp)
    8318:	18000426 	beq	r3,zero,832c <_dtoa_r+0xc0c>
    831c:	1cc00326 	beq	r3,r19,832c <_dtoa_r+0xc0c>
    8320:	d9001617 	ldw	r4,88(sp)
    8324:	180b883a 	mov	r5,r3
    8328:	000a77c0 	call	a77c <_Bfree>
    832c:	d9001617 	ldw	r4,88(sp)
    8330:	980b883a 	mov	r5,r19
    8334:	000a77c0 	call	a77c <_Bfree>
    8338:	003ec306 	br	7e48 <_dtoa_r+0x728>
    833c:	1805883a 	mov	r2,r3
    8340:	003eeb06 	br	7ef0 <_dtoa_r+0x7d0>
    8344:	d9800a17 	ldw	r6,40(sp)
    8348:	d8c01117 	ldw	r3,68(sp)
    834c:	20bfff04 	addi	r2,r4,-4
    8350:	308d883a 	add	r6,r6,r2
    8354:	1887883a 	add	r3,r3,r2
    8358:	80a1883a 	add	r16,r16,r2
    835c:	d9800a15 	stw	r6,40(sp)
    8360:	d8c01115 	stw	r3,68(sp)
    8364:	003f1d06 	br	7fdc <_dtoa_r+0x8bc>
    8368:	a03f0c1e 	bne	r20,zero,7f9c <_dtoa_r+0x87c>
    836c:	00800434 	movhi	r2,16
    8370:	10bfffc4 	addi	r2,r2,-1
    8374:	a884703a 	and	r2,r21,r2
    8378:	103f081e 	bne	r2,zero,7f9c <_dtoa_r+0x87c>
    837c:	a89ffc2c 	andhi	r2,r21,32752
    8380:	103f0626 	beq	r2,zero,7f9c <_dtoa_r+0x87c>
    8384:	d8c01117 	ldw	r3,68(sp)
    8388:	d9000a17 	ldw	r4,40(sp)
    838c:	18c00044 	addi	r3,r3,1
    8390:	21000044 	addi	r4,r4,1
    8394:	d8c01115 	stw	r3,68(sp)
    8398:	d9000a15 	stw	r4,40(sp)
    839c:	003f0006 	br	7fa0 <_dtoa_r+0x880>
    83a0:	d9400717 	ldw	r5,28(sp)
    83a4:	d9001617 	ldw	r4,88(sp)
    83a8:	000b5300 	call	b530 <__pow5mult>
    83ac:	d8800715 	stw	r2,28(sp)
    83b0:	003eed06 	br	7f68 <_dtoa_r+0x848>
    83b4:	1000021e 	bne	r2,zero,83c0 <_dtoa_r+0xca0>
    83b8:	b880004c 	andi	r2,r23,1
    83bc:	103fc11e 	bne	r2,zero,82c4 <_dtoa_r+0xba4>
    83c0:	b5bfffc4 	addi	r22,r22,-1
    83c4:	b0c00007 	ldb	r3,0(r22)
    83c8:	00800c04 	movi	r2,48
    83cc:	18bffc26 	beq	r3,r2,83c0 <_dtoa_r+0xca0>
    83d0:	b7000044 	addi	fp,r22,1
    83d4:	003fcb06 	br	8304 <_dtoa_r+0xbe4>
    83d8:	d9800d17 	ldw	r6,52(sp)
    83dc:	018fc83a 	sub	r7,zero,r6
    83e0:	3801f726 	beq	r7,zero,8bc0 <_dtoa_r+0x14a0>
    83e4:	398003cc 	andi	r6,r7,15
    83e8:	300c90fa 	slli	r6,r6,3
    83ec:	01420034 	movhi	r5,2048
    83f0:	29405404 	addi	r5,r5,336
    83f4:	d9001217 	ldw	r4,72(sp)
    83f8:	314d883a 	add	r6,r6,r5
    83fc:	30c00117 	ldw	r3,4(r6)
    8400:	30800017 	ldw	r2,0(r6)
    8404:	d9401317 	ldw	r5,76(sp)
    8408:	3821d13a 	srai	r16,r7,4
    840c:	100d883a 	mov	r6,r2
    8410:	180f883a 	mov	r7,r3
    8414:	000d5e40 	call	d5e4 <__muldf3>
    8418:	1011883a 	mov	r8,r2
    841c:	1813883a 	mov	r9,r3
    8420:	1029883a 	mov	r20,r2
    8424:	182b883a 	mov	r21,r3
    8428:	8001e526 	beq	r16,zero,8bc0 <_dtoa_r+0x14a0>
    842c:	05800084 	movi	r22,2
    8430:	04420034 	movhi	r17,2048
    8434:	8c408604 	addi	r17,r17,536
    8438:	8080004c 	andi	r2,r16,1
    843c:	1005003a 	cmpeq	r2,r2,zero
    8440:	1000081e 	bne	r2,zero,8464 <_dtoa_r+0xd44>
    8444:	89800017 	ldw	r6,0(r17)
    8448:	89c00117 	ldw	r7,4(r17)
    844c:	480b883a 	mov	r5,r9
    8450:	4009883a 	mov	r4,r8
    8454:	000d5e40 	call	d5e4 <__muldf3>
    8458:	1011883a 	mov	r8,r2
    845c:	b5800044 	addi	r22,r22,1
    8460:	1813883a 	mov	r9,r3
    8464:	8021d07a 	srai	r16,r16,1
    8468:	8c400204 	addi	r17,r17,8
    846c:	803ff21e 	bne	r16,zero,8438 <_dtoa_r+0xd18>
    8470:	4029883a 	mov	r20,r8
    8474:	482b883a 	mov	r21,r9
    8478:	003dca06 	br	7ba4 <_dtoa_r+0x484>
    847c:	d9000817 	ldw	r4,32(sp)
    8480:	2005003a 	cmpeq	r2,r4,zero
    8484:	1001f61e 	bne	r2,zero,8c60 <_dtoa_r+0x1540>
    8488:	dc001117 	ldw	r16,68(sp)
    848c:	dc801017 	ldw	r18,64(sp)
    8490:	18c10cc4 	addi	r3,r3,1075
    8494:	003f6106 	br	821c <_dtoa_r+0xafc>
    8498:	d8000b15 	stw	zero,44(sp)
    849c:	d9802617 	ldw	r6,152(sp)
    84a0:	d8c00d17 	ldw	r3,52(sp)
    84a4:	30800044 	addi	r2,r6,1
    84a8:	18ad883a 	add	r22,r3,r2
    84ac:	b13fffc4 	addi	r4,r22,-1
    84b0:	d9000e15 	stw	r4,56(sp)
    84b4:	0581f60e 	bge	zero,r22,8c90 <_dtoa_r+0x1570>
    84b8:	dd800f15 	stw	r22,60(sp)
    84bc:	003f3006 	br	8180 <_dtoa_r+0xa60>
    84c0:	d8000b15 	stw	zero,44(sp)
    84c4:	d9002617 	ldw	r4,152(sp)
    84c8:	0101eb0e 	bge	zero,r4,8c78 <_dtoa_r+0x1558>
    84cc:	202d883a 	mov	r22,r4
    84d0:	d9000e15 	stw	r4,56(sp)
    84d4:	d9000f15 	stw	r4,60(sp)
    84d8:	003f2906 	br	8180 <_dtoa_r+0xa60>
    84dc:	01800044 	movi	r6,1
    84e0:	d9800b15 	stw	r6,44(sp)
    84e4:	003ff706 	br	84c4 <_dtoa_r+0xda4>
    84e8:	01000044 	movi	r4,1
    84ec:	d9000b15 	stw	r4,44(sp)
    84f0:	003fea06 	br	849c <_dtoa_r+0xd7c>
    84f4:	04000c0e 	bge	zero,r16,8528 <_dtoa_r+0xe08>
    84f8:	d9400717 	ldw	r5,28(sp)
    84fc:	d9001617 	ldw	r4,88(sp)
    8500:	01800044 	movi	r6,1
    8504:	000b0c00 	call	b0c0 <__lshift>
    8508:	1009883a 	mov	r4,r2
    850c:	900b883a 	mov	r5,r18
    8510:	d8800715 	stw	r2,28(sp)
    8514:	000a8d80 	call	a8d8 <__mcmp>
    8518:	0081e00e 	bge	zero,r2,8c9c <_dtoa_r+0x157c>
    851c:	bdc00044 	addi	r23,r23,1
    8520:	00800e84 	movi	r2,58
    8524:	b881a226 	beq	r23,r2,8bb0 <_dtoa_r+0x1490>
    8528:	b7000044 	addi	fp,r22,1
    852c:	b5c00005 	stb	r23,0(r22)
    8530:	003f7406 	br	8304 <_dtoa_r+0xbe4>
    8534:	00800e44 	movi	r2,57
    8538:	b8819d26 	beq	r23,r2,8bb0 <_dtoa_r+0x1490>
    853c:	053ffa0e 	bge	zero,r20,8528 <_dtoa_r+0xe08>
    8540:	8dc00c44 	addi	r23,r17,49
    8544:	003ff806 	br	8528 <_dtoa_r+0xe08>
    8548:	d9001617 	ldw	r4,88(sp)
    854c:	a80b883a 	mov	r5,r21
    8550:	04000044 	movi	r16,1
    8554:	000a77c0 	call	a77c <_Bfree>
    8558:	003edf06 	br	80d8 <_dtoa_r+0x9b8>
    855c:	d9001617 	ldw	r4,88(sp)
    8560:	980b883a 	mov	r5,r19
    8564:	01800284 	movi	r6,10
    8568:	000f883a 	mov	r7,zero
    856c:	000b4300 	call	b430 <__multadd>
    8570:	1027883a 	mov	r19,r2
    8574:	d8800615 	stw	r2,24(sp)
    8578:	003ebb06 	br	8068 <_dtoa_r+0x948>
    857c:	d9801117 	ldw	r6,68(sp)
    8580:	d8800d17 	ldw	r2,52(sp)
    8584:	d8000915 	stw	zero,36(sp)
    8588:	308dc83a 	sub	r6,r6,r2
    858c:	0087c83a 	sub	r3,zero,r2
    8590:	d9801115 	stw	r6,68(sp)
    8594:	d8c01015 	stw	r3,64(sp)
    8598:	003cfe06 	br	7994 <_dtoa_r+0x274>
    859c:	018dc83a 	sub	r6,zero,r6
    85a0:	d9801115 	stw	r6,68(sp)
    85a4:	d8000a15 	stw	zero,40(sp)
    85a8:	003cf306 	br	7978 <_dtoa_r+0x258>
    85ac:	d9000d17 	ldw	r4,52(sp)
    85b0:	000dea80 	call	dea8 <__floatsidf>
    85b4:	880b883a 	mov	r5,r17
    85b8:	8009883a 	mov	r4,r16
    85bc:	180f883a 	mov	r7,r3
    85c0:	100d883a 	mov	r6,r2
    85c4:	000dc880 	call	dc88 <__nedf2>
    85c8:	103ce126 	beq	r2,zero,7950 <_dtoa_r+0x230>
    85cc:	d9800d17 	ldw	r6,52(sp)
    85d0:	31bfffc4 	addi	r6,r6,-1
    85d4:	d9800d15 	stw	r6,52(sp)
    85d8:	003cdd06 	br	7950 <_dtoa_r+0x230>
    85dc:	d9000717 	ldw	r4,28(sp)
    85e0:	900b883a 	mov	r5,r18
    85e4:	000a8d80 	call	a8d8 <__mcmp>
    85e8:	103e8d0e 	bge	r2,zero,8020 <_dtoa_r+0x900>
    85ec:	d9400717 	ldw	r5,28(sp)
    85f0:	d9001617 	ldw	r4,88(sp)
    85f4:	01800284 	movi	r6,10
    85f8:	000f883a 	mov	r7,zero
    85fc:	000b4300 	call	b430 <__multadd>
    8600:	d9800d17 	ldw	r6,52(sp)
    8604:	d8800715 	stw	r2,28(sp)
    8608:	31bfffc4 	addi	r6,r6,-1
    860c:	d9800d15 	stw	r6,52(sp)
    8610:	b001a71e 	bne	r22,zero,8cb0 <_dtoa_r+0x1590>
    8614:	d8800e17 	ldw	r2,56(sp)
    8618:	d8800f15 	stw	r2,60(sp)
    861c:	003e8006 	br	8020 <_dtoa_r+0x900>
    8620:	90800417 	ldw	r2,16(r18)
    8624:	1085883a 	add	r2,r2,r2
    8628:	1085883a 	add	r2,r2,r2
    862c:	1485883a 	add	r2,r2,r18
    8630:	11000417 	ldw	r4,16(r2)
    8634:	000a7a40 	call	a7a4 <__hi0bits>
    8638:	00c00804 	movi	r3,32
    863c:	1887c83a 	sub	r3,r3,r2
    8640:	003e5a06 	br	7fac <_dtoa_r+0x88c>
    8644:	d9400717 	ldw	r5,28(sp)
    8648:	d9801017 	ldw	r6,64(sp)
    864c:	d9001617 	ldw	r4,88(sp)
    8650:	000b5300 	call	b530 <__pow5mult>
    8654:	d8800715 	stw	r2,28(sp)
    8658:	003e4306 	br	7f68 <_dtoa_r+0x848>
    865c:	d9800f17 	ldw	r6,60(sp)
    8660:	d8800d17 	ldw	r2,52(sp)
    8664:	d9800315 	stw	r6,12(sp)
    8668:	d8800415 	stw	r2,16(sp)
    866c:	d8c00b17 	ldw	r3,44(sp)
    8670:	1805003a 	cmpeq	r2,r3,zero
    8674:	1000e21e 	bne	r2,zero,8a00 <_dtoa_r+0x12e0>
    8678:	d9000317 	ldw	r4,12(sp)
    867c:	0005883a 	mov	r2,zero
    8680:	00cff834 	movhi	r3,16352
    8684:	200c90fa 	slli	r6,r4,3
    8688:	01020034 	movhi	r4,2048
    868c:	21005404 	addi	r4,r4,336
    8690:	180b883a 	mov	r5,r3
    8694:	310d883a 	add	r6,r6,r4
    8698:	327fff17 	ldw	r9,-4(r6)
    869c:	323ffe17 	ldw	r8,-8(r6)
    86a0:	1009883a 	mov	r4,r2
    86a4:	480f883a 	mov	r7,r9
    86a8:	400d883a 	mov	r6,r8
    86ac:	000d9a80 	call	d9a8 <__divdf3>
    86b0:	180b883a 	mov	r5,r3
    86b4:	b00d883a 	mov	r6,r22
    86b8:	b80f883a 	mov	r7,r23
    86bc:	1009883a 	mov	r4,r2
    86c0:	000d4f00 	call	d4f0 <__subdf3>
    86c4:	a80b883a 	mov	r5,r21
    86c8:	a009883a 	mov	r4,r20
    86cc:	d8c01915 	stw	r3,100(sp)
    86d0:	d8801815 	stw	r2,96(sp)
    86d4:	000dfa00 	call	dfa0 <__fixdfsi>
    86d8:	1009883a 	mov	r4,r2
    86dc:	1027883a 	mov	r19,r2
    86e0:	000dea80 	call	dea8 <__floatsidf>
    86e4:	a80b883a 	mov	r5,r21
    86e8:	a009883a 	mov	r4,r20
    86ec:	180f883a 	mov	r7,r3
    86f0:	100d883a 	mov	r6,r2
    86f4:	000d4f00 	call	d4f0 <__subdf3>
    86f8:	d9801817 	ldw	r6,96(sp)
    86fc:	1823883a 	mov	r17,r3
    8700:	d8801415 	stw	r2,80(sp)
    8704:	302d883a 	mov	r22,r6
    8708:	d9800517 	ldw	r6,20(sp)
    870c:	9cc00c04 	addi	r19,r19,48
    8710:	dc401515 	stw	r17,84(sp)
    8714:	d8c01917 	ldw	r3,100(sp)
    8718:	34c00005 	stb	r19,0(r6)
    871c:	d8800517 	ldw	r2,20(sp)
    8720:	d9401917 	ldw	r5,100(sp)
    8724:	d9801417 	ldw	r6,80(sp)
    8728:	b009883a 	mov	r4,r22
    872c:	880f883a 	mov	r7,r17
    8730:	182f883a 	mov	r23,r3
    8734:	17000044 	addi	fp,r2,1
    8738:	000dd100 	call	dd10 <__gtdf2>
    873c:	00804e16 	blt	zero,r2,8878 <_dtoa_r+0x1158>
    8740:	d9801417 	ldw	r6,80(sp)
    8744:	0005883a 	mov	r2,zero
    8748:	00cffc34 	movhi	r3,16368
    874c:	180b883a 	mov	r5,r3
    8750:	880f883a 	mov	r7,r17
    8754:	1009883a 	mov	r4,r2
    8758:	000d4f00 	call	d4f0 <__subdf3>
    875c:	d9401917 	ldw	r5,100(sp)
    8760:	180f883a 	mov	r7,r3
    8764:	b009883a 	mov	r4,r22
    8768:	100d883a 	mov	r6,r2
    876c:	000dd100 	call	dd10 <__gtdf2>
    8770:	00bda216 	blt	zero,r2,7dfc <_dtoa_r+0x6dc>
    8774:	d8c00317 	ldw	r3,12(sp)
    8778:	00800044 	movi	r2,1
    877c:	10c01216 	blt	r2,r3,87c8 <_dtoa_r+0x10a8>
    8780:	003d4506 	br	7c98 <_dtoa_r+0x578>
    8784:	d9801417 	ldw	r6,80(sp)
    8788:	0005883a 	mov	r2,zero
    878c:	00cffc34 	movhi	r3,16368
    8790:	180b883a 	mov	r5,r3
    8794:	880f883a 	mov	r7,r17
    8798:	1009883a 	mov	r4,r2
    879c:	000d4f00 	call	d4f0 <__subdf3>
    87a0:	d9c01b17 	ldw	r7,108(sp)
    87a4:	180b883a 	mov	r5,r3
    87a8:	1009883a 	mov	r4,r2
    87ac:	b00d883a 	mov	r6,r22
    87b0:	000de200 	call	de20 <__ltdf2>
    87b4:	103d9116 	blt	r2,zero,7dfc <_dtoa_r+0x6dc>
    87b8:	d9800517 	ldw	r6,20(sp)
    87bc:	d9000317 	ldw	r4,12(sp)
    87c0:	3105883a 	add	r2,r6,r4
    87c4:	e0bd3426 	beq	fp,r2,7c98 <_dtoa_r+0x578>
    87c8:	04500934 	movhi	r17,16420
    87cc:	0021883a 	mov	r16,zero
    87d0:	b80b883a 	mov	r5,r23
    87d4:	b009883a 	mov	r4,r22
    87d8:	800d883a 	mov	r6,r16
    87dc:	880f883a 	mov	r7,r17
    87e0:	000d5e40 	call	d5e4 <__muldf3>
    87e4:	d9401517 	ldw	r5,84(sp)
    87e8:	d9001417 	ldw	r4,80(sp)
    87ec:	880f883a 	mov	r7,r17
    87f0:	000d883a 	mov	r6,zero
    87f4:	d8801a15 	stw	r2,104(sp)
    87f8:	d8c01b15 	stw	r3,108(sp)
    87fc:	000d5e40 	call	d5e4 <__muldf3>
    8800:	180b883a 	mov	r5,r3
    8804:	1009883a 	mov	r4,r2
    8808:	1823883a 	mov	r17,r3
    880c:	1021883a 	mov	r16,r2
    8810:	000dfa00 	call	dfa0 <__fixdfsi>
    8814:	1009883a 	mov	r4,r2
    8818:	102b883a 	mov	r21,r2
    881c:	000dea80 	call	dea8 <__floatsidf>
    8820:	880b883a 	mov	r5,r17
    8824:	8009883a 	mov	r4,r16
    8828:	180f883a 	mov	r7,r3
    882c:	100d883a 	mov	r6,r2
    8830:	000d4f00 	call	d4f0 <__subdf3>
    8834:	1021883a 	mov	r16,r2
    8838:	d9001b17 	ldw	r4,108(sp)
    883c:	1823883a 	mov	r17,r3
    8840:	dc001415 	stw	r16,80(sp)
    8844:	ad400c04 	addi	r21,r21,48
    8848:	dc401515 	stw	r17,84(sp)
    884c:	d8801a17 	ldw	r2,104(sp)
    8850:	e5400005 	stb	r21,0(fp)
    8854:	202f883a 	mov	r23,r4
    8858:	d9c01b17 	ldw	r7,108(sp)
    885c:	d9001417 	ldw	r4,80(sp)
    8860:	880b883a 	mov	r5,r17
    8864:	100d883a 	mov	r6,r2
    8868:	102d883a 	mov	r22,r2
    886c:	e7000044 	addi	fp,fp,1
    8870:	000de200 	call	de20 <__ltdf2>
    8874:	103fc30e 	bge	r2,zero,8784 <_dtoa_r+0x1064>
    8878:	d9000417 	ldw	r4,16(sp)
    887c:	d9000d15 	stw	r4,52(sp)
    8880:	003d7106 	br	7e48 <_dtoa_r+0x728>
    8884:	d9801717 	ldw	r6,92(sp)
    8888:	00800084 	movi	r2,2
    888c:	11bde60e 	bge	r2,r6,8028 <_dtoa_r+0x908>
    8890:	203cfb1e 	bne	r4,zero,7c80 <_dtoa_r+0x560>
    8894:	d9001617 	ldw	r4,88(sp)
    8898:	900b883a 	mov	r5,r18
    889c:	01800144 	movi	r6,5
    88a0:	000f883a 	mov	r7,zero
    88a4:	000b4300 	call	b430 <__multadd>
    88a8:	d9000717 	ldw	r4,28(sp)
    88ac:	100b883a 	mov	r5,r2
    88b0:	1025883a 	mov	r18,r2
    88b4:	000a8d80 	call	a8d8 <__mcmp>
    88b8:	00bcf10e 	bge	zero,r2,7c80 <_dtoa_r+0x560>
    88bc:	d8c00d17 	ldw	r3,52(sp)
    88c0:	d9000517 	ldw	r4,20(sp)
    88c4:	d8000615 	stw	zero,24(sp)
    88c8:	18c00044 	addi	r3,r3,1
    88cc:	d8c00d15 	stw	r3,52(sp)
    88d0:	00800c44 	movi	r2,49
    88d4:	27000044 	addi	fp,r4,1
    88d8:	20800005 	stb	r2,0(r4)
    88dc:	003e8906 	br	8304 <_dtoa_r+0xbe4>
    88e0:	d8c00517 	ldw	r3,20(sp)
    88e4:	003bc206 	br	77f0 <_dtoa_r+0xd0>
    88e8:	01820034 	movhi	r6,2048
    88ec:	31808604 	addi	r6,r6,536
    88f0:	30c00917 	ldw	r3,36(r6)
    88f4:	30800817 	ldw	r2,32(r6)
    88f8:	d9001217 	ldw	r4,72(sp)
    88fc:	d9401317 	ldw	r5,76(sp)
    8900:	180f883a 	mov	r7,r3
    8904:	100d883a 	mov	r6,r2
    8908:	000d9a80 	call	d9a8 <__divdf3>
    890c:	948003cc 	andi	r18,r18,15
    8910:	058000c4 	movi	r22,3
    8914:	1029883a 	mov	r20,r2
    8918:	182b883a 	mov	r21,r3
    891c:	003c8906 	br	7b44 <_dtoa_r+0x424>
    8920:	d9001017 	ldw	r4,64(sp)
    8924:	d9800917 	ldw	r6,36(sp)
    8928:	0025883a 	mov	r18,zero
    892c:	1105c83a 	sub	r2,r2,r4
    8930:	2089883a 	add	r4,r4,r2
    8934:	308d883a 	add	r6,r6,r2
    8938:	d9001015 	stw	r4,64(sp)
    893c:	d9800915 	stw	r6,36(sp)
    8940:	003e3206 	br	820c <_dtoa_r+0xaec>
    8944:	28800044 	addi	r2,r5,1
    8948:	27000044 	addi	fp,r4,1
    894c:	20800005 	stb	r2,0(r4)
    8950:	003e6c06 	br	8304 <_dtoa_r+0xbe4>
    8954:	d8800f17 	ldw	r2,60(sp)
    8958:	00bce016 	blt	zero,r2,7cdc <_dtoa_r+0x5bc>
    895c:	d9800f17 	ldw	r6,60(sp)
    8960:	303cc51e 	bne	r6,zero,7c78 <_dtoa_r+0x558>
    8964:	0005883a 	mov	r2,zero
    8968:	00d00534 	movhi	r3,16404
    896c:	980b883a 	mov	r5,r19
    8970:	180f883a 	mov	r7,r3
    8974:	9009883a 	mov	r4,r18
    8978:	100d883a 	mov	r6,r2
    897c:	000d5e40 	call	d5e4 <__muldf3>
    8980:	180b883a 	mov	r5,r3
    8984:	a80f883a 	mov	r7,r21
    8988:	1009883a 	mov	r4,r2
    898c:	a00d883a 	mov	r6,r20
    8990:	000dd980 	call	dd98 <__gedf2>
    8994:	103cb80e 	bge	r2,zero,7c78 <_dtoa_r+0x558>
    8998:	0027883a 	mov	r19,zero
    899c:	0025883a 	mov	r18,zero
    89a0:	003fc606 	br	88bc <_dtoa_r+0x119c>
    89a4:	99400117 	ldw	r5,4(r19)
    89a8:	d9001617 	ldw	r4,88(sp)
    89ac:	000acfc0 	call	acfc <_Balloc>
    89b0:	99800417 	ldw	r6,16(r19)
    89b4:	11000304 	addi	r4,r2,12
    89b8:	99400304 	addi	r5,r19,12
    89bc:	318d883a 	add	r6,r6,r6
    89c0:	318d883a 	add	r6,r6,r6
    89c4:	31800204 	addi	r6,r6,8
    89c8:	1023883a 	mov	r17,r2
    89cc:	00052f40 	call	52f4 <memcpy>
    89d0:	d9001617 	ldw	r4,88(sp)
    89d4:	880b883a 	mov	r5,r17
    89d8:	01800044 	movi	r6,1
    89dc:	000b0c00 	call	b0c0 <__lshift>
    89e0:	100b883a 	mov	r5,r2
    89e4:	003d9c06 	br	8058 <_dtoa_r+0x938>
    89e8:	00800e44 	movi	r2,57
    89ec:	b8807026 	beq	r23,r2,8bb0 <_dtoa_r+0x1490>
    89f0:	b8800044 	addi	r2,r23,1
    89f4:	b7000044 	addi	fp,r22,1
    89f8:	b0800005 	stb	r2,0(r22)
    89fc:	003e4106 	br	8304 <_dtoa_r+0xbe4>
    8a00:	d8800317 	ldw	r2,12(sp)
    8a04:	01820034 	movhi	r6,2048
    8a08:	31805404 	addi	r6,r6,336
    8a0c:	b009883a 	mov	r4,r22
    8a10:	100e90fa 	slli	r7,r2,3
    8a14:	b80b883a 	mov	r5,r23
    8a18:	398f883a 	add	r7,r7,r6
    8a1c:	38bffe17 	ldw	r2,-8(r7)
    8a20:	d9800517 	ldw	r6,20(sp)
    8a24:	38ffff17 	ldw	r3,-4(r7)
    8a28:	37000044 	addi	fp,r6,1
    8a2c:	180f883a 	mov	r7,r3
    8a30:	100d883a 	mov	r6,r2
    8a34:	000d5e40 	call	d5e4 <__muldf3>
    8a38:	a80b883a 	mov	r5,r21
    8a3c:	a009883a 	mov	r4,r20
    8a40:	182f883a 	mov	r23,r3
    8a44:	102d883a 	mov	r22,r2
    8a48:	000dfa00 	call	dfa0 <__fixdfsi>
    8a4c:	1009883a 	mov	r4,r2
    8a50:	1027883a 	mov	r19,r2
    8a54:	000dea80 	call	dea8 <__floatsidf>
    8a58:	a80b883a 	mov	r5,r21
    8a5c:	a009883a 	mov	r4,r20
    8a60:	180f883a 	mov	r7,r3
    8a64:	100d883a 	mov	r6,r2
    8a68:	000d4f00 	call	d4f0 <__subdf3>
    8a6c:	180b883a 	mov	r5,r3
    8a70:	d8c00517 	ldw	r3,20(sp)
    8a74:	9cc00c04 	addi	r19,r19,48
    8a78:	1009883a 	mov	r4,r2
    8a7c:	1cc00005 	stb	r19,0(r3)
    8a80:	2021883a 	mov	r16,r4
    8a84:	d9000317 	ldw	r4,12(sp)
    8a88:	00800044 	movi	r2,1
    8a8c:	2823883a 	mov	r17,r5
    8a90:	20802226 	beq	r4,r2,8b1c <_dtoa_r+0x13fc>
    8a94:	1029883a 	mov	r20,r2
    8a98:	0005883a 	mov	r2,zero
    8a9c:	00d00934 	movhi	r3,16420
    8aa0:	180f883a 	mov	r7,r3
    8aa4:	100d883a 	mov	r6,r2
    8aa8:	880b883a 	mov	r5,r17
    8aac:	8009883a 	mov	r4,r16
    8ab0:	000d5e40 	call	d5e4 <__muldf3>
    8ab4:	180b883a 	mov	r5,r3
    8ab8:	1009883a 	mov	r4,r2
    8abc:	1823883a 	mov	r17,r3
    8ac0:	1021883a 	mov	r16,r2
    8ac4:	000dfa00 	call	dfa0 <__fixdfsi>
    8ac8:	1009883a 	mov	r4,r2
    8acc:	102b883a 	mov	r21,r2
    8ad0:	000dea80 	call	dea8 <__floatsidf>
    8ad4:	880b883a 	mov	r5,r17
    8ad8:	8009883a 	mov	r4,r16
    8adc:	180f883a 	mov	r7,r3
    8ae0:	100d883a 	mov	r6,r2
    8ae4:	000d4f00 	call	d4f0 <__subdf3>
    8ae8:	180b883a 	mov	r5,r3
    8aec:	d8c00517 	ldw	r3,20(sp)
    8af0:	1009883a 	mov	r4,r2
    8af4:	ad400c04 	addi	r21,r21,48
    8af8:	1d05883a 	add	r2,r3,r20
    8afc:	15400005 	stb	r21,0(r2)
    8b00:	2021883a 	mov	r16,r4
    8b04:	d9000317 	ldw	r4,12(sp)
    8b08:	a5000044 	addi	r20,r20,1
    8b0c:	2823883a 	mov	r17,r5
    8b10:	a13fe11e 	bne	r20,r4,8a98 <_dtoa_r+0x1378>
    8b14:	e505883a 	add	r2,fp,r20
    8b18:	173fffc4 	addi	fp,r2,-1
    8b1c:	0025883a 	mov	r18,zero
    8b20:	04cff834 	movhi	r19,16352
    8b24:	b009883a 	mov	r4,r22
    8b28:	b80b883a 	mov	r5,r23
    8b2c:	900d883a 	mov	r6,r18
    8b30:	980f883a 	mov	r7,r19
    8b34:	000d5700 	call	d570 <__adddf3>
    8b38:	180b883a 	mov	r5,r3
    8b3c:	1009883a 	mov	r4,r2
    8b40:	800d883a 	mov	r6,r16
    8b44:	880f883a 	mov	r7,r17
    8b48:	000de200 	call	de20 <__ltdf2>
    8b4c:	103cab16 	blt	r2,zero,7dfc <_dtoa_r+0x6dc>
    8b50:	0009883a 	mov	r4,zero
    8b54:	980b883a 	mov	r5,r19
    8b58:	b80f883a 	mov	r7,r23
    8b5c:	b00d883a 	mov	r6,r22
    8b60:	000d4f00 	call	d4f0 <__subdf3>
    8b64:	180b883a 	mov	r5,r3
    8b68:	880f883a 	mov	r7,r17
    8b6c:	1009883a 	mov	r4,r2
    8b70:	800d883a 	mov	r6,r16
    8b74:	000dd100 	call	dd10 <__gtdf2>
    8b78:	00bc470e 	bge	zero,r2,7c98 <_dtoa_r+0x578>
    8b7c:	00c00c04 	movi	r3,48
    8b80:	e73fffc4 	addi	fp,fp,-1
    8b84:	e0800007 	ldb	r2,0(fp)
    8b88:	10fffd26 	beq	r2,r3,8b80 <_dtoa_r+0x1460>
    8b8c:	d9800417 	ldw	r6,16(sp)
    8b90:	e7000044 	addi	fp,fp,1
    8b94:	d9800d15 	stw	r6,52(sp)
    8b98:	003cab06 	br	7e48 <_dtoa_r+0x728>
    8b9c:	d8c00f17 	ldw	r3,60(sp)
    8ba0:	d9001117 	ldw	r4,68(sp)
    8ba4:	20e1c83a 	sub	r16,r4,r3
    8ba8:	0007883a 	mov	r3,zero
    8bac:	003d9b06 	br	821c <_dtoa_r+0xafc>
    8bb0:	00800e44 	movi	r2,57
    8bb4:	b0800005 	stb	r2,0(r22)
    8bb8:	b5800044 	addi	r22,r22,1
    8bbc:	003dc106 	br	82c4 <_dtoa_r+0xba4>
    8bc0:	05800084 	movi	r22,2
    8bc4:	003bf706 	br	7ba4 <_dtoa_r+0x484>
    8bc8:	d9000f17 	ldw	r4,60(sp)
    8bcc:	013c000e 	bge	zero,r4,7bd0 <_dtoa_r+0x4b0>
    8bd0:	d9800e17 	ldw	r6,56(sp)
    8bd4:	01bc300e 	bge	zero,r6,7c98 <_dtoa_r+0x578>
    8bd8:	0005883a 	mov	r2,zero
    8bdc:	00d00934 	movhi	r3,16420
    8be0:	a80b883a 	mov	r5,r21
    8be4:	180f883a 	mov	r7,r3
    8be8:	a009883a 	mov	r4,r20
    8bec:	100d883a 	mov	r6,r2
    8bf0:	000d5e40 	call	d5e4 <__muldf3>
    8bf4:	b1000044 	addi	r4,r22,1
    8bf8:	1021883a 	mov	r16,r2
    8bfc:	1823883a 	mov	r17,r3
    8c00:	000dea80 	call	dea8 <__floatsidf>
    8c04:	880b883a 	mov	r5,r17
    8c08:	8009883a 	mov	r4,r16
    8c0c:	180f883a 	mov	r7,r3
    8c10:	100d883a 	mov	r6,r2
    8c14:	000d5e40 	call	d5e4 <__muldf3>
    8c18:	0011883a 	mov	r8,zero
    8c1c:	02500734 	movhi	r9,16412
    8c20:	180b883a 	mov	r5,r3
    8c24:	480f883a 	mov	r7,r9
    8c28:	1009883a 	mov	r4,r2
    8c2c:	400d883a 	mov	r6,r8
    8c30:	000d5700 	call	d570 <__adddf3>
    8c34:	102d883a 	mov	r22,r2
    8c38:	00bf3034 	movhi	r2,64704
    8c3c:	10ef883a 	add	r23,r2,r3
    8c40:	d8800d17 	ldw	r2,52(sp)
    8c44:	d8c00e17 	ldw	r3,56(sp)
    8c48:	8029883a 	mov	r20,r16
    8c4c:	10bfffc4 	addi	r2,r2,-1
    8c50:	882b883a 	mov	r21,r17
    8c54:	d8800415 	stw	r2,16(sp)
    8c58:	d8c00315 	stw	r3,12(sp)
    8c5c:	003e8306 	br	866c <_dtoa_r+0xf4c>
    8c60:	d8800117 	ldw	r2,4(sp)
    8c64:	dc001117 	ldw	r16,68(sp)
    8c68:	dc801017 	ldw	r18,64(sp)
    8c6c:	00c00d84 	movi	r3,54
    8c70:	1887c83a 	sub	r3,r3,r2
    8c74:	003d6906 	br	821c <_dtoa_r+0xafc>
    8c78:	01800044 	movi	r6,1
    8c7c:	3021883a 	mov	r16,r6
    8c80:	d9800f15 	stw	r6,60(sp)
    8c84:	d9802615 	stw	r6,152(sp)
    8c88:	d9800e15 	stw	r6,56(sp)
    8c8c:	003b9306 	br	7adc <_dtoa_r+0x3bc>
    8c90:	b021883a 	mov	r16,r22
    8c94:	dd800f15 	stw	r22,60(sp)
    8c98:	003b9006 	br	7adc <_dtoa_r+0x3bc>
    8c9c:	103e221e 	bne	r2,zero,8528 <_dtoa_r+0xe08>
    8ca0:	b880004c 	andi	r2,r23,1
    8ca4:	1005003a 	cmpeq	r2,r2,zero
    8ca8:	103e1f1e 	bne	r2,zero,8528 <_dtoa_r+0xe08>
    8cac:	003e1b06 	br	851c <_dtoa_r+0xdfc>
    8cb0:	d9001617 	ldw	r4,88(sp)
    8cb4:	980b883a 	mov	r5,r19
    8cb8:	01800284 	movi	r6,10
    8cbc:	000f883a 	mov	r7,zero
    8cc0:	000b4300 	call	b430 <__multadd>
    8cc4:	d8c00e17 	ldw	r3,56(sp)
    8cc8:	1027883a 	mov	r19,r2
    8ccc:	d8c00f15 	stw	r3,60(sp)
    8cd0:	003cd306 	br	8020 <_dtoa_r+0x900>

00008cd4 <_fflush_r>:
    8cd4:	defffb04 	addi	sp,sp,-20
    8cd8:	dcc00315 	stw	r19,12(sp)
    8cdc:	dc800215 	stw	r18,8(sp)
    8ce0:	dfc00415 	stw	ra,16(sp)
    8ce4:	dc400115 	stw	r17,4(sp)
    8ce8:	dc000015 	stw	r16,0(sp)
    8cec:	2027883a 	mov	r19,r4
    8cf0:	2825883a 	mov	r18,r5
    8cf4:	20000226 	beq	r4,zero,8d00 <_fflush_r+0x2c>
    8cf8:	20800e17 	ldw	r2,56(r4)
    8cfc:	10005626 	beq	r2,zero,8e58 <_fflush_r+0x184>
    8d00:	9100030b 	ldhu	r4,12(r18)
    8d04:	20ffffcc 	andi	r3,r4,65535
    8d08:	18e0001c 	xori	r3,r3,32768
    8d0c:	18e00004 	addi	r3,r3,-32768
    8d10:	1880020c 	andi	r2,r3,8
    8d14:	1000261e 	bne	r2,zero,8db0 <_fflush_r+0xdc>
    8d18:	90c00117 	ldw	r3,4(r18)
    8d1c:	20820014 	ori	r2,r4,2048
    8d20:	9080030d 	sth	r2,12(r18)
    8d24:	1009883a 	mov	r4,r2
    8d28:	00c0400e 	bge	zero,r3,8e2c <_fflush_r+0x158>
    8d2c:	92000a17 	ldw	r8,40(r18)
    8d30:	40004026 	beq	r8,zero,8e34 <_fflush_r+0x160>
    8d34:	2084000c 	andi	r2,r4,4096
    8d38:	10005326 	beq	r2,zero,8e88 <_fflush_r+0x1b4>
    8d3c:	94001417 	ldw	r16,80(r18)
    8d40:	9080030b 	ldhu	r2,12(r18)
    8d44:	1080010c 	andi	r2,r2,4
    8d48:	1000481e 	bne	r2,zero,8e6c <_fflush_r+0x198>
    8d4c:	91400717 	ldw	r5,28(r18)
    8d50:	9809883a 	mov	r4,r19
    8d54:	800d883a 	mov	r6,r16
    8d58:	000f883a 	mov	r7,zero
    8d5c:	403ee83a 	callr	r8
    8d60:	8080261e 	bne	r16,r2,8dfc <_fflush_r+0x128>
    8d64:	9080030b 	ldhu	r2,12(r18)
    8d68:	91000417 	ldw	r4,16(r18)
    8d6c:	90000115 	stw	zero,4(r18)
    8d70:	10bdffcc 	andi	r2,r2,63487
    8d74:	10ffffcc 	andi	r3,r2,65535
    8d78:	18c4000c 	andi	r3,r3,4096
    8d7c:	9080030d 	sth	r2,12(r18)
    8d80:	91000015 	stw	r4,0(r18)
    8d84:	18002b26 	beq	r3,zero,8e34 <_fflush_r+0x160>
    8d88:	0007883a 	mov	r3,zero
    8d8c:	1805883a 	mov	r2,r3
    8d90:	94001415 	stw	r16,80(r18)
    8d94:	dfc00417 	ldw	ra,16(sp)
    8d98:	dcc00317 	ldw	r19,12(sp)
    8d9c:	dc800217 	ldw	r18,8(sp)
    8da0:	dc400117 	ldw	r17,4(sp)
    8da4:	dc000017 	ldw	r16,0(sp)
    8da8:	dec00504 	addi	sp,sp,20
    8dac:	f800283a 	ret
    8db0:	94400417 	ldw	r17,16(r18)
    8db4:	88001f26 	beq	r17,zero,8e34 <_fflush_r+0x160>
    8db8:	90800017 	ldw	r2,0(r18)
    8dbc:	18c000cc 	andi	r3,r3,3
    8dc0:	94400015 	stw	r17,0(r18)
    8dc4:	1461c83a 	sub	r16,r2,r17
    8dc8:	18002526 	beq	r3,zero,8e60 <_fflush_r+0x18c>
    8dcc:	0005883a 	mov	r2,zero
    8dd0:	90800215 	stw	r2,8(r18)
    8dd4:	0400170e 	bge	zero,r16,8e34 <_fflush_r+0x160>
    8dd8:	90c00917 	ldw	r3,36(r18)
    8ddc:	91400717 	ldw	r5,28(r18)
    8de0:	880d883a 	mov	r6,r17
    8de4:	800f883a 	mov	r7,r16
    8de8:	9809883a 	mov	r4,r19
    8dec:	183ee83a 	callr	r3
    8df0:	88a3883a 	add	r17,r17,r2
    8df4:	80a1c83a 	sub	r16,r16,r2
    8df8:	00bff616 	blt	zero,r2,8dd4 <_fflush_r+0x100>
    8dfc:	9080030b 	ldhu	r2,12(r18)
    8e00:	00ffffc4 	movi	r3,-1
    8e04:	10801014 	ori	r2,r2,64
    8e08:	9080030d 	sth	r2,12(r18)
    8e0c:	1805883a 	mov	r2,r3
    8e10:	dfc00417 	ldw	ra,16(sp)
    8e14:	dcc00317 	ldw	r19,12(sp)
    8e18:	dc800217 	ldw	r18,8(sp)
    8e1c:	dc400117 	ldw	r17,4(sp)
    8e20:	dc000017 	ldw	r16,0(sp)
    8e24:	dec00504 	addi	sp,sp,20
    8e28:	f800283a 	ret
    8e2c:	90800f17 	ldw	r2,60(r18)
    8e30:	00bfbe16 	blt	zero,r2,8d2c <_fflush_r+0x58>
    8e34:	0007883a 	mov	r3,zero
    8e38:	1805883a 	mov	r2,r3
    8e3c:	dfc00417 	ldw	ra,16(sp)
    8e40:	dcc00317 	ldw	r19,12(sp)
    8e44:	dc800217 	ldw	r18,8(sp)
    8e48:	dc400117 	ldw	r17,4(sp)
    8e4c:	dc000017 	ldw	r16,0(sp)
    8e50:	dec00504 	addi	sp,sp,20
    8e54:	f800283a 	ret
    8e58:	0008f6c0 	call	8f6c <__sinit>
    8e5c:	003fa806 	br	8d00 <_fflush_r+0x2c>
    8e60:	90800517 	ldw	r2,20(r18)
    8e64:	90800215 	stw	r2,8(r18)
    8e68:	003fda06 	br	8dd4 <_fflush_r+0x100>
    8e6c:	90800117 	ldw	r2,4(r18)
    8e70:	90c00c17 	ldw	r3,48(r18)
    8e74:	80a1c83a 	sub	r16,r16,r2
    8e78:	183fb426 	beq	r3,zero,8d4c <_fflush_r+0x78>
    8e7c:	90800f17 	ldw	r2,60(r18)
    8e80:	80a1c83a 	sub	r16,r16,r2
    8e84:	003fb106 	br	8d4c <_fflush_r+0x78>
    8e88:	91400717 	ldw	r5,28(r18)
    8e8c:	9809883a 	mov	r4,r19
    8e90:	000d883a 	mov	r6,zero
    8e94:	01c00044 	movi	r7,1
    8e98:	403ee83a 	callr	r8
    8e9c:	1021883a 	mov	r16,r2
    8ea0:	00bfffc4 	movi	r2,-1
    8ea4:	80800226 	beq	r16,r2,8eb0 <_fflush_r+0x1dc>
    8ea8:	92000a17 	ldw	r8,40(r18)
    8eac:	003fa406 	br	8d40 <_fflush_r+0x6c>
    8eb0:	98c00017 	ldw	r3,0(r19)
    8eb4:	00800744 	movi	r2,29
    8eb8:	18bfde26 	beq	r3,r2,8e34 <_fflush_r+0x160>
    8ebc:	9080030b 	ldhu	r2,12(r18)
    8ec0:	8007883a 	mov	r3,r16
    8ec4:	10801014 	ori	r2,r2,64
    8ec8:	9080030d 	sth	r2,12(r18)
    8ecc:	003fcf06 	br	8e0c <_fflush_r+0x138>

00008ed0 <fflush>:
    8ed0:	01400074 	movhi	r5,1
    8ed4:	29633504 	addi	r5,r5,-29484
    8ed8:	2007883a 	mov	r3,r4
    8edc:	20000526 	beq	r4,zero,8ef4 <fflush+0x24>
    8ee0:	00820034 	movhi	r2,2048
    8ee4:	1088d604 	addi	r2,r2,9048
    8ee8:	11000017 	ldw	r4,0(r2)
    8eec:	180b883a 	mov	r5,r3
    8ef0:	0008cd41 	jmpi	8cd4 <_fflush_r>
    8ef4:	00820034 	movhi	r2,2048
    8ef8:	1088d704 	addi	r2,r2,9052
    8efc:	11000017 	ldw	r4,0(r2)
    8f00:	0009aa01 	jmpi	9aa0 <_fwalk_reent>

00008f04 <std>:
    8f04:	00800074 	movhi	r2,1
    8f08:	10af9104 	addi	r2,r2,-16828
    8f0c:	20800b15 	stw	r2,44(r4)
    8f10:	00800074 	movhi	r2,1
    8f14:	10afcc04 	addi	r2,r2,-16592
    8f18:	20800815 	stw	r2,32(r4)
    8f1c:	00c00074 	movhi	r3,1
    8f20:	18efad04 	addi	r3,r3,-16716
    8f24:	00800074 	movhi	r2,1
    8f28:	10af9304 	addi	r2,r2,-16820
    8f2c:	2140030d 	sth	r5,12(r4)
    8f30:	2180038d 	sth	r6,14(r4)
    8f34:	20c00915 	stw	r3,36(r4)
    8f38:	20800a15 	stw	r2,40(r4)
    8f3c:	20000015 	stw	zero,0(r4)
    8f40:	20000115 	stw	zero,4(r4)
    8f44:	20000215 	stw	zero,8(r4)
    8f48:	20000415 	stw	zero,16(r4)
    8f4c:	20000515 	stw	zero,20(r4)
    8f50:	20000615 	stw	zero,24(r4)
    8f54:	21000715 	stw	r4,28(r4)
    8f58:	f800283a 	ret

00008f5c <__sfp_lock_acquire>:
    8f5c:	f800283a 	ret

00008f60 <__sfp_lock_release>:
    8f60:	f800283a 	ret

00008f64 <__sinit_lock_acquire>:
    8f64:	f800283a 	ret

00008f68 <__sinit_lock_release>:
    8f68:	f800283a 	ret

00008f6c <__sinit>:
    8f6c:	20800e17 	ldw	r2,56(r4)
    8f70:	defffd04 	addi	sp,sp,-12
    8f74:	dc400115 	stw	r17,4(sp)
    8f78:	dc000015 	stw	r16,0(sp)
    8f7c:	dfc00215 	stw	ra,8(sp)
    8f80:	04400044 	movi	r17,1
    8f84:	01400104 	movi	r5,4
    8f88:	000d883a 	mov	r6,zero
    8f8c:	2021883a 	mov	r16,r4
    8f90:	2200bb04 	addi	r8,r4,748
    8f94:	200f883a 	mov	r7,r4
    8f98:	10000526 	beq	r2,zero,8fb0 <__sinit+0x44>
    8f9c:	dfc00217 	ldw	ra,8(sp)
    8fa0:	dc400117 	ldw	r17,4(sp)
    8fa4:	dc000017 	ldw	r16,0(sp)
    8fa8:	dec00304 	addi	sp,sp,12
    8fac:	f800283a 	ret
    8fb0:	21000117 	ldw	r4,4(r4)
    8fb4:	00800074 	movhi	r2,1
    8fb8:	10a41404 	addi	r2,r2,-28592
    8fbc:	00c000c4 	movi	r3,3
    8fc0:	80800f15 	stw	r2,60(r16)
    8fc4:	80c0b915 	stw	r3,740(r16)
    8fc8:	8200ba15 	stw	r8,744(r16)
    8fcc:	84400e15 	stw	r17,56(r16)
    8fd0:	8000b815 	stw	zero,736(r16)
    8fd4:	0008f040 	call	8f04 <std>
    8fd8:	81000217 	ldw	r4,8(r16)
    8fdc:	880d883a 	mov	r6,r17
    8fe0:	800f883a 	mov	r7,r16
    8fe4:	01400284 	movi	r5,10
    8fe8:	0008f040 	call	8f04 <std>
    8fec:	81000317 	ldw	r4,12(r16)
    8ff0:	800f883a 	mov	r7,r16
    8ff4:	01400484 	movi	r5,18
    8ff8:	01800084 	movi	r6,2
    8ffc:	dfc00217 	ldw	ra,8(sp)
    9000:	dc400117 	ldw	r17,4(sp)
    9004:	dc000017 	ldw	r16,0(sp)
    9008:	dec00304 	addi	sp,sp,12
    900c:	0008f041 	jmpi	8f04 <std>

00009010 <__fp_lock>:
    9010:	0005883a 	mov	r2,zero
    9014:	f800283a 	ret

00009018 <__fp_unlock>:
    9018:	0005883a 	mov	r2,zero
    901c:	f800283a 	ret

00009020 <__fp_unlock_all>:
    9020:	00820034 	movhi	r2,2048
    9024:	1088d604 	addi	r2,r2,9048
    9028:	11000017 	ldw	r4,0(r2)
    902c:	01400074 	movhi	r5,1
    9030:	29640604 	addi	r5,r5,-28648
    9034:	0009b681 	jmpi	9b68 <_fwalk>

00009038 <__fp_lock_all>:
    9038:	00820034 	movhi	r2,2048
    903c:	1088d604 	addi	r2,r2,9048
    9040:	11000017 	ldw	r4,0(r2)
    9044:	01400074 	movhi	r5,1
    9048:	29640404 	addi	r5,r5,-28656
    904c:	0009b681 	jmpi	9b68 <_fwalk>

00009050 <_cleanup_r>:
    9050:	01400074 	movhi	r5,1
    9054:	2970db04 	addi	r5,r5,-15508
    9058:	0009b681 	jmpi	9b68 <_fwalk>

0000905c <_cleanup>:
    905c:	00820034 	movhi	r2,2048
    9060:	1088d704 	addi	r2,r2,9052
    9064:	11000017 	ldw	r4,0(r2)
    9068:	00090501 	jmpi	9050 <_cleanup_r>

0000906c <__sfmoreglue>:
    906c:	defffc04 	addi	sp,sp,-16
    9070:	dc400115 	stw	r17,4(sp)
    9074:	2c401724 	muli	r17,r5,92
    9078:	dc800215 	stw	r18,8(sp)
    907c:	2825883a 	mov	r18,r5
    9080:	89400304 	addi	r5,r17,12
    9084:	dc000015 	stw	r16,0(sp)
    9088:	dfc00315 	stw	ra,12(sp)
    908c:	0009e780 	call	9e78 <_malloc_r>
    9090:	0021883a 	mov	r16,zero
    9094:	880d883a 	mov	r6,r17
    9098:	000b883a 	mov	r5,zero
    909c:	10000626 	beq	r2,zero,90b8 <__sfmoreglue+0x4c>
    90a0:	11000304 	addi	r4,r2,12
    90a4:	14800115 	stw	r18,4(r2)
    90a8:	10000015 	stw	zero,0(r2)
    90ac:	11000215 	stw	r4,8(r2)
    90b0:	1021883a 	mov	r16,r2
    90b4:	00053940 	call	5394 <memset>
    90b8:	8005883a 	mov	r2,r16
    90bc:	dfc00317 	ldw	ra,12(sp)
    90c0:	dc800217 	ldw	r18,8(sp)
    90c4:	dc400117 	ldw	r17,4(sp)
    90c8:	dc000017 	ldw	r16,0(sp)
    90cc:	dec00404 	addi	sp,sp,16
    90d0:	f800283a 	ret

000090d4 <__sfp>:
    90d4:	defffd04 	addi	sp,sp,-12
    90d8:	00820034 	movhi	r2,2048
    90dc:	1088d704 	addi	r2,r2,9052
    90e0:	dc000015 	stw	r16,0(sp)
    90e4:	14000017 	ldw	r16,0(r2)
    90e8:	dc400115 	stw	r17,4(sp)
    90ec:	dfc00215 	stw	ra,8(sp)
    90f0:	80800e17 	ldw	r2,56(r16)
    90f4:	2023883a 	mov	r17,r4
    90f8:	10002626 	beq	r2,zero,9194 <__sfp+0xc0>
    90fc:	8400b804 	addi	r16,r16,736
    9100:	80800117 	ldw	r2,4(r16)
    9104:	81000217 	ldw	r4,8(r16)
    9108:	10ffffc4 	addi	r3,r2,-1
    910c:	18000916 	blt	r3,zero,9134 <__sfp+0x60>
    9110:	2080030f 	ldh	r2,12(r4)
    9114:	10000b26 	beq	r2,zero,9144 <__sfp+0x70>
    9118:	017fffc4 	movi	r5,-1
    911c:	00000206 	br	9128 <__sfp+0x54>
    9120:	2080030f 	ldh	r2,12(r4)
    9124:	10000726 	beq	r2,zero,9144 <__sfp+0x70>
    9128:	18ffffc4 	addi	r3,r3,-1
    912c:	21001704 	addi	r4,r4,92
    9130:	197ffb1e 	bne	r3,r5,9120 <__sfp+0x4c>
    9134:	80800017 	ldw	r2,0(r16)
    9138:	10001926 	beq	r2,zero,91a0 <__sfp+0xcc>
    913c:	1021883a 	mov	r16,r2
    9140:	003fef06 	br	9100 <__sfp+0x2c>
    9144:	00bfffc4 	movi	r2,-1
    9148:	00c00044 	movi	r3,1
    914c:	2080038d 	sth	r2,14(r4)
    9150:	20c0030d 	sth	r3,12(r4)
    9154:	20000015 	stw	zero,0(r4)
    9158:	20000215 	stw	zero,8(r4)
    915c:	20000115 	stw	zero,4(r4)
    9160:	20000415 	stw	zero,16(r4)
    9164:	20000515 	stw	zero,20(r4)
    9168:	20000615 	stw	zero,24(r4)
    916c:	20000c15 	stw	zero,48(r4)
    9170:	20000d15 	stw	zero,52(r4)
    9174:	20001115 	stw	zero,68(r4)
    9178:	20001215 	stw	zero,72(r4)
    917c:	2005883a 	mov	r2,r4
    9180:	dfc00217 	ldw	ra,8(sp)
    9184:	dc400117 	ldw	r17,4(sp)
    9188:	dc000017 	ldw	r16,0(sp)
    918c:	dec00304 	addi	sp,sp,12
    9190:	f800283a 	ret
    9194:	8009883a 	mov	r4,r16
    9198:	0008f6c0 	call	8f6c <__sinit>
    919c:	003fd706 	br	90fc <__sfp+0x28>
    91a0:	8809883a 	mov	r4,r17
    91a4:	01400104 	movi	r5,4
    91a8:	000906c0 	call	906c <__sfmoreglue>
    91ac:	80800015 	stw	r2,0(r16)
    91b0:	103fe21e 	bne	r2,zero,913c <__sfp+0x68>
    91b4:	00800304 	movi	r2,12
    91b8:	0009883a 	mov	r4,zero
    91bc:	88800015 	stw	r2,0(r17)
    91c0:	003fee06 	br	917c <__sfp+0xa8>

000091c4 <_malloc_trim_r>:
    91c4:	defffb04 	addi	sp,sp,-20
    91c8:	dcc00315 	stw	r19,12(sp)
    91cc:	04c20034 	movhi	r19,2048
    91d0:	9cc29f04 	addi	r19,r19,2684
    91d4:	dc800215 	stw	r18,8(sp)
    91d8:	dc400115 	stw	r17,4(sp)
    91dc:	dc000015 	stw	r16,0(sp)
    91e0:	2823883a 	mov	r17,r5
    91e4:	2025883a 	mov	r18,r4
    91e8:	dfc00415 	stw	ra,16(sp)
    91ec:	000f1e80 	call	f1e8 <__malloc_lock>
    91f0:	98800217 	ldw	r2,8(r19)
    91f4:	9009883a 	mov	r4,r18
    91f8:	000b883a 	mov	r5,zero
    91fc:	10c00117 	ldw	r3,4(r2)
    9200:	00bfff04 	movi	r2,-4
    9204:	18a0703a 	and	r16,r3,r2
    9208:	8463c83a 	sub	r17,r16,r17
    920c:	8c43fbc4 	addi	r17,r17,4079
    9210:	8822d33a 	srli	r17,r17,12
    9214:	0083ffc4 	movi	r2,4095
    9218:	8c7fffc4 	addi	r17,r17,-1
    921c:	8822933a 	slli	r17,r17,12
    9220:	1440060e 	bge	r2,r17,923c <_malloc_trim_r+0x78>
    9224:	000bdd40 	call	bdd4 <_sbrk_r>
    9228:	98c00217 	ldw	r3,8(r19)
    922c:	9009883a 	mov	r4,r18
    9230:	044bc83a 	sub	r5,zero,r17
    9234:	80c7883a 	add	r3,r16,r3
    9238:	10c00926 	beq	r2,r3,9260 <_malloc_trim_r+0x9c>
    923c:	000f2080 	call	f208 <__malloc_unlock>
    9240:	0005883a 	mov	r2,zero
    9244:	dfc00417 	ldw	ra,16(sp)
    9248:	dcc00317 	ldw	r19,12(sp)
    924c:	dc800217 	ldw	r18,8(sp)
    9250:	dc400117 	ldw	r17,4(sp)
    9254:	dc000017 	ldw	r16,0(sp)
    9258:	dec00504 	addi	sp,sp,20
    925c:	f800283a 	ret
    9260:	9009883a 	mov	r4,r18
    9264:	000bdd40 	call	bdd4 <_sbrk_r>
    9268:	844dc83a 	sub	r6,r16,r17
    926c:	00ffffc4 	movi	r3,-1
    9270:	9009883a 	mov	r4,r18
    9274:	000b883a 	mov	r5,zero
    9278:	01c20234 	movhi	r7,2056
    927c:	39fd8704 	addi	r7,r7,-2532
    9280:	31800054 	ori	r6,r6,1
    9284:	10c00926 	beq	r2,r3,92ac <_malloc_trim_r+0xe8>
    9288:	38800017 	ldw	r2,0(r7)
    928c:	98c00217 	ldw	r3,8(r19)
    9290:	9009883a 	mov	r4,r18
    9294:	1445c83a 	sub	r2,r2,r17
    9298:	38800015 	stw	r2,0(r7)
    929c:	19800115 	stw	r6,4(r3)
    92a0:	000f2080 	call	f208 <__malloc_unlock>
    92a4:	00800044 	movi	r2,1
    92a8:	003fe606 	br	9244 <_malloc_trim_r+0x80>
    92ac:	000bdd40 	call	bdd4 <_sbrk_r>
    92b0:	99800217 	ldw	r6,8(r19)
    92b4:	100f883a 	mov	r7,r2
    92b8:	9009883a 	mov	r4,r18
    92bc:	1187c83a 	sub	r3,r2,r6
    92c0:	008003c4 	movi	r2,15
    92c4:	19400054 	ori	r5,r3,1
    92c8:	10ffdc0e 	bge	r2,r3,923c <_malloc_trim_r+0x78>
    92cc:	00820034 	movhi	r2,2048
    92d0:	1088db04 	addi	r2,r2,9068
    92d4:	10c00017 	ldw	r3,0(r2)
    92d8:	00820234 	movhi	r2,2056
    92dc:	10bd8704 	addi	r2,r2,-2532
    92e0:	31400115 	stw	r5,4(r6)
    92e4:	38c7c83a 	sub	r3,r7,r3
    92e8:	10c00015 	stw	r3,0(r2)
    92ec:	003fd306 	br	923c <_malloc_trim_r+0x78>

000092f0 <_free_r>:
    92f0:	defffd04 	addi	sp,sp,-12
    92f4:	dc400115 	stw	r17,4(sp)
    92f8:	dc000015 	stw	r16,0(sp)
    92fc:	dfc00215 	stw	ra,8(sp)
    9300:	2821883a 	mov	r16,r5
    9304:	2023883a 	mov	r17,r4
    9308:	28005a26 	beq	r5,zero,9474 <_free_r+0x184>
    930c:	000f1e80 	call	f1e8 <__malloc_lock>
    9310:	823ffe04 	addi	r8,r16,-8
    9314:	41400117 	ldw	r5,4(r8)
    9318:	00bfff84 	movi	r2,-2
    931c:	02820034 	movhi	r10,2048
    9320:	52829f04 	addi	r10,r10,2684
    9324:	288e703a 	and	r7,r5,r2
    9328:	41cd883a 	add	r6,r8,r7
    932c:	30c00117 	ldw	r3,4(r6)
    9330:	51000217 	ldw	r4,8(r10)
    9334:	00bfff04 	movi	r2,-4
    9338:	1892703a 	and	r9,r3,r2
    933c:	5017883a 	mov	r11,r10
    9340:	31006726 	beq	r6,r4,94e0 <_free_r+0x1f0>
    9344:	2880004c 	andi	r2,r5,1
    9348:	1005003a 	cmpeq	r2,r2,zero
    934c:	32400115 	stw	r9,4(r6)
    9350:	10001a1e 	bne	r2,zero,93bc <_free_r+0xcc>
    9354:	000b883a 	mov	r5,zero
    9358:	3247883a 	add	r3,r6,r9
    935c:	18800117 	ldw	r2,4(r3)
    9360:	1080004c 	andi	r2,r2,1
    9364:	1000231e 	bne	r2,zero,93f4 <_free_r+0x104>
    9368:	280ac03a 	cmpne	r5,r5,zero
    936c:	3a4f883a 	add	r7,r7,r9
    9370:	2800451e 	bne	r5,zero,9488 <_free_r+0x198>
    9374:	31000217 	ldw	r4,8(r6)
    9378:	00820034 	movhi	r2,2048
    937c:	1082a104 	addi	r2,r2,2692
    9380:	20807b26 	beq	r4,r2,9570 <_free_r+0x280>
    9384:	30800317 	ldw	r2,12(r6)
    9388:	3a07883a 	add	r3,r7,r8
    938c:	19c00015 	stw	r7,0(r3)
    9390:	11000215 	stw	r4,8(r2)
    9394:	20800315 	stw	r2,12(r4)
    9398:	38800054 	ori	r2,r7,1
    939c:	40800115 	stw	r2,4(r8)
    93a0:	28001a26 	beq	r5,zero,940c <_free_r+0x11c>
    93a4:	8809883a 	mov	r4,r17
    93a8:	dfc00217 	ldw	ra,8(sp)
    93ac:	dc400117 	ldw	r17,4(sp)
    93b0:	dc000017 	ldw	r16,0(sp)
    93b4:	dec00304 	addi	sp,sp,12
    93b8:	000f2081 	jmpi	f208 <__malloc_unlock>
    93bc:	80bffe17 	ldw	r2,-8(r16)
    93c0:	50c00204 	addi	r3,r10,8
    93c4:	4091c83a 	sub	r8,r8,r2
    93c8:	41000217 	ldw	r4,8(r8)
    93cc:	388f883a 	add	r7,r7,r2
    93d0:	20c06126 	beq	r4,r3,9558 <_free_r+0x268>
    93d4:	40800317 	ldw	r2,12(r8)
    93d8:	3247883a 	add	r3,r6,r9
    93dc:	000b883a 	mov	r5,zero
    93e0:	11000215 	stw	r4,8(r2)
    93e4:	20800315 	stw	r2,12(r4)
    93e8:	18800117 	ldw	r2,4(r3)
    93ec:	1080004c 	andi	r2,r2,1
    93f0:	103fdd26 	beq	r2,zero,9368 <_free_r+0x78>
    93f4:	38800054 	ori	r2,r7,1
    93f8:	3a07883a 	add	r3,r7,r8
    93fc:	280ac03a 	cmpne	r5,r5,zero
    9400:	40800115 	stw	r2,4(r8)
    9404:	19c00015 	stw	r7,0(r3)
    9408:	283fe61e 	bne	r5,zero,93a4 <_free_r+0xb4>
    940c:	00807fc4 	movi	r2,511
    9410:	11c01f2e 	bgeu	r2,r7,9490 <_free_r+0x1a0>
    9414:	3806d27a 	srli	r3,r7,9
    9418:	1800481e 	bne	r3,zero,953c <_free_r+0x24c>
    941c:	3804d0fa 	srli	r2,r7,3
    9420:	100690fa 	slli	r3,r2,3
    9424:	1acd883a 	add	r6,r3,r11
    9428:	31400217 	ldw	r5,8(r6)
    942c:	31405926 	beq	r6,r5,9594 <_free_r+0x2a4>
    9430:	28800117 	ldw	r2,4(r5)
    9434:	00ffff04 	movi	r3,-4
    9438:	10c4703a 	and	r2,r2,r3
    943c:	3880022e 	bgeu	r7,r2,9448 <_free_r+0x158>
    9440:	29400217 	ldw	r5,8(r5)
    9444:	317ffa1e 	bne	r6,r5,9430 <_free_r+0x140>
    9448:	29800317 	ldw	r6,12(r5)
    944c:	41800315 	stw	r6,12(r8)
    9450:	41400215 	stw	r5,8(r8)
    9454:	8809883a 	mov	r4,r17
    9458:	2a000315 	stw	r8,12(r5)
    945c:	32000215 	stw	r8,8(r6)
    9460:	dfc00217 	ldw	ra,8(sp)
    9464:	dc400117 	ldw	r17,4(sp)
    9468:	dc000017 	ldw	r16,0(sp)
    946c:	dec00304 	addi	sp,sp,12
    9470:	000f2081 	jmpi	f208 <__malloc_unlock>
    9474:	dfc00217 	ldw	ra,8(sp)
    9478:	dc400117 	ldw	r17,4(sp)
    947c:	dc000017 	ldw	r16,0(sp)
    9480:	dec00304 	addi	sp,sp,12
    9484:	f800283a 	ret
    9488:	31000217 	ldw	r4,8(r6)
    948c:	003fbd06 	br	9384 <_free_r+0x94>
    9490:	3806d0fa 	srli	r3,r7,3
    9494:	00800044 	movi	r2,1
    9498:	51400117 	ldw	r5,4(r10)
    949c:	180890fa 	slli	r4,r3,3
    94a0:	1807d0ba 	srai	r3,r3,2
    94a4:	22c9883a 	add	r4,r4,r11
    94a8:	21800217 	ldw	r6,8(r4)
    94ac:	10c4983a 	sll	r2,r2,r3
    94b0:	41000315 	stw	r4,12(r8)
    94b4:	41800215 	stw	r6,8(r8)
    94b8:	288ab03a 	or	r5,r5,r2
    94bc:	22000215 	stw	r8,8(r4)
    94c0:	8809883a 	mov	r4,r17
    94c4:	51400115 	stw	r5,4(r10)
    94c8:	32000315 	stw	r8,12(r6)
    94cc:	dfc00217 	ldw	ra,8(sp)
    94d0:	dc400117 	ldw	r17,4(sp)
    94d4:	dc000017 	ldw	r16,0(sp)
    94d8:	dec00304 	addi	sp,sp,12
    94dc:	000f2081 	jmpi	f208 <__malloc_unlock>
    94e0:	2880004c 	andi	r2,r5,1
    94e4:	3a4d883a 	add	r6,r7,r9
    94e8:	1000071e 	bne	r2,zero,9508 <_free_r+0x218>
    94ec:	80bffe17 	ldw	r2,-8(r16)
    94f0:	4091c83a 	sub	r8,r8,r2
    94f4:	41000317 	ldw	r4,12(r8)
    94f8:	40c00217 	ldw	r3,8(r8)
    94fc:	308d883a 	add	r6,r6,r2
    9500:	20c00215 	stw	r3,8(r4)
    9504:	19000315 	stw	r4,12(r3)
    9508:	00820034 	movhi	r2,2048
    950c:	1088da04 	addi	r2,r2,9064
    9510:	11000017 	ldw	r4,0(r2)
    9514:	30c00054 	ori	r3,r6,1
    9518:	52000215 	stw	r8,8(r10)
    951c:	40c00115 	stw	r3,4(r8)
    9520:	313fa036 	bltu	r6,r4,93a4 <_free_r+0xb4>
    9524:	00820034 	movhi	r2,2048
    9528:	10890a04 	addi	r2,r2,9256
    952c:	11400017 	ldw	r5,0(r2)
    9530:	8809883a 	mov	r4,r17
    9534:	00091c40 	call	91c4 <_malloc_trim_r>
    9538:	003f9a06 	br	93a4 <_free_r+0xb4>
    953c:	00800104 	movi	r2,4
    9540:	10c0072e 	bgeu	r2,r3,9560 <_free_r+0x270>
    9544:	00800504 	movi	r2,20
    9548:	10c01936 	bltu	r2,r3,95b0 <_free_r+0x2c0>
    954c:	188016c4 	addi	r2,r3,91
    9550:	100690fa 	slli	r3,r2,3
    9554:	003fb306 	br	9424 <_free_r+0x134>
    9558:	01400044 	movi	r5,1
    955c:	003f7e06 	br	9358 <_free_r+0x68>
    9560:	3804d1ba 	srli	r2,r7,6
    9564:	10800e04 	addi	r2,r2,56
    9568:	100690fa 	slli	r3,r2,3
    956c:	003fad06 	br	9424 <_free_r+0x134>
    9570:	22000315 	stw	r8,12(r4)
    9574:	22000215 	stw	r8,8(r4)
    9578:	3a05883a 	add	r2,r7,r8
    957c:	38c00054 	ori	r3,r7,1
    9580:	11c00015 	stw	r7,0(r2)
    9584:	41000215 	stw	r4,8(r8)
    9588:	40c00115 	stw	r3,4(r8)
    958c:	41000315 	stw	r4,12(r8)
    9590:	003f8406 	br	93a4 <_free_r+0xb4>
    9594:	1005d0ba 	srai	r2,r2,2
    9598:	00c00044 	movi	r3,1
    959c:	51000117 	ldw	r4,4(r10)
    95a0:	1886983a 	sll	r3,r3,r2
    95a4:	20c8b03a 	or	r4,r4,r3
    95a8:	51000115 	stw	r4,4(r10)
    95ac:	003fa706 	br	944c <_free_r+0x15c>
    95b0:	00801504 	movi	r2,84
    95b4:	10c00436 	bltu	r2,r3,95c8 <_free_r+0x2d8>
    95b8:	3804d33a 	srli	r2,r7,12
    95bc:	10801b84 	addi	r2,r2,110
    95c0:	100690fa 	slli	r3,r2,3
    95c4:	003f9706 	br	9424 <_free_r+0x134>
    95c8:	00805504 	movi	r2,340
    95cc:	10c00436 	bltu	r2,r3,95e0 <_free_r+0x2f0>
    95d0:	3804d3fa 	srli	r2,r7,15
    95d4:	10801dc4 	addi	r2,r2,119
    95d8:	100690fa 	slli	r3,r2,3
    95dc:	003f9106 	br	9424 <_free_r+0x134>
    95e0:	00815504 	movi	r2,1364
    95e4:	10c0032e 	bgeu	r2,r3,95f4 <_free_r+0x304>
    95e8:	00801f84 	movi	r2,126
    95ec:	00c0fc04 	movi	r3,1008
    95f0:	003f8c06 	br	9424 <_free_r+0x134>
    95f4:	3804d4ba 	srli	r2,r7,18
    95f8:	10801f04 	addi	r2,r2,124
    95fc:	100690fa 	slli	r3,r2,3
    9600:	003f8806 	br	9424 <_free_r+0x134>

00009604 <__sfvwrite_r>:
    9604:	30800217 	ldw	r2,8(r6)
    9608:	defff504 	addi	sp,sp,-44
    960c:	df000915 	stw	fp,36(sp)
    9610:	dd800715 	stw	r22,28(sp)
    9614:	dc800315 	stw	r18,12(sp)
    9618:	dfc00a15 	stw	ra,40(sp)
    961c:	ddc00815 	stw	r23,32(sp)
    9620:	dd400615 	stw	r21,24(sp)
    9624:	dd000515 	stw	r20,20(sp)
    9628:	dcc00415 	stw	r19,16(sp)
    962c:	dc400215 	stw	r17,8(sp)
    9630:	dc000115 	stw	r16,4(sp)
    9634:	302d883a 	mov	r22,r6
    9638:	2039883a 	mov	fp,r4
    963c:	2825883a 	mov	r18,r5
    9640:	10001c26 	beq	r2,zero,96b4 <__sfvwrite_r+0xb0>
    9644:	29c0030b 	ldhu	r7,12(r5)
    9648:	3880020c 	andi	r2,r7,8
    964c:	10002726 	beq	r2,zero,96ec <__sfvwrite_r+0xe8>
    9650:	28800417 	ldw	r2,16(r5)
    9654:	10002526 	beq	r2,zero,96ec <__sfvwrite_r+0xe8>
    9658:	3880008c 	andi	r2,r7,2
    965c:	b5400017 	ldw	r21,0(r22)
    9660:	10002826 	beq	r2,zero,9704 <__sfvwrite_r+0x100>
    9664:	0021883a 	mov	r16,zero
    9668:	0023883a 	mov	r17,zero
    966c:	880d883a 	mov	r6,r17
    9670:	e009883a 	mov	r4,fp
    9674:	00810004 	movi	r2,1024
    9678:	80006e26 	beq	r16,zero,9834 <__sfvwrite_r+0x230>
    967c:	800f883a 	mov	r7,r16
    9680:	91400717 	ldw	r5,28(r18)
    9684:	1400012e 	bgeu	r2,r16,968c <__sfvwrite_r+0x88>
    9688:	100f883a 	mov	r7,r2
    968c:	90c00917 	ldw	r3,36(r18)
    9690:	183ee83a 	callr	r3
    9694:	1007883a 	mov	r3,r2
    9698:	80a1c83a 	sub	r16,r16,r2
    969c:	88a3883a 	add	r17,r17,r2
    96a0:	00806d0e 	bge	zero,r2,9858 <__sfvwrite_r+0x254>
    96a4:	b0800217 	ldw	r2,8(r22)
    96a8:	10c5c83a 	sub	r2,r2,r3
    96ac:	b0800215 	stw	r2,8(r22)
    96b0:	103fee1e 	bne	r2,zero,966c <__sfvwrite_r+0x68>
    96b4:	0009883a 	mov	r4,zero
    96b8:	2005883a 	mov	r2,r4
    96bc:	dfc00a17 	ldw	ra,40(sp)
    96c0:	df000917 	ldw	fp,36(sp)
    96c4:	ddc00817 	ldw	r23,32(sp)
    96c8:	dd800717 	ldw	r22,28(sp)
    96cc:	dd400617 	ldw	r21,24(sp)
    96d0:	dd000517 	ldw	r20,20(sp)
    96d4:	dcc00417 	ldw	r19,16(sp)
    96d8:	dc800317 	ldw	r18,12(sp)
    96dc:	dc400217 	ldw	r17,8(sp)
    96e0:	dc000117 	ldw	r16,4(sp)
    96e4:	dec00b04 	addi	sp,sp,44
    96e8:	f800283a 	ret
    96ec:	00073cc0 	call	73cc <__swsetup_r>
    96f0:	1000e41e 	bne	r2,zero,9a84 <__sfvwrite_r+0x480>
    96f4:	91c0030b 	ldhu	r7,12(r18)
    96f8:	b5400017 	ldw	r21,0(r22)
    96fc:	3880008c 	andi	r2,r7,2
    9700:	103fd81e 	bne	r2,zero,9664 <__sfvwrite_r+0x60>
    9704:	3880004c 	andi	r2,r7,1
    9708:	1005003a 	cmpeq	r2,r2,zero
    970c:	10005726 	beq	r2,zero,986c <__sfvwrite_r+0x268>
    9710:	0029883a 	mov	r20,zero
    9714:	002f883a 	mov	r23,zero
    9718:	a0004226 	beq	r20,zero,9824 <__sfvwrite_r+0x220>
    971c:	3880800c 	andi	r2,r7,512
    9720:	94000217 	ldw	r16,8(r18)
    9724:	10008b26 	beq	r2,zero,9954 <__sfvwrite_r+0x350>
    9728:	800d883a 	mov	r6,r16
    972c:	a400a536 	bltu	r20,r16,99c4 <__sfvwrite_r+0x3c0>
    9730:	3881200c 	andi	r2,r7,1152
    9734:	10002726 	beq	r2,zero,97d4 <__sfvwrite_r+0x1d0>
    9738:	90800517 	ldw	r2,20(r18)
    973c:	92000417 	ldw	r8,16(r18)
    9740:	91400017 	ldw	r5,0(r18)
    9744:	1087883a 	add	r3,r2,r2
    9748:	1887883a 	add	r3,r3,r2
    974c:	1808d7fa 	srli	r4,r3,31
    9750:	2a21c83a 	sub	r16,r5,r8
    9754:	80800044 	addi	r2,r16,1
    9758:	20c9883a 	add	r4,r4,r3
    975c:	2027d07a 	srai	r19,r4,1
    9760:	a085883a 	add	r2,r20,r2
    9764:	980d883a 	mov	r6,r19
    9768:	9880022e 	bgeu	r19,r2,9774 <__sfvwrite_r+0x170>
    976c:	1027883a 	mov	r19,r2
    9770:	100d883a 	mov	r6,r2
    9774:	3881000c 	andi	r2,r7,1024
    9778:	1000b826 	beq	r2,zero,9a5c <__sfvwrite_r+0x458>
    977c:	300b883a 	mov	r5,r6
    9780:	e009883a 	mov	r4,fp
    9784:	0009e780 	call	9e78 <_malloc_r>
    9788:	10003126 	beq	r2,zero,9850 <__sfvwrite_r+0x24c>
    978c:	91400417 	ldw	r5,16(r18)
    9790:	1009883a 	mov	r4,r2
    9794:	800d883a 	mov	r6,r16
    9798:	1023883a 	mov	r17,r2
    979c:	00052f40 	call	52f4 <memcpy>
    97a0:	90c0030b 	ldhu	r3,12(r18)
    97a4:	00beffc4 	movi	r2,-1025
    97a8:	1886703a 	and	r3,r3,r2
    97ac:	18c02014 	ori	r3,r3,128
    97b0:	90c0030d 	sth	r3,12(r18)
    97b4:	9c07c83a 	sub	r3,r19,r16
    97b8:	8c05883a 	add	r2,r17,r16
    97bc:	a00d883a 	mov	r6,r20
    97c0:	a021883a 	mov	r16,r20
    97c4:	90800015 	stw	r2,0(r18)
    97c8:	90c00215 	stw	r3,8(r18)
    97cc:	94400415 	stw	r17,16(r18)
    97d0:	94c00515 	stw	r19,20(r18)
    97d4:	91000017 	ldw	r4,0(r18)
    97d8:	b80b883a 	mov	r5,r23
    97dc:	a023883a 	mov	r17,r20
    97e0:	000a69c0 	call	a69c <memmove>
    97e4:	90c00217 	ldw	r3,8(r18)
    97e8:	90800017 	ldw	r2,0(r18)
    97ec:	a027883a 	mov	r19,r20
    97f0:	1c07c83a 	sub	r3,r3,r16
    97f4:	1405883a 	add	r2,r2,r16
    97f8:	90c00215 	stw	r3,8(r18)
    97fc:	a021883a 	mov	r16,r20
    9800:	90800015 	stw	r2,0(r18)
    9804:	b0800217 	ldw	r2,8(r22)
    9808:	1405c83a 	sub	r2,r2,r16
    980c:	b0800215 	stw	r2,8(r22)
    9810:	103fa826 	beq	r2,zero,96b4 <__sfvwrite_r+0xb0>
    9814:	a469c83a 	sub	r20,r20,r17
    9818:	91c0030b 	ldhu	r7,12(r18)
    981c:	bcef883a 	add	r23,r23,r19
    9820:	a03fbe1e 	bne	r20,zero,971c <__sfvwrite_r+0x118>
    9824:	adc00017 	ldw	r23,0(r21)
    9828:	ad000117 	ldw	r20,4(r21)
    982c:	ad400204 	addi	r21,r21,8
    9830:	003fb906 	br	9718 <__sfvwrite_r+0x114>
    9834:	ac400017 	ldw	r17,0(r21)
    9838:	ac000117 	ldw	r16,4(r21)
    983c:	ad400204 	addi	r21,r21,8
    9840:	003f8a06 	br	966c <__sfvwrite_r+0x68>
    9844:	91400417 	ldw	r5,16(r18)
    9848:	e009883a 	mov	r4,fp
    984c:	00092f00 	call	92f0 <_free_r>
    9850:	00800304 	movi	r2,12
    9854:	e0800015 	stw	r2,0(fp)
    9858:	9080030b 	ldhu	r2,12(r18)
    985c:	013fffc4 	movi	r4,-1
    9860:	10801014 	ori	r2,r2,64
    9864:	9080030d 	sth	r2,12(r18)
    9868:	003f9306 	br	96b8 <__sfvwrite_r+0xb4>
    986c:	0027883a 	mov	r19,zero
    9870:	002f883a 	mov	r23,zero
    9874:	d8000015 	stw	zero,0(sp)
    9878:	0029883a 	mov	r20,zero
    987c:	98001e26 	beq	r19,zero,98f8 <__sfvwrite_r+0x2f4>
    9880:	d8c00017 	ldw	r3,0(sp)
    9884:	1804c03a 	cmpne	r2,r3,zero
    9888:	10005e26 	beq	r2,zero,9a04 <__sfvwrite_r+0x400>
    988c:	9821883a 	mov	r16,r19
    9890:	a4c0012e 	bgeu	r20,r19,9898 <__sfvwrite_r+0x294>
    9894:	a021883a 	mov	r16,r20
    9898:	91000017 	ldw	r4,0(r18)
    989c:	90800417 	ldw	r2,16(r18)
    98a0:	91800217 	ldw	r6,8(r18)
    98a4:	91c00517 	ldw	r7,20(r18)
    98a8:	1100022e 	bgeu	r2,r4,98b4 <__sfvwrite_r+0x2b0>
    98ac:	31e3883a 	add	r17,r6,r7
    98b0:	8c001616 	blt	r17,r16,990c <__sfvwrite_r+0x308>
    98b4:	81c03816 	blt	r16,r7,9998 <__sfvwrite_r+0x394>
    98b8:	90c00917 	ldw	r3,36(r18)
    98bc:	91400717 	ldw	r5,28(r18)
    98c0:	e009883a 	mov	r4,fp
    98c4:	b80d883a 	mov	r6,r23
    98c8:	183ee83a 	callr	r3
    98cc:	1023883a 	mov	r17,r2
    98d0:	00bfe10e 	bge	zero,r2,9858 <__sfvwrite_r+0x254>
    98d4:	a469c83a 	sub	r20,r20,r17
    98d8:	a0001826 	beq	r20,zero,993c <__sfvwrite_r+0x338>
    98dc:	b0800217 	ldw	r2,8(r22)
    98e0:	1445c83a 	sub	r2,r2,r17
    98e4:	b0800215 	stw	r2,8(r22)
    98e8:	103f7226 	beq	r2,zero,96b4 <__sfvwrite_r+0xb0>
    98ec:	9c67c83a 	sub	r19,r19,r17
    98f0:	bc6f883a 	add	r23,r23,r17
    98f4:	983fe21e 	bne	r19,zero,9880 <__sfvwrite_r+0x27c>
    98f8:	adc00017 	ldw	r23,0(r21)
    98fc:	acc00117 	ldw	r19,4(r21)
    9900:	ad400204 	addi	r21,r21,8
    9904:	d8000015 	stw	zero,0(sp)
    9908:	003fdc06 	br	987c <__sfvwrite_r+0x278>
    990c:	b80b883a 	mov	r5,r23
    9910:	880d883a 	mov	r6,r17
    9914:	000a69c0 	call	a69c <memmove>
    9918:	90c00017 	ldw	r3,0(r18)
    991c:	e009883a 	mov	r4,fp
    9920:	900b883a 	mov	r5,r18
    9924:	1c47883a 	add	r3,r3,r17
    9928:	90c00015 	stw	r3,0(r18)
    992c:	0008cd40 	call	8cd4 <_fflush_r>
    9930:	103fc91e 	bne	r2,zero,9858 <__sfvwrite_r+0x254>
    9934:	a469c83a 	sub	r20,r20,r17
    9938:	a03fe81e 	bne	r20,zero,98dc <__sfvwrite_r+0x2d8>
    993c:	e009883a 	mov	r4,fp
    9940:	900b883a 	mov	r5,r18
    9944:	0008cd40 	call	8cd4 <_fflush_r>
    9948:	103fc31e 	bne	r2,zero,9858 <__sfvwrite_r+0x254>
    994c:	d8000015 	stw	zero,0(sp)
    9950:	003fe206 	br	98dc <__sfvwrite_r+0x2d8>
    9954:	91000017 	ldw	r4,0(r18)
    9958:	90800417 	ldw	r2,16(r18)
    995c:	1100022e 	bgeu	r2,r4,9968 <__sfvwrite_r+0x364>
    9960:	8023883a 	mov	r17,r16
    9964:	85003136 	bltu	r16,r20,9a2c <__sfvwrite_r+0x428>
    9968:	91c00517 	ldw	r7,20(r18)
    996c:	a1c01836 	bltu	r20,r7,99d0 <__sfvwrite_r+0x3cc>
    9970:	90c00917 	ldw	r3,36(r18)
    9974:	91400717 	ldw	r5,28(r18)
    9978:	e009883a 	mov	r4,fp
    997c:	b80d883a 	mov	r6,r23
    9980:	183ee83a 	callr	r3
    9984:	1021883a 	mov	r16,r2
    9988:	00bfb30e 	bge	zero,r2,9858 <__sfvwrite_r+0x254>
    998c:	1023883a 	mov	r17,r2
    9990:	1027883a 	mov	r19,r2
    9994:	003f9b06 	br	9804 <__sfvwrite_r+0x200>
    9998:	b80b883a 	mov	r5,r23
    999c:	800d883a 	mov	r6,r16
    99a0:	000a69c0 	call	a69c <memmove>
    99a4:	90c00217 	ldw	r3,8(r18)
    99a8:	90800017 	ldw	r2,0(r18)
    99ac:	8023883a 	mov	r17,r16
    99b0:	1c07c83a 	sub	r3,r3,r16
    99b4:	1405883a 	add	r2,r2,r16
    99b8:	90c00215 	stw	r3,8(r18)
    99bc:	90800015 	stw	r2,0(r18)
    99c0:	003fc406 	br	98d4 <__sfvwrite_r+0x2d0>
    99c4:	a00d883a 	mov	r6,r20
    99c8:	a021883a 	mov	r16,r20
    99cc:	003f8106 	br	97d4 <__sfvwrite_r+0x1d0>
    99d0:	b80b883a 	mov	r5,r23
    99d4:	a00d883a 	mov	r6,r20
    99d8:	000a69c0 	call	a69c <memmove>
    99dc:	90c00217 	ldw	r3,8(r18)
    99e0:	90800017 	ldw	r2,0(r18)
    99e4:	a021883a 	mov	r16,r20
    99e8:	1d07c83a 	sub	r3,r3,r20
    99ec:	1505883a 	add	r2,r2,r20
    99f0:	a023883a 	mov	r17,r20
    99f4:	a027883a 	mov	r19,r20
    99f8:	90c00215 	stw	r3,8(r18)
    99fc:	90800015 	stw	r2,0(r18)
    9a00:	003f8006 	br	9804 <__sfvwrite_r+0x200>
    9a04:	b809883a 	mov	r4,r23
    9a08:	01400284 	movi	r5,10
    9a0c:	980d883a 	mov	r6,r19
    9a10:	000a5b80 	call	a5b8 <memchr>
    9a14:	10001726 	beq	r2,zero,9a74 <__sfvwrite_r+0x470>
    9a18:	15c5c83a 	sub	r2,r2,r23
    9a1c:	15000044 	addi	r20,r2,1
    9a20:	00800044 	movi	r2,1
    9a24:	d8800015 	stw	r2,0(sp)
    9a28:	003f9806 	br	988c <__sfvwrite_r+0x288>
    9a2c:	b80b883a 	mov	r5,r23
    9a30:	800d883a 	mov	r6,r16
    9a34:	000a69c0 	call	a69c <memmove>
    9a38:	90c00017 	ldw	r3,0(r18)
    9a3c:	e009883a 	mov	r4,fp
    9a40:	900b883a 	mov	r5,r18
    9a44:	1c07883a 	add	r3,r3,r16
    9a48:	90c00015 	stw	r3,0(r18)
    9a4c:	8027883a 	mov	r19,r16
    9a50:	0008cd40 	call	8cd4 <_fflush_r>
    9a54:	103f6b26 	beq	r2,zero,9804 <__sfvwrite_r+0x200>
    9a58:	003f7f06 	br	9858 <__sfvwrite_r+0x254>
    9a5c:	400b883a 	mov	r5,r8
    9a60:	e009883a 	mov	r4,fp
    9a64:	000b7700 	call	b770 <_realloc_r>
    9a68:	103f7626 	beq	r2,zero,9844 <__sfvwrite_r+0x240>
    9a6c:	1023883a 	mov	r17,r2
    9a70:	003f5006 	br	97b4 <__sfvwrite_r+0x1b0>
    9a74:	00c00044 	movi	r3,1
    9a78:	9d000044 	addi	r20,r19,1
    9a7c:	d8c00015 	stw	r3,0(sp)
    9a80:	003f8206 	br	988c <__sfvwrite_r+0x288>
    9a84:	9080030b 	ldhu	r2,12(r18)
    9a88:	00c00244 	movi	r3,9
    9a8c:	013fffc4 	movi	r4,-1
    9a90:	10801014 	ori	r2,r2,64
    9a94:	9080030d 	sth	r2,12(r18)
    9a98:	e0c00015 	stw	r3,0(fp)
    9a9c:	003f0606 	br	96b8 <__sfvwrite_r+0xb4>

00009aa0 <_fwalk_reent>:
    9aa0:	defff704 	addi	sp,sp,-36
    9aa4:	dcc00315 	stw	r19,12(sp)
    9aa8:	24c0b804 	addi	r19,r4,736
    9aac:	dd800615 	stw	r22,24(sp)
    9ab0:	dd400515 	stw	r21,20(sp)
    9ab4:	dfc00815 	stw	ra,32(sp)
    9ab8:	ddc00715 	stw	r23,28(sp)
    9abc:	dd000415 	stw	r20,16(sp)
    9ac0:	dc800215 	stw	r18,8(sp)
    9ac4:	dc400115 	stw	r17,4(sp)
    9ac8:	dc000015 	stw	r16,0(sp)
    9acc:	202b883a 	mov	r21,r4
    9ad0:	282d883a 	mov	r22,r5
    9ad4:	0008f5c0 	call	8f5c <__sfp_lock_acquire>
    9ad8:	98002126 	beq	r19,zero,9b60 <_fwalk_reent+0xc0>
    9adc:	002f883a 	mov	r23,zero
    9ae0:	9c800117 	ldw	r18,4(r19)
    9ae4:	9c000217 	ldw	r16,8(r19)
    9ae8:	90bfffc4 	addi	r2,r18,-1
    9aec:	10000d16 	blt	r2,zero,9b24 <_fwalk_reent+0x84>
    9af0:	0023883a 	mov	r17,zero
    9af4:	053fffc4 	movi	r20,-1
    9af8:	8080030f 	ldh	r2,12(r16)
    9afc:	8c400044 	addi	r17,r17,1
    9b00:	10000626 	beq	r2,zero,9b1c <_fwalk_reent+0x7c>
    9b04:	8080038f 	ldh	r2,14(r16)
    9b08:	800b883a 	mov	r5,r16
    9b0c:	a809883a 	mov	r4,r21
    9b10:	15000226 	beq	r2,r20,9b1c <_fwalk_reent+0x7c>
    9b14:	b03ee83a 	callr	r22
    9b18:	b8aeb03a 	or	r23,r23,r2
    9b1c:	84001704 	addi	r16,r16,92
    9b20:	947ff51e 	bne	r18,r17,9af8 <_fwalk_reent+0x58>
    9b24:	9cc00017 	ldw	r19,0(r19)
    9b28:	983fed1e 	bne	r19,zero,9ae0 <_fwalk_reent+0x40>
    9b2c:	0008f600 	call	8f60 <__sfp_lock_release>
    9b30:	b805883a 	mov	r2,r23
    9b34:	dfc00817 	ldw	ra,32(sp)
    9b38:	ddc00717 	ldw	r23,28(sp)
    9b3c:	dd800617 	ldw	r22,24(sp)
    9b40:	dd400517 	ldw	r21,20(sp)
    9b44:	dd000417 	ldw	r20,16(sp)
    9b48:	dcc00317 	ldw	r19,12(sp)
    9b4c:	dc800217 	ldw	r18,8(sp)
    9b50:	dc400117 	ldw	r17,4(sp)
    9b54:	dc000017 	ldw	r16,0(sp)
    9b58:	dec00904 	addi	sp,sp,36
    9b5c:	f800283a 	ret
    9b60:	002f883a 	mov	r23,zero
    9b64:	003ff106 	br	9b2c <_fwalk_reent+0x8c>

00009b68 <_fwalk>:
    9b68:	defff804 	addi	sp,sp,-32
    9b6c:	dcc00315 	stw	r19,12(sp)
    9b70:	24c0b804 	addi	r19,r4,736
    9b74:	dd400515 	stw	r21,20(sp)
    9b78:	dfc00715 	stw	ra,28(sp)
    9b7c:	dd800615 	stw	r22,24(sp)
    9b80:	dd000415 	stw	r20,16(sp)
    9b84:	dc800215 	stw	r18,8(sp)
    9b88:	dc400115 	stw	r17,4(sp)
    9b8c:	dc000015 	stw	r16,0(sp)
    9b90:	282b883a 	mov	r21,r5
    9b94:	0008f5c0 	call	8f5c <__sfp_lock_acquire>
    9b98:	98001f26 	beq	r19,zero,9c18 <_fwalk+0xb0>
    9b9c:	002d883a 	mov	r22,zero
    9ba0:	9c800117 	ldw	r18,4(r19)
    9ba4:	9c000217 	ldw	r16,8(r19)
    9ba8:	90bfffc4 	addi	r2,r18,-1
    9bac:	10000c16 	blt	r2,zero,9be0 <_fwalk+0x78>
    9bb0:	0023883a 	mov	r17,zero
    9bb4:	053fffc4 	movi	r20,-1
    9bb8:	8080030f 	ldh	r2,12(r16)
    9bbc:	8c400044 	addi	r17,r17,1
    9bc0:	10000526 	beq	r2,zero,9bd8 <_fwalk+0x70>
    9bc4:	8080038f 	ldh	r2,14(r16)
    9bc8:	8009883a 	mov	r4,r16
    9bcc:	15000226 	beq	r2,r20,9bd8 <_fwalk+0x70>
    9bd0:	a83ee83a 	callr	r21
    9bd4:	b0acb03a 	or	r22,r22,r2
    9bd8:	84001704 	addi	r16,r16,92
    9bdc:	947ff61e 	bne	r18,r17,9bb8 <_fwalk+0x50>
    9be0:	9cc00017 	ldw	r19,0(r19)
    9be4:	983fee1e 	bne	r19,zero,9ba0 <_fwalk+0x38>
    9be8:	0008f600 	call	8f60 <__sfp_lock_release>
    9bec:	b005883a 	mov	r2,r22
    9bf0:	dfc00717 	ldw	ra,28(sp)
    9bf4:	dd800617 	ldw	r22,24(sp)
    9bf8:	dd400517 	ldw	r21,20(sp)
    9bfc:	dd000417 	ldw	r20,16(sp)
    9c00:	dcc00317 	ldw	r19,12(sp)
    9c04:	dc800217 	ldw	r18,8(sp)
    9c08:	dc400117 	ldw	r17,4(sp)
    9c0c:	dc000017 	ldw	r16,0(sp)
    9c10:	dec00804 	addi	sp,sp,32
    9c14:	f800283a 	ret
    9c18:	002d883a 	mov	r22,zero
    9c1c:	003ff206 	br	9be8 <_fwalk+0x80>

00009c20 <__locale_charset>:
    9c20:	d0a00717 	ldw	r2,-32740(gp)
    9c24:	f800283a 	ret

00009c28 <_localeconv_r>:
    9c28:	00820034 	movhi	r2,2048
    9c2c:	10804804 	addi	r2,r2,288
    9c30:	f800283a 	ret

00009c34 <localeconv>:
    9c34:	00820034 	movhi	r2,2048
    9c38:	1088d604 	addi	r2,r2,9048
    9c3c:	11000017 	ldw	r4,0(r2)
    9c40:	0009c281 	jmpi	9c28 <_localeconv_r>

00009c44 <_setlocale_r>:
    9c44:	defffc04 	addi	sp,sp,-16
    9c48:	00c20034 	movhi	r3,2048
    9c4c:	18c04304 	addi	r3,r3,268
    9c50:	dc800215 	stw	r18,8(sp)
    9c54:	dc400115 	stw	r17,4(sp)
    9c58:	dc000015 	stw	r16,0(sp)
    9c5c:	2023883a 	mov	r17,r4
    9c60:	2825883a 	mov	r18,r5
    9c64:	dfc00315 	stw	ra,12(sp)
    9c68:	3021883a 	mov	r16,r6
    9c6c:	3009883a 	mov	r4,r6
    9c70:	180b883a 	mov	r5,r3
    9c74:	30000926 	beq	r6,zero,9c9c <_setlocale_r+0x58>
    9c78:	000bf900 	call	bf90 <strcmp>
    9c7c:	8009883a 	mov	r4,r16
    9c80:	01420034 	movhi	r5,2048
    9c84:	29402e04 	addi	r5,r5,184
    9c88:	10000b1e 	bne	r2,zero,9cb8 <_setlocale_r+0x74>
    9c8c:	8c000d15 	stw	r16,52(r17)
    9c90:	8c800c15 	stw	r18,48(r17)
    9c94:	00c20034 	movhi	r3,2048
    9c98:	18c04304 	addi	r3,r3,268
    9c9c:	1805883a 	mov	r2,r3
    9ca0:	dfc00317 	ldw	ra,12(sp)
    9ca4:	dc800217 	ldw	r18,8(sp)
    9ca8:	dc400117 	ldw	r17,4(sp)
    9cac:	dc000017 	ldw	r16,0(sp)
    9cb0:	dec00404 	addi	sp,sp,16
    9cb4:	f800283a 	ret
    9cb8:	000bf900 	call	bf90 <strcmp>
    9cbc:	0007883a 	mov	r3,zero
    9cc0:	103ff226 	beq	r2,zero,9c8c <_setlocale_r+0x48>
    9cc4:	003ff506 	br	9c9c <_setlocale_r+0x58>

00009cc8 <setlocale>:
    9cc8:	01820034 	movhi	r6,2048
    9ccc:	3188d604 	addi	r6,r6,9048
    9cd0:	2007883a 	mov	r3,r4
    9cd4:	31000017 	ldw	r4,0(r6)
    9cd8:	280d883a 	mov	r6,r5
    9cdc:	180b883a 	mov	r5,r3
    9ce0:	0009c441 	jmpi	9c44 <_setlocale_r>

00009ce4 <__smakebuf_r>:
    9ce4:	2880030b 	ldhu	r2,12(r5)
    9ce8:	deffed04 	addi	sp,sp,-76
    9cec:	dc401015 	stw	r17,64(sp)
    9cf0:	1080008c 	andi	r2,r2,2
    9cf4:	dc000f15 	stw	r16,60(sp)
    9cf8:	dfc01215 	stw	ra,72(sp)
    9cfc:	dc801115 	stw	r18,68(sp)
    9d00:	2821883a 	mov	r16,r5
    9d04:	2023883a 	mov	r17,r4
    9d08:	10000b26 	beq	r2,zero,9d38 <__smakebuf_r+0x54>
    9d0c:	28c010c4 	addi	r3,r5,67
    9d10:	00800044 	movi	r2,1
    9d14:	28800515 	stw	r2,20(r5)
    9d18:	28c00415 	stw	r3,16(r5)
    9d1c:	28c00015 	stw	r3,0(r5)
    9d20:	dfc01217 	ldw	ra,72(sp)
    9d24:	dc801117 	ldw	r18,68(sp)
    9d28:	dc401017 	ldw	r17,64(sp)
    9d2c:	dc000f17 	ldw	r16,60(sp)
    9d30:	dec01304 	addi	sp,sp,76
    9d34:	f800283a 	ret
    9d38:	2940038f 	ldh	r5,14(r5)
    9d3c:	28002116 	blt	r5,zero,9dc4 <__smakebuf_r+0xe0>
    9d40:	d80d883a 	mov	r6,sp
    9d44:	000c3800 	call	c380 <_fstat_r>
    9d48:	10001e16 	blt	r2,zero,9dc4 <__smakebuf_r+0xe0>
    9d4c:	d8800117 	ldw	r2,4(sp)
    9d50:	00e00014 	movui	r3,32768
    9d54:	113c000c 	andi	r4,r2,61440
    9d58:	20c03126 	beq	r4,r3,9e20 <__smakebuf_r+0x13c>
    9d5c:	8080030b 	ldhu	r2,12(r16)
    9d60:	00c80004 	movi	r3,8192
    9d64:	10820014 	ori	r2,r2,2048
    9d68:	8080030d 	sth	r2,12(r16)
    9d6c:	20c01e26 	beq	r4,r3,9de8 <__smakebuf_r+0x104>
    9d70:	04810004 	movi	r18,1024
    9d74:	8809883a 	mov	r4,r17
    9d78:	900b883a 	mov	r5,r18
    9d7c:	0009e780 	call	9e78 <_malloc_r>
    9d80:	1009883a 	mov	r4,r2
    9d84:	10003126 	beq	r2,zero,9e4c <__smakebuf_r+0x168>
    9d88:	80c0030b 	ldhu	r3,12(r16)
    9d8c:	00800074 	movhi	r2,1
    9d90:	10a41404 	addi	r2,r2,-28592
    9d94:	88800f15 	stw	r2,60(r17)
    9d98:	18c02014 	ori	r3,r3,128
    9d9c:	84800515 	stw	r18,20(r16)
    9da0:	80c0030d 	sth	r3,12(r16)
    9da4:	81000415 	stw	r4,16(r16)
    9da8:	81000015 	stw	r4,0(r16)
    9dac:	dfc01217 	ldw	ra,72(sp)
    9db0:	dc801117 	ldw	r18,68(sp)
    9db4:	dc401017 	ldw	r17,64(sp)
    9db8:	dc000f17 	ldw	r16,60(sp)
    9dbc:	dec01304 	addi	sp,sp,76
    9dc0:	f800283a 	ret
    9dc4:	80c0030b 	ldhu	r3,12(r16)
    9dc8:	1880200c 	andi	r2,r3,128
    9dcc:	10000426 	beq	r2,zero,9de0 <__smakebuf_r+0xfc>
    9dd0:	04801004 	movi	r18,64
    9dd4:	18820014 	ori	r2,r3,2048
    9dd8:	8080030d 	sth	r2,12(r16)
    9ddc:	003fe506 	br	9d74 <__smakebuf_r+0x90>
    9de0:	04810004 	movi	r18,1024
    9de4:	003ffb06 	br	9dd4 <__smakebuf_r+0xf0>
    9de8:	8140038f 	ldh	r5,14(r16)
    9dec:	8809883a 	mov	r4,r17
    9df0:	000c3f40 	call	c3f4 <_isatty_r>
    9df4:	103fde26 	beq	r2,zero,9d70 <__smakebuf_r+0x8c>
    9df8:	8080030b 	ldhu	r2,12(r16)
    9dfc:	80c010c4 	addi	r3,r16,67
    9e00:	04810004 	movi	r18,1024
    9e04:	10800054 	ori	r2,r2,1
    9e08:	8080030d 	sth	r2,12(r16)
    9e0c:	00800044 	movi	r2,1
    9e10:	80c00415 	stw	r3,16(r16)
    9e14:	80800515 	stw	r2,20(r16)
    9e18:	80c00015 	stw	r3,0(r16)
    9e1c:	003fd506 	br	9d74 <__smakebuf_r+0x90>
    9e20:	80c00a17 	ldw	r3,40(r16)
    9e24:	00800074 	movhi	r2,1
    9e28:	10af9304 	addi	r2,r2,-16820
    9e2c:	18bfcb1e 	bne	r3,r2,9d5c <__smakebuf_r+0x78>
    9e30:	8080030b 	ldhu	r2,12(r16)
    9e34:	00c10004 	movi	r3,1024
    9e38:	1825883a 	mov	r18,r3
    9e3c:	10c4b03a 	or	r2,r2,r3
    9e40:	8080030d 	sth	r2,12(r16)
    9e44:	80c01315 	stw	r3,76(r16)
    9e48:	003fca06 	br	9d74 <__smakebuf_r+0x90>
    9e4c:	8100030b 	ldhu	r4,12(r16)
    9e50:	2080800c 	andi	r2,r4,512
    9e54:	103fb21e 	bne	r2,zero,9d20 <__smakebuf_r+0x3c>
    9e58:	80c010c4 	addi	r3,r16,67
    9e5c:	21000094 	ori	r4,r4,2
    9e60:	00800044 	movi	r2,1
    9e64:	80800515 	stw	r2,20(r16)
    9e68:	8100030d 	sth	r4,12(r16)
    9e6c:	80c00415 	stw	r3,16(r16)
    9e70:	80c00015 	stw	r3,0(r16)
    9e74:	003faa06 	br	9d20 <__smakebuf_r+0x3c>

00009e78 <_malloc_r>:
    9e78:	defff604 	addi	sp,sp,-40
    9e7c:	28c002c4 	addi	r3,r5,11
    9e80:	00800584 	movi	r2,22
    9e84:	dc800215 	stw	r18,8(sp)
    9e88:	dfc00915 	stw	ra,36(sp)
    9e8c:	df000815 	stw	fp,32(sp)
    9e90:	ddc00715 	stw	r23,28(sp)
    9e94:	dd800615 	stw	r22,24(sp)
    9e98:	dd400515 	stw	r21,20(sp)
    9e9c:	dd000415 	stw	r20,16(sp)
    9ea0:	dcc00315 	stw	r19,12(sp)
    9ea4:	dc400115 	stw	r17,4(sp)
    9ea8:	dc000015 	stw	r16,0(sp)
    9eac:	2025883a 	mov	r18,r4
    9eb0:	10c01236 	bltu	r2,r3,9efc <_malloc_r+0x84>
    9eb4:	04400404 	movi	r17,16
    9eb8:	8940142e 	bgeu	r17,r5,9f0c <_malloc_r+0x94>
    9ebc:	00800304 	movi	r2,12
    9ec0:	0007883a 	mov	r3,zero
    9ec4:	90800015 	stw	r2,0(r18)
    9ec8:	1805883a 	mov	r2,r3
    9ecc:	dfc00917 	ldw	ra,36(sp)
    9ed0:	df000817 	ldw	fp,32(sp)
    9ed4:	ddc00717 	ldw	r23,28(sp)
    9ed8:	dd800617 	ldw	r22,24(sp)
    9edc:	dd400517 	ldw	r21,20(sp)
    9ee0:	dd000417 	ldw	r20,16(sp)
    9ee4:	dcc00317 	ldw	r19,12(sp)
    9ee8:	dc800217 	ldw	r18,8(sp)
    9eec:	dc400117 	ldw	r17,4(sp)
    9ef0:	dc000017 	ldw	r16,0(sp)
    9ef4:	dec00a04 	addi	sp,sp,40
    9ef8:	f800283a 	ret
    9efc:	00bffe04 	movi	r2,-8
    9f00:	18a2703a 	and	r17,r3,r2
    9f04:	883fed16 	blt	r17,zero,9ebc <_malloc_r+0x44>
    9f08:	897fec36 	bltu	r17,r5,9ebc <_malloc_r+0x44>
    9f0c:	9009883a 	mov	r4,r18
    9f10:	000f1e80 	call	f1e8 <__malloc_lock>
    9f14:	00807dc4 	movi	r2,503
    9f18:	14402b2e 	bgeu	r2,r17,9fc8 <_malloc_r+0x150>
    9f1c:	8806d27a 	srli	r3,r17,9
    9f20:	18003f1e 	bne	r3,zero,a020 <_malloc_r+0x1a8>
    9f24:	880cd0fa 	srli	r6,r17,3
    9f28:	300490fa 	slli	r2,r6,3
    9f2c:	02c20034 	movhi	r11,2048
    9f30:	5ac29f04 	addi	r11,r11,2684
    9f34:	12cb883a 	add	r5,r2,r11
    9f38:	2c000317 	ldw	r16,12(r5)
    9f3c:	580f883a 	mov	r7,r11
    9f40:	2c00041e 	bne	r5,r16,9f54 <_malloc_r+0xdc>
    9f44:	00000a06 	br	9f70 <_malloc_r+0xf8>
    9f48:	1800860e 	bge	r3,zero,a164 <_malloc_r+0x2ec>
    9f4c:	84000317 	ldw	r16,12(r16)
    9f50:	2c000726 	beq	r5,r16,9f70 <_malloc_r+0xf8>
    9f54:	80800117 	ldw	r2,4(r16)
    9f58:	00ffff04 	movi	r3,-4
    9f5c:	10c8703a 	and	r4,r2,r3
    9f60:	2447c83a 	sub	r3,r4,r17
    9f64:	008003c4 	movi	r2,15
    9f68:	10fff70e 	bge	r2,r3,9f48 <_malloc_r+0xd0>
    9f6c:	31bfffc4 	addi	r6,r6,-1
    9f70:	32400044 	addi	r9,r6,1
    9f74:	02820034 	movhi	r10,2048
    9f78:	5282a104 	addi	r10,r10,2692
    9f7c:	54000217 	ldw	r16,8(r10)
    9f80:	8280a026 	beq	r16,r10,a204 <_malloc_r+0x38c>
    9f84:	80800117 	ldw	r2,4(r16)
    9f88:	00ffff04 	movi	r3,-4
    9f8c:	10ca703a 	and	r5,r2,r3
    9f90:	2c4dc83a 	sub	r6,r5,r17
    9f94:	008003c4 	movi	r2,15
    9f98:	11808316 	blt	r2,r6,a1a8 <_malloc_r+0x330>
    9f9c:	52800315 	stw	r10,12(r10)
    9fa0:	52800215 	stw	r10,8(r10)
    9fa4:	30002916 	blt	r6,zero,a04c <_malloc_r+0x1d4>
    9fa8:	8147883a 	add	r3,r16,r5
    9fac:	18800117 	ldw	r2,4(r3)
    9fb0:	9009883a 	mov	r4,r18
    9fb4:	10800054 	ori	r2,r2,1
    9fb8:	18800115 	stw	r2,4(r3)
    9fbc:	000f2080 	call	f208 <__malloc_unlock>
    9fc0:	80c00204 	addi	r3,r16,8
    9fc4:	003fc006 	br	9ec8 <_malloc_r+0x50>
    9fc8:	02c20034 	movhi	r11,2048
    9fcc:	5ac29f04 	addi	r11,r11,2684
    9fd0:	8ac5883a 	add	r2,r17,r11
    9fd4:	14000317 	ldw	r16,12(r2)
    9fd8:	580f883a 	mov	r7,r11
    9fdc:	8806d0fa 	srli	r3,r17,3
    9fe0:	14006c26 	beq	r2,r16,a194 <_malloc_r+0x31c>
    9fe4:	80c00117 	ldw	r3,4(r16)
    9fe8:	00bfff04 	movi	r2,-4
    9fec:	81800317 	ldw	r6,12(r16)
    9ff0:	1886703a 	and	r3,r3,r2
    9ff4:	80c7883a 	add	r3,r16,r3
    9ff8:	18800117 	ldw	r2,4(r3)
    9ffc:	81400217 	ldw	r5,8(r16)
    a000:	9009883a 	mov	r4,r18
    a004:	10800054 	ori	r2,r2,1
    a008:	18800115 	stw	r2,4(r3)
    a00c:	31400215 	stw	r5,8(r6)
    a010:	29800315 	stw	r6,12(r5)
    a014:	000f2080 	call	f208 <__malloc_unlock>
    a018:	80c00204 	addi	r3,r16,8
    a01c:	003faa06 	br	9ec8 <_malloc_r+0x50>
    a020:	00800104 	movi	r2,4
    a024:	10c0052e 	bgeu	r2,r3,a03c <_malloc_r+0x1c4>
    a028:	00800504 	movi	r2,20
    a02c:	10c07836 	bltu	r2,r3,a210 <_malloc_r+0x398>
    a030:	198016c4 	addi	r6,r3,91
    a034:	300490fa 	slli	r2,r6,3
    a038:	003fbc06 	br	9f2c <_malloc_r+0xb4>
    a03c:	8804d1ba 	srli	r2,r17,6
    a040:	11800e04 	addi	r6,r2,56
    a044:	300490fa 	slli	r2,r6,3
    a048:	003fb806 	br	9f2c <_malloc_r+0xb4>
    a04c:	00807fc4 	movi	r2,511
    a050:	1140bb36 	bltu	r2,r5,a340 <_malloc_r+0x4c8>
    a054:	2806d0fa 	srli	r3,r5,3
    a058:	573ffe04 	addi	fp,r10,-8
    a05c:	00800044 	movi	r2,1
    a060:	180890fa 	slli	r4,r3,3
    a064:	1807d0ba 	srai	r3,r3,2
    a068:	e1c00117 	ldw	r7,4(fp)
    a06c:	5909883a 	add	r4,r11,r4
    a070:	21400217 	ldw	r5,8(r4)
    a074:	10c4983a 	sll	r2,r2,r3
    a078:	81000315 	stw	r4,12(r16)
    a07c:	81400215 	stw	r5,8(r16)
    a080:	388eb03a 	or	r7,r7,r2
    a084:	2c000315 	stw	r16,12(r5)
    a088:	24000215 	stw	r16,8(r4)
    a08c:	e1c00115 	stw	r7,4(fp)
    a090:	4807883a 	mov	r3,r9
    a094:	4800cd16 	blt	r9,zero,a3cc <_malloc_r+0x554>
    a098:	1807d0ba 	srai	r3,r3,2
    a09c:	00800044 	movi	r2,1
    a0a0:	10c8983a 	sll	r4,r2,r3
    a0a4:	39004436 	bltu	r7,r4,a1b8 <_malloc_r+0x340>
    a0a8:	21c4703a 	and	r2,r4,r7
    a0ac:	10000a1e 	bne	r2,zero,a0d8 <_malloc_r+0x260>
    a0b0:	2109883a 	add	r4,r4,r4
    a0b4:	00bfff04 	movi	r2,-4
    a0b8:	4884703a 	and	r2,r9,r2
    a0bc:	3906703a 	and	r3,r7,r4
    a0c0:	12400104 	addi	r9,r2,4
    a0c4:	1800041e 	bne	r3,zero,a0d8 <_malloc_r+0x260>
    a0c8:	2109883a 	add	r4,r4,r4
    a0cc:	3904703a 	and	r2,r7,r4
    a0d0:	4a400104 	addi	r9,r9,4
    a0d4:	103ffc26 	beq	r2,zero,a0c8 <_malloc_r+0x250>
    a0d8:	480490fa 	slli	r2,r9,3
    a0dc:	4819883a 	mov	r12,r9
    a0e0:	023fff04 	movi	r8,-4
    a0e4:	589b883a 	add	r13,r11,r2
    a0e8:	6807883a 	mov	r3,r13
    a0ec:	014003c4 	movi	r5,15
    a0f0:	1c000317 	ldw	r16,12(r3)
    a0f4:	1c00041e 	bne	r3,r16,a108 <_malloc_r+0x290>
    a0f8:	0000a706 	br	a398 <_malloc_r+0x520>
    a0fc:	3000ab0e 	bge	r6,zero,a3ac <_malloc_r+0x534>
    a100:	84000317 	ldw	r16,12(r16)
    a104:	1c00a426 	beq	r3,r16,a398 <_malloc_r+0x520>
    a108:	80800117 	ldw	r2,4(r16)
    a10c:	1204703a 	and	r2,r2,r8
    a110:	144dc83a 	sub	r6,r2,r17
    a114:	29bff90e 	bge	r5,r6,a0fc <_malloc_r+0x284>
    a118:	81000317 	ldw	r4,12(r16)
    a11c:	80c00217 	ldw	r3,8(r16)
    a120:	89400054 	ori	r5,r17,1
    a124:	8445883a 	add	r2,r16,r17
    a128:	20c00215 	stw	r3,8(r4)
    a12c:	19000315 	stw	r4,12(r3)
    a130:	81400115 	stw	r5,4(r16)
    a134:	1187883a 	add	r3,r2,r6
    a138:	31000054 	ori	r4,r6,1
    a13c:	50800315 	stw	r2,12(r10)
    a140:	50800215 	stw	r2,8(r10)
    a144:	19800015 	stw	r6,0(r3)
    a148:	11000115 	stw	r4,4(r2)
    a14c:	12800215 	stw	r10,8(r2)
    a150:	12800315 	stw	r10,12(r2)
    a154:	9009883a 	mov	r4,r18
    a158:	000f2080 	call	f208 <__malloc_unlock>
    a15c:	80c00204 	addi	r3,r16,8
    a160:	003f5906 	br	9ec8 <_malloc_r+0x50>
    a164:	8109883a 	add	r4,r16,r4
    a168:	20800117 	ldw	r2,4(r4)
    a16c:	80c00217 	ldw	r3,8(r16)
    a170:	81400317 	ldw	r5,12(r16)
    a174:	10800054 	ori	r2,r2,1
    a178:	20800115 	stw	r2,4(r4)
    a17c:	28c00215 	stw	r3,8(r5)
    a180:	19400315 	stw	r5,12(r3)
    a184:	9009883a 	mov	r4,r18
    a188:	000f2080 	call	f208 <__malloc_unlock>
    a18c:	80c00204 	addi	r3,r16,8
    a190:	003f4d06 	br	9ec8 <_malloc_r+0x50>
    a194:	80800204 	addi	r2,r16,8
    a198:	14000317 	ldw	r16,12(r2)
    a19c:	143f911e 	bne	r2,r16,9fe4 <_malloc_r+0x16c>
    a1a0:	1a400084 	addi	r9,r3,2
    a1a4:	003f7306 	br	9f74 <_malloc_r+0xfc>
    a1a8:	88c00054 	ori	r3,r17,1
    a1ac:	8445883a 	add	r2,r16,r17
    a1b0:	80c00115 	stw	r3,4(r16)
    a1b4:	003fdf06 	br	a134 <_malloc_r+0x2bc>
    a1b8:	e4000217 	ldw	r16,8(fp)
    a1bc:	00bfff04 	movi	r2,-4
    a1c0:	80c00117 	ldw	r3,4(r16)
    a1c4:	802d883a 	mov	r22,r16
    a1c8:	18aa703a 	and	r21,r3,r2
    a1cc:	ac401636 	bltu	r21,r17,a228 <_malloc_r+0x3b0>
    a1d0:	ac49c83a 	sub	r4,r21,r17
    a1d4:	008003c4 	movi	r2,15
    a1d8:	1100130e 	bge	r2,r4,a228 <_malloc_r+0x3b0>
    a1dc:	88800054 	ori	r2,r17,1
    a1e0:	8447883a 	add	r3,r16,r17
    a1e4:	80800115 	stw	r2,4(r16)
    a1e8:	20800054 	ori	r2,r4,1
    a1ec:	18800115 	stw	r2,4(r3)
    a1f0:	e0c00215 	stw	r3,8(fp)
    a1f4:	9009883a 	mov	r4,r18
    a1f8:	000f2080 	call	f208 <__malloc_unlock>
    a1fc:	80c00204 	addi	r3,r16,8
    a200:	003f3106 	br	9ec8 <_malloc_r+0x50>
    a204:	39c00117 	ldw	r7,4(r7)
    a208:	573ffe04 	addi	fp,r10,-8
    a20c:	003fa006 	br	a090 <_malloc_r+0x218>
    a210:	00801504 	movi	r2,84
    a214:	10c06736 	bltu	r2,r3,a3b4 <_malloc_r+0x53c>
    a218:	8804d33a 	srli	r2,r17,12
    a21c:	11801b84 	addi	r6,r2,110
    a220:	300490fa 	slli	r2,r6,3
    a224:	003f4106 	br	9f2c <_malloc_r+0xb4>
    a228:	d0a03817 	ldw	r2,-32544(gp)
    a22c:	d0e00917 	ldw	r3,-32732(gp)
    a230:	053fffc4 	movi	r20,-1
    a234:	10800404 	addi	r2,r2,16
    a238:	88a7883a 	add	r19,r17,r2
    a23c:	1d000326 	beq	r3,r20,a24c <_malloc_r+0x3d4>
    a240:	98c3ffc4 	addi	r3,r19,4095
    a244:	00bc0004 	movi	r2,-4096
    a248:	18a6703a 	and	r19,r3,r2
    a24c:	9009883a 	mov	r4,r18
    a250:	980b883a 	mov	r5,r19
    a254:	000bdd40 	call	bdd4 <_sbrk_r>
    a258:	1009883a 	mov	r4,r2
    a25c:	15000426 	beq	r2,r20,a270 <_malloc_r+0x3f8>
    a260:	854b883a 	add	r5,r16,r21
    a264:	1029883a 	mov	r20,r2
    a268:	11405a2e 	bgeu	r2,r5,a3d4 <_malloc_r+0x55c>
    a26c:	87000c26 	beq	r16,fp,a2a0 <_malloc_r+0x428>
    a270:	e4000217 	ldw	r16,8(fp)
    a274:	80c00117 	ldw	r3,4(r16)
    a278:	00bfff04 	movi	r2,-4
    a27c:	1884703a 	and	r2,r3,r2
    a280:	14400336 	bltu	r2,r17,a290 <_malloc_r+0x418>
    a284:	1449c83a 	sub	r4,r2,r17
    a288:	008003c4 	movi	r2,15
    a28c:	113fd316 	blt	r2,r4,a1dc <_malloc_r+0x364>
    a290:	9009883a 	mov	r4,r18
    a294:	000f2080 	call	f208 <__malloc_unlock>
    a298:	0007883a 	mov	r3,zero
    a29c:	003f0a06 	br	9ec8 <_malloc_r+0x50>
    a2a0:	05c20234 	movhi	r23,2056
    a2a4:	bdfd8704 	addi	r23,r23,-2532
    a2a8:	b8800017 	ldw	r2,0(r23)
    a2ac:	988d883a 	add	r6,r19,r2
    a2b0:	b9800015 	stw	r6,0(r23)
    a2b4:	d0e00917 	ldw	r3,-32732(gp)
    a2b8:	00bfffc4 	movi	r2,-1
    a2bc:	18808e26 	beq	r3,r2,a4f8 <_malloc_r+0x680>
    a2c0:	2145c83a 	sub	r2,r4,r5
    a2c4:	3085883a 	add	r2,r6,r2
    a2c8:	b8800015 	stw	r2,0(r23)
    a2cc:	20c001cc 	andi	r3,r4,7
    a2d0:	18005f1e 	bne	r3,zero,a450 <_malloc_r+0x5d8>
    a2d4:	000b883a 	mov	r5,zero
    a2d8:	a4c5883a 	add	r2,r20,r19
    a2dc:	1083ffcc 	andi	r2,r2,4095
    a2e0:	00c40004 	movi	r3,4096
    a2e4:	1887c83a 	sub	r3,r3,r2
    a2e8:	28e7883a 	add	r19,r5,r3
    a2ec:	9009883a 	mov	r4,r18
    a2f0:	980b883a 	mov	r5,r19
    a2f4:	000bdd40 	call	bdd4 <_sbrk_r>
    a2f8:	1007883a 	mov	r3,r2
    a2fc:	00bfffc4 	movi	r2,-1
    a300:	18807a26 	beq	r3,r2,a4ec <_malloc_r+0x674>
    a304:	1d05c83a 	sub	r2,r3,r20
    a308:	9885883a 	add	r2,r19,r2
    a30c:	10c00054 	ori	r3,r2,1
    a310:	b8800017 	ldw	r2,0(r23)
    a314:	a021883a 	mov	r16,r20
    a318:	a0c00115 	stw	r3,4(r20)
    a31c:	9885883a 	add	r2,r19,r2
    a320:	b8800015 	stw	r2,0(r23)
    a324:	e5000215 	stw	r20,8(fp)
    a328:	b7003626 	beq	r22,fp,a404 <_malloc_r+0x58c>
    a32c:	018003c4 	movi	r6,15
    a330:	35404b36 	bltu	r6,r21,a460 <_malloc_r+0x5e8>
    a334:	00800044 	movi	r2,1
    a338:	a0800115 	stw	r2,4(r20)
    a33c:	003fcd06 	br	a274 <_malloc_r+0x3fc>
    a340:	2808d27a 	srli	r4,r5,9
    a344:	2000371e 	bne	r4,zero,a424 <_malloc_r+0x5ac>
    a348:	2808d0fa 	srli	r4,r5,3
    a34c:	200690fa 	slli	r3,r4,3
    a350:	1ad1883a 	add	r8,r3,r11
    a354:	41800217 	ldw	r6,8(r8)
    a358:	41805b26 	beq	r8,r6,a4c8 <_malloc_r+0x650>
    a35c:	30800117 	ldw	r2,4(r6)
    a360:	00ffff04 	movi	r3,-4
    a364:	10c4703a 	and	r2,r2,r3
    a368:	2880022e 	bgeu	r5,r2,a374 <_malloc_r+0x4fc>
    a36c:	31800217 	ldw	r6,8(r6)
    a370:	41bffa1e 	bne	r8,r6,a35c <_malloc_r+0x4e4>
    a374:	32000317 	ldw	r8,12(r6)
    a378:	39c00117 	ldw	r7,4(r7)
    a37c:	82000315 	stw	r8,12(r16)
    a380:	81800215 	stw	r6,8(r16)
    a384:	07020034 	movhi	fp,2048
    a388:	e7029f04 	addi	fp,fp,2684
    a38c:	34000315 	stw	r16,12(r6)
    a390:	44000215 	stw	r16,8(r8)
    a394:	003f3e06 	br	a090 <_malloc_r+0x218>
    a398:	63000044 	addi	r12,r12,1
    a39c:	608000cc 	andi	r2,r12,3
    a3a0:	10005d26 	beq	r2,zero,a518 <_malloc_r+0x6a0>
    a3a4:	18c00204 	addi	r3,r3,8
    a3a8:	003f5106 	br	a0f0 <_malloc_r+0x278>
    a3ac:	8089883a 	add	r4,r16,r2
    a3b0:	003f6d06 	br	a168 <_malloc_r+0x2f0>
    a3b4:	00805504 	movi	r2,340
    a3b8:	10c02036 	bltu	r2,r3,a43c <_malloc_r+0x5c4>
    a3bc:	8804d3fa 	srli	r2,r17,15
    a3c0:	11801dc4 	addi	r6,r2,119
    a3c4:	300490fa 	slli	r2,r6,3
    a3c8:	003ed806 	br	9f2c <_malloc_r+0xb4>
    a3cc:	48c000c4 	addi	r3,r9,3
    a3d0:	003f3106 	br	a098 <_malloc_r+0x220>
    a3d4:	05c20234 	movhi	r23,2056
    a3d8:	bdfd8704 	addi	r23,r23,-2532
    a3dc:	b8800017 	ldw	r2,0(r23)
    a3e0:	988d883a 	add	r6,r19,r2
    a3e4:	b9800015 	stw	r6,0(r23)
    a3e8:	293fb21e 	bne	r5,r4,a2b4 <_malloc_r+0x43c>
    a3ec:	2083ffcc 	andi	r2,r4,4095
    a3f0:	103fb01e 	bne	r2,zero,a2b4 <_malloc_r+0x43c>
    a3f4:	e4000217 	ldw	r16,8(fp)
    a3f8:	9d45883a 	add	r2,r19,r21
    a3fc:	10800054 	ori	r2,r2,1
    a400:	80800115 	stw	r2,4(r16)
    a404:	b8c00017 	ldw	r3,0(r23)
    a408:	d0a03917 	ldw	r2,-32540(gp)
    a40c:	10c0012e 	bgeu	r2,r3,a414 <_malloc_r+0x59c>
    a410:	d0e03915 	stw	r3,-32540(gp)
    a414:	d0a03a17 	ldw	r2,-32536(gp)
    a418:	10ff962e 	bgeu	r2,r3,a274 <_malloc_r+0x3fc>
    a41c:	d0e03a15 	stw	r3,-32536(gp)
    a420:	003f9406 	br	a274 <_malloc_r+0x3fc>
    a424:	00800104 	movi	r2,4
    a428:	11001e36 	bltu	r2,r4,a4a4 <_malloc_r+0x62c>
    a42c:	2804d1ba 	srli	r2,r5,6
    a430:	11000e04 	addi	r4,r2,56
    a434:	200690fa 	slli	r3,r4,3
    a438:	003fc506 	br	a350 <_malloc_r+0x4d8>
    a43c:	00815504 	movi	r2,1364
    a440:	10c01d2e 	bgeu	r2,r3,a4b8 <_malloc_r+0x640>
    a444:	01801f84 	movi	r6,126
    a448:	0080fc04 	movi	r2,1008
    a44c:	003eb706 	br	9f2c <_malloc_r+0xb4>
    a450:	00800204 	movi	r2,8
    a454:	10cbc83a 	sub	r5,r2,r3
    a458:	2169883a 	add	r20,r4,r5
    a45c:	003f9e06 	br	a2d8 <_malloc_r+0x460>
    a460:	00bffe04 	movi	r2,-8
    a464:	a93ffd04 	addi	r4,r21,-12
    a468:	2088703a 	and	r4,r4,r2
    a46c:	b10b883a 	add	r5,r22,r4
    a470:	00c00144 	movi	r3,5
    a474:	28c00215 	stw	r3,8(r5)
    a478:	28c00115 	stw	r3,4(r5)
    a47c:	b0800117 	ldw	r2,4(r22)
    a480:	1080004c 	andi	r2,r2,1
    a484:	2084b03a 	or	r2,r4,r2
    a488:	b0800115 	stw	r2,4(r22)
    a48c:	313fdd2e 	bgeu	r6,r4,a404 <_malloc_r+0x58c>
    a490:	b1400204 	addi	r5,r22,8
    a494:	9009883a 	mov	r4,r18
    a498:	00092f00 	call	92f0 <_free_r>
    a49c:	e4000217 	ldw	r16,8(fp)
    a4a0:	003fd806 	br	a404 <_malloc_r+0x58c>
    a4a4:	00800504 	movi	r2,20
    a4a8:	11001536 	bltu	r2,r4,a500 <_malloc_r+0x688>
    a4ac:	210016c4 	addi	r4,r4,91
    a4b0:	200690fa 	slli	r3,r4,3
    a4b4:	003fa606 	br	a350 <_malloc_r+0x4d8>
    a4b8:	8804d4ba 	srli	r2,r17,18
    a4bc:	11801f04 	addi	r6,r2,124
    a4c0:	300490fa 	slli	r2,r6,3
    a4c4:	003e9906 	br	9f2c <_malloc_r+0xb4>
    a4c8:	2009d0ba 	srai	r4,r4,2
    a4cc:	01420034 	movhi	r5,2048
    a4d0:	29429f04 	addi	r5,r5,2684
    a4d4:	00c00044 	movi	r3,1
    a4d8:	28800117 	ldw	r2,4(r5)
    a4dc:	1906983a 	sll	r3,r3,r4
    a4e0:	10c4b03a 	or	r2,r2,r3
    a4e4:	28800115 	stw	r2,4(r5)
    a4e8:	003fa306 	br	a378 <_malloc_r+0x500>
    a4ec:	0027883a 	mov	r19,zero
    a4f0:	00c00044 	movi	r3,1
    a4f4:	003f8606 	br	a310 <_malloc_r+0x498>
    a4f8:	d1200915 	stw	r4,-32732(gp)
    a4fc:	003f7306 	br	a2cc <_malloc_r+0x454>
    a500:	00801504 	movi	r2,84
    a504:	11001936 	bltu	r2,r4,a56c <_malloc_r+0x6f4>
    a508:	2804d33a 	srli	r2,r5,12
    a50c:	11001b84 	addi	r4,r2,110
    a510:	200690fa 	slli	r3,r4,3
    a514:	003f8e06 	br	a350 <_malloc_r+0x4d8>
    a518:	480b883a 	mov	r5,r9
    a51c:	6807883a 	mov	r3,r13
    a520:	288000cc 	andi	r2,r5,3
    a524:	18fffe04 	addi	r3,r3,-8
    a528:	297fffc4 	addi	r5,r5,-1
    a52c:	10001526 	beq	r2,zero,a584 <_malloc_r+0x70c>
    a530:	18800217 	ldw	r2,8(r3)
    a534:	10fffa26 	beq	r2,r3,a520 <_malloc_r+0x6a8>
    a538:	2109883a 	add	r4,r4,r4
    a53c:	393f1e36 	bltu	r7,r4,a1b8 <_malloc_r+0x340>
    a540:	203f1d26 	beq	r4,zero,a1b8 <_malloc_r+0x340>
    a544:	21c4703a 	and	r2,r4,r7
    a548:	10000226 	beq	r2,zero,a554 <_malloc_r+0x6dc>
    a54c:	6013883a 	mov	r9,r12
    a550:	003ee106 	br	a0d8 <_malloc_r+0x260>
    a554:	2109883a 	add	r4,r4,r4
    a558:	3904703a 	and	r2,r7,r4
    a55c:	63000104 	addi	r12,r12,4
    a560:	103ffc26 	beq	r2,zero,a554 <_malloc_r+0x6dc>
    a564:	6013883a 	mov	r9,r12
    a568:	003edb06 	br	a0d8 <_malloc_r+0x260>
    a56c:	00805504 	movi	r2,340
    a570:	11000836 	bltu	r2,r4,a594 <_malloc_r+0x71c>
    a574:	2804d3fa 	srli	r2,r5,15
    a578:	11001dc4 	addi	r4,r2,119
    a57c:	200690fa 	slli	r3,r4,3
    a580:	003f7306 	br	a350 <_malloc_r+0x4d8>
    a584:	0104303a 	nor	r2,zero,r4
    a588:	388e703a 	and	r7,r7,r2
    a58c:	e1c00115 	stw	r7,4(fp)
    a590:	003fe906 	br	a538 <_malloc_r+0x6c0>
    a594:	00815504 	movi	r2,1364
    a598:	1100032e 	bgeu	r2,r4,a5a8 <_malloc_r+0x730>
    a59c:	01001f84 	movi	r4,126
    a5a0:	00c0fc04 	movi	r3,1008
    a5a4:	003f6a06 	br	a350 <_malloc_r+0x4d8>
    a5a8:	2804d4ba 	srli	r2,r5,18
    a5ac:	11001f04 	addi	r4,r2,124
    a5b0:	200690fa 	slli	r3,r4,3
    a5b4:	003f6606 	br	a350 <_malloc_r+0x4d8>

0000a5b8 <memchr>:
    a5b8:	008000c4 	movi	r2,3
    a5bc:	29403fcc 	andi	r5,r5,255
    a5c0:	2007883a 	mov	r3,r4
    a5c4:	1180022e 	bgeu	r2,r6,a5d0 <memchr+0x18>
    a5c8:	2084703a 	and	r2,r4,r2
    a5cc:	10000b26 	beq	r2,zero,a5fc <memchr+0x44>
    a5d0:	313fffc4 	addi	r4,r6,-1
    a5d4:	3000051e 	bne	r6,zero,a5ec <memchr+0x34>
    a5d8:	00002c06 	br	a68c <memchr+0xd4>
    a5dc:	213fffc4 	addi	r4,r4,-1
    a5e0:	00bfffc4 	movi	r2,-1
    a5e4:	18c00044 	addi	r3,r3,1
    a5e8:	20802826 	beq	r4,r2,a68c <memchr+0xd4>
    a5ec:	18800003 	ldbu	r2,0(r3)
    a5f0:	28bffa1e 	bne	r5,r2,a5dc <memchr+0x24>
    a5f4:	1805883a 	mov	r2,r3
    a5f8:	f800283a 	ret
    a5fc:	0011883a 	mov	r8,zero
    a600:	0007883a 	mov	r3,zero
    a604:	01c00104 	movi	r7,4
    a608:	4004923a 	slli	r2,r8,8
    a60c:	18c00044 	addi	r3,r3,1
    a610:	1151883a 	add	r8,r2,r5
    a614:	19fffc1e 	bne	r3,r7,a608 <memchr+0x50>
    a618:	02bfbff4 	movhi	r10,65279
    a61c:	52bfbfc4 	addi	r10,r10,-257
    a620:	02602074 	movhi	r9,32897
    a624:	4a602004 	addi	r9,r9,-32640
    a628:	02c000c4 	movi	r11,3
    a62c:	20800017 	ldw	r2,0(r4)
    a630:	31bfff04 	addi	r6,r6,-4
    a634:	200f883a 	mov	r7,r4
    a638:	1204f03a 	xor	r2,r2,r8
    a63c:	1287883a 	add	r3,r2,r10
    a640:	1a46703a 	and	r3,r3,r9
    a644:	0084303a 	nor	r2,zero,r2
    a648:	10c4703a 	and	r2,r2,r3
    a64c:	10000b26 	beq	r2,zero,a67c <memchr+0xc4>
    a650:	20800003 	ldbu	r2,0(r4)
    a654:	28800f26 	beq	r5,r2,a694 <memchr+0xdc>
    a658:	20800043 	ldbu	r2,1(r4)
    a65c:	21c00044 	addi	r7,r4,1
    a660:	28800c26 	beq	r5,r2,a694 <memchr+0xdc>
    a664:	20800083 	ldbu	r2,2(r4)
    a668:	21c00084 	addi	r7,r4,2
    a66c:	28800926 	beq	r5,r2,a694 <memchr+0xdc>
    a670:	208000c3 	ldbu	r2,3(r4)
    a674:	21c000c4 	addi	r7,r4,3
    a678:	28800626 	beq	r5,r2,a694 <memchr+0xdc>
    a67c:	21000104 	addi	r4,r4,4
    a680:	59bfea36 	bltu	r11,r6,a62c <memchr+0x74>
    a684:	2007883a 	mov	r3,r4
    a688:	003fd106 	br	a5d0 <memchr+0x18>
    a68c:	0005883a 	mov	r2,zero
    a690:	f800283a 	ret
    a694:	3805883a 	mov	r2,r7
    a698:	f800283a 	ret

0000a69c <memmove>:
    a69c:	2807883a 	mov	r3,r5
    a6a0:	2011883a 	mov	r8,r4
    a6a4:	29000c2e 	bgeu	r5,r4,a6d8 <memmove+0x3c>
    a6a8:	298f883a 	add	r7,r5,r6
    a6ac:	21c00a2e 	bgeu	r4,r7,a6d8 <memmove+0x3c>
    a6b0:	30000726 	beq	r6,zero,a6d0 <memmove+0x34>
    a6b4:	2187883a 	add	r3,r4,r6
    a6b8:	198dc83a 	sub	r6,r3,r6
    a6bc:	39ffffc4 	addi	r7,r7,-1
    a6c0:	38800003 	ldbu	r2,0(r7)
    a6c4:	18ffffc4 	addi	r3,r3,-1
    a6c8:	18800005 	stb	r2,0(r3)
    a6cc:	19bffb1e 	bne	r3,r6,a6bc <memmove+0x20>
    a6d0:	2005883a 	mov	r2,r4
    a6d4:	f800283a 	ret
    a6d8:	01c003c4 	movi	r7,15
    a6dc:	39800a36 	bltu	r7,r6,a708 <memmove+0x6c>
    a6e0:	303ffb26 	beq	r6,zero,a6d0 <memmove+0x34>
    a6e4:	400f883a 	mov	r7,r8
    a6e8:	320d883a 	add	r6,r6,r8
    a6ec:	28800003 	ldbu	r2,0(r5)
    a6f0:	29400044 	addi	r5,r5,1
    a6f4:	38800005 	stb	r2,0(r7)
    a6f8:	39c00044 	addi	r7,r7,1
    a6fc:	39bffb1e 	bne	r7,r6,a6ec <memmove+0x50>
    a700:	2005883a 	mov	r2,r4
    a704:	f800283a 	ret
    a708:	1904b03a 	or	r2,r3,r4
    a70c:	108000cc 	andi	r2,r2,3
    a710:	103ff31e 	bne	r2,zero,a6e0 <memmove+0x44>
    a714:	3811883a 	mov	r8,r7
    a718:	180b883a 	mov	r5,r3
    a71c:	200f883a 	mov	r7,r4
    a720:	28c00017 	ldw	r3,0(r5)
    a724:	31bffc04 	addi	r6,r6,-16
    a728:	38c00015 	stw	r3,0(r7)
    a72c:	28800117 	ldw	r2,4(r5)
    a730:	38800115 	stw	r2,4(r7)
    a734:	28c00217 	ldw	r3,8(r5)
    a738:	38c00215 	stw	r3,8(r7)
    a73c:	28800317 	ldw	r2,12(r5)
    a740:	29400404 	addi	r5,r5,16
    a744:	38800315 	stw	r2,12(r7)
    a748:	39c00404 	addi	r7,r7,16
    a74c:	41bff436 	bltu	r8,r6,a720 <memmove+0x84>
    a750:	008000c4 	movi	r2,3
    a754:	1180072e 	bgeu	r2,r6,a774 <memmove+0xd8>
    a758:	1007883a 	mov	r3,r2
    a75c:	28800017 	ldw	r2,0(r5)
    a760:	31bfff04 	addi	r6,r6,-4
    a764:	29400104 	addi	r5,r5,4
    a768:	38800015 	stw	r2,0(r7)
    a76c:	39c00104 	addi	r7,r7,4
    a770:	19bffa36 	bltu	r3,r6,a75c <memmove+0xc0>
    a774:	3811883a 	mov	r8,r7
    a778:	003fd906 	br	a6e0 <memmove+0x44>

0000a77c <_Bfree>:
    a77c:	28000826 	beq	r5,zero,a7a0 <_Bfree+0x24>
    a780:	28800117 	ldw	r2,4(r5)
    a784:	21001317 	ldw	r4,76(r4)
    a788:	1085883a 	add	r2,r2,r2
    a78c:	1085883a 	add	r2,r2,r2
    a790:	1105883a 	add	r2,r2,r4
    a794:	10c00017 	ldw	r3,0(r2)
    a798:	28c00015 	stw	r3,0(r5)
    a79c:	11400015 	stw	r5,0(r2)
    a7a0:	f800283a 	ret

0000a7a4 <__hi0bits>:
    a7a4:	20bfffec 	andhi	r2,r4,65535
    a7a8:	10001426 	beq	r2,zero,a7fc <__hi0bits+0x58>
    a7ac:	0007883a 	mov	r3,zero
    a7b0:	20bfc02c 	andhi	r2,r4,65280
    a7b4:	1000021e 	bne	r2,zero,a7c0 <__hi0bits+0x1c>
    a7b8:	2008923a 	slli	r4,r4,8
    a7bc:	18c00204 	addi	r3,r3,8
    a7c0:	20bc002c 	andhi	r2,r4,61440
    a7c4:	1000021e 	bne	r2,zero,a7d0 <__hi0bits+0x2c>
    a7c8:	2008913a 	slli	r4,r4,4
    a7cc:	18c00104 	addi	r3,r3,4
    a7d0:	20b0002c 	andhi	r2,r4,49152
    a7d4:	1000031e 	bne	r2,zero,a7e4 <__hi0bits+0x40>
    a7d8:	2105883a 	add	r2,r4,r4
    a7dc:	18c00084 	addi	r3,r3,2
    a7e0:	1089883a 	add	r4,r2,r2
    a7e4:	20000316 	blt	r4,zero,a7f4 <__hi0bits+0x50>
    a7e8:	2090002c 	andhi	r2,r4,16384
    a7ec:	10000626 	beq	r2,zero,a808 <__hi0bits+0x64>
    a7f0:	18c00044 	addi	r3,r3,1
    a7f4:	1805883a 	mov	r2,r3
    a7f8:	f800283a 	ret
    a7fc:	2008943a 	slli	r4,r4,16
    a800:	00c00404 	movi	r3,16
    a804:	003fea06 	br	a7b0 <__hi0bits+0xc>
    a808:	00c00804 	movi	r3,32
    a80c:	1805883a 	mov	r2,r3
    a810:	f800283a 	ret

0000a814 <__lo0bits>:
    a814:	20c00017 	ldw	r3,0(r4)
    a818:	188001cc 	andi	r2,r3,7
    a81c:	10000a26 	beq	r2,zero,a848 <__lo0bits+0x34>
    a820:	1880004c 	andi	r2,r3,1
    a824:	1005003a 	cmpeq	r2,r2,zero
    a828:	10002126 	beq	r2,zero,a8b0 <__lo0bits+0x9c>
    a82c:	1880008c 	andi	r2,r3,2
    a830:	1000251e 	bne	r2,zero,a8c8 <__lo0bits+0xb4>
    a834:	1804d0ba 	srli	r2,r3,2
    a838:	01400084 	movi	r5,2
    a83c:	20800015 	stw	r2,0(r4)
    a840:	2805883a 	mov	r2,r5
    a844:	f800283a 	ret
    a848:	18bfffcc 	andi	r2,r3,65535
    a84c:	10001526 	beq	r2,zero,a8a4 <__lo0bits+0x90>
    a850:	000b883a 	mov	r5,zero
    a854:	18803fcc 	andi	r2,r3,255
    a858:	1000021e 	bne	r2,zero,a864 <__lo0bits+0x50>
    a85c:	1806d23a 	srli	r3,r3,8
    a860:	29400204 	addi	r5,r5,8
    a864:	188003cc 	andi	r2,r3,15
    a868:	1000021e 	bne	r2,zero,a874 <__lo0bits+0x60>
    a86c:	1806d13a 	srli	r3,r3,4
    a870:	29400104 	addi	r5,r5,4
    a874:	188000cc 	andi	r2,r3,3
    a878:	1000021e 	bne	r2,zero,a884 <__lo0bits+0x70>
    a87c:	1806d0ba 	srli	r3,r3,2
    a880:	29400084 	addi	r5,r5,2
    a884:	1880004c 	andi	r2,r3,1
    a888:	1000031e 	bne	r2,zero,a898 <__lo0bits+0x84>
    a88c:	1806d07a 	srli	r3,r3,1
    a890:	18000a26 	beq	r3,zero,a8bc <__lo0bits+0xa8>
    a894:	29400044 	addi	r5,r5,1
    a898:	2805883a 	mov	r2,r5
    a89c:	20c00015 	stw	r3,0(r4)
    a8a0:	f800283a 	ret
    a8a4:	1806d43a 	srli	r3,r3,16
    a8a8:	01400404 	movi	r5,16
    a8ac:	003fe906 	br	a854 <__lo0bits+0x40>
    a8b0:	000b883a 	mov	r5,zero
    a8b4:	2805883a 	mov	r2,r5
    a8b8:	f800283a 	ret
    a8bc:	01400804 	movi	r5,32
    a8c0:	2805883a 	mov	r2,r5
    a8c4:	f800283a 	ret
    a8c8:	1804d07a 	srli	r2,r3,1
    a8cc:	01400044 	movi	r5,1
    a8d0:	20800015 	stw	r2,0(r4)
    a8d4:	003fda06 	br	a840 <__lo0bits+0x2c>

0000a8d8 <__mcmp>:
    a8d8:	20800417 	ldw	r2,16(r4)
    a8dc:	28c00417 	ldw	r3,16(r5)
    a8e0:	10cfc83a 	sub	r7,r2,r3
    a8e4:	38000c1e 	bne	r7,zero,a918 <__mcmp+0x40>
    a8e8:	18c5883a 	add	r2,r3,r3
    a8ec:	1085883a 	add	r2,r2,r2
    a8f0:	10c00504 	addi	r3,r2,20
    a8f4:	21000504 	addi	r4,r4,20
    a8f8:	28cb883a 	add	r5,r5,r3
    a8fc:	2085883a 	add	r2,r4,r2
    a900:	10bfff04 	addi	r2,r2,-4
    a904:	297fff04 	addi	r5,r5,-4
    a908:	11800017 	ldw	r6,0(r2)
    a90c:	28c00017 	ldw	r3,0(r5)
    a910:	30c0031e 	bne	r6,r3,a920 <__mcmp+0x48>
    a914:	20bffa36 	bltu	r4,r2,a900 <__mcmp+0x28>
    a918:	3805883a 	mov	r2,r7
    a91c:	f800283a 	ret
    a920:	30c00336 	bltu	r6,r3,a930 <__mcmp+0x58>
    a924:	01c00044 	movi	r7,1
    a928:	3805883a 	mov	r2,r7
    a92c:	f800283a 	ret
    a930:	01ffffc4 	movi	r7,-1
    a934:	003ff806 	br	a918 <__mcmp+0x40>

0000a938 <__ulp>:
    a938:	295ffc2c 	andhi	r5,r5,32752
    a93c:	013f3034 	movhi	r4,64704
    a940:	290b883a 	add	r5,r5,r4
    a944:	0145c83a 	sub	r2,zero,r5
    a948:	1007d53a 	srai	r3,r2,20
    a94c:	000d883a 	mov	r6,zero
    a950:	0140040e 	bge	zero,r5,a964 <__ulp+0x2c>
    a954:	280f883a 	mov	r7,r5
    a958:	3807883a 	mov	r3,r7
    a95c:	3005883a 	mov	r2,r6
    a960:	f800283a 	ret
    a964:	008004c4 	movi	r2,19
    a968:	193ffb04 	addi	r4,r3,-20
    a96c:	10c00c0e 	bge	r2,r3,a9a0 <__ulp+0x68>
    a970:	008007c4 	movi	r2,31
    a974:	1107c83a 	sub	r3,r2,r4
    a978:	00800784 	movi	r2,30
    a97c:	01400044 	movi	r5,1
    a980:	11000216 	blt	r2,r4,a98c <__ulp+0x54>
    a984:	00800044 	movi	r2,1
    a988:	10ca983a 	sll	r5,r2,r3
    a98c:	000f883a 	mov	r7,zero
    a990:	280d883a 	mov	r6,r5
    a994:	3807883a 	mov	r3,r7
    a998:	3005883a 	mov	r2,r6
    a99c:	f800283a 	ret
    a9a0:	00800234 	movhi	r2,8
    a9a4:	10cfd83a 	sra	r7,r2,r3
    a9a8:	000d883a 	mov	r6,zero
    a9ac:	3005883a 	mov	r2,r6
    a9b0:	3807883a 	mov	r3,r7
    a9b4:	f800283a 	ret

0000a9b8 <__b2d>:
    a9b8:	20800417 	ldw	r2,16(r4)
    a9bc:	defff904 	addi	sp,sp,-28
    a9c0:	dd000415 	stw	r20,16(sp)
    a9c4:	1085883a 	add	r2,r2,r2
    a9c8:	25000504 	addi	r20,r4,20
    a9cc:	1085883a 	add	r2,r2,r2
    a9d0:	dc000015 	stw	r16,0(sp)
    a9d4:	a0a1883a 	add	r16,r20,r2
    a9d8:	dd400515 	stw	r21,20(sp)
    a9dc:	857fff17 	ldw	r21,-4(r16)
    a9e0:	dc400115 	stw	r17,4(sp)
    a9e4:	dfc00615 	stw	ra,24(sp)
    a9e8:	a809883a 	mov	r4,r21
    a9ec:	2823883a 	mov	r17,r5
    a9f0:	dcc00315 	stw	r19,12(sp)
    a9f4:	dc800215 	stw	r18,8(sp)
    a9f8:	000a7a40 	call	a7a4 <__hi0bits>
    a9fc:	100b883a 	mov	r5,r2
    aa00:	00800804 	movi	r2,32
    aa04:	1145c83a 	sub	r2,r2,r5
    aa08:	88800015 	stw	r2,0(r17)
    aa0c:	00800284 	movi	r2,10
    aa10:	80ffff04 	addi	r3,r16,-4
    aa14:	11401416 	blt	r2,r5,aa68 <__b2d+0xb0>
    aa18:	008002c4 	movi	r2,11
    aa1c:	1149c83a 	sub	r4,r2,r5
    aa20:	a0c02736 	bltu	r20,r3,aac0 <__b2d+0x108>
    aa24:	000d883a 	mov	r6,zero
    aa28:	28800544 	addi	r2,r5,21
    aa2c:	a906d83a 	srl	r3,r21,r4
    aa30:	a884983a 	sll	r2,r21,r2
    aa34:	1ccffc34 	orhi	r19,r3,16368
    aa38:	11a4b03a 	or	r18,r2,r6
    aa3c:	9005883a 	mov	r2,r18
    aa40:	9807883a 	mov	r3,r19
    aa44:	dfc00617 	ldw	ra,24(sp)
    aa48:	dd400517 	ldw	r21,20(sp)
    aa4c:	dd000417 	ldw	r20,16(sp)
    aa50:	dcc00317 	ldw	r19,12(sp)
    aa54:	dc800217 	ldw	r18,8(sp)
    aa58:	dc400117 	ldw	r17,4(sp)
    aa5c:	dc000017 	ldw	r16,0(sp)
    aa60:	dec00704 	addi	sp,sp,28
    aa64:	f800283a 	ret
    aa68:	a0c00e36 	bltu	r20,r3,aaa4 <__b2d+0xec>
    aa6c:	293ffd44 	addi	r4,r5,-11
    aa70:	000d883a 	mov	r6,zero
    aa74:	20000f26 	beq	r4,zero,aab4 <__b2d+0xfc>
    aa78:	00800804 	movi	r2,32
    aa7c:	110bc83a 	sub	r5,r2,r4
    aa80:	a0c01236 	bltu	r20,r3,aacc <__b2d+0x114>
    aa84:	000f883a 	mov	r7,zero
    aa88:	a904983a 	sll	r2,r21,r4
    aa8c:	3146d83a 	srl	r3,r6,r5
    aa90:	3108983a 	sll	r4,r6,r4
    aa94:	108ffc34 	orhi	r2,r2,16368
    aa98:	18a6b03a 	or	r19,r3,r2
    aa9c:	3924b03a 	or	r18,r7,r4
    aaa0:	003fe606 	br	aa3c <__b2d+0x84>
    aaa4:	293ffd44 	addi	r4,r5,-11
    aaa8:	81bffe17 	ldw	r6,-8(r16)
    aaac:	80fffe04 	addi	r3,r16,-8
    aab0:	203ff11e 	bne	r4,zero,aa78 <__b2d+0xc0>
    aab4:	accffc34 	orhi	r19,r21,16368
    aab8:	3025883a 	mov	r18,r6
    aabc:	003fdf06 	br	aa3c <__b2d+0x84>
    aac0:	18bfff17 	ldw	r2,-4(r3)
    aac4:	110cd83a 	srl	r6,r2,r4
    aac8:	003fd706 	br	aa28 <__b2d+0x70>
    aacc:	18bfff17 	ldw	r2,-4(r3)
    aad0:	114ed83a 	srl	r7,r2,r5
    aad4:	003fec06 	br	aa88 <__b2d+0xd0>

0000aad8 <__ratio>:
    aad8:	defff904 	addi	sp,sp,-28
    aadc:	dc400215 	stw	r17,8(sp)
    aae0:	2823883a 	mov	r17,r5
    aae4:	d80b883a 	mov	r5,sp
    aae8:	dfc00615 	stw	ra,24(sp)
    aaec:	dd000515 	stw	r20,20(sp)
    aaf0:	dcc00415 	stw	r19,16(sp)
    aaf4:	dc800315 	stw	r18,12(sp)
    aaf8:	2025883a 	mov	r18,r4
    aafc:	000a9b80 	call	a9b8 <__b2d>
    ab00:	8809883a 	mov	r4,r17
    ab04:	d9400104 	addi	r5,sp,4
    ab08:	1027883a 	mov	r19,r2
    ab0c:	1829883a 	mov	r20,r3
    ab10:	000a9b80 	call	a9b8 <__b2d>
    ab14:	89000417 	ldw	r4,16(r17)
    ab18:	91c00417 	ldw	r7,16(r18)
    ab1c:	d9800117 	ldw	r6,4(sp)
    ab20:	180b883a 	mov	r5,r3
    ab24:	390fc83a 	sub	r7,r7,r4
    ab28:	1009883a 	mov	r4,r2
    ab2c:	d8800017 	ldw	r2,0(sp)
    ab30:	380e917a 	slli	r7,r7,5
    ab34:	2011883a 	mov	r8,r4
    ab38:	1185c83a 	sub	r2,r2,r6
    ab3c:	11c5883a 	add	r2,r2,r7
    ab40:	1006953a 	slli	r3,r2,20
    ab44:	2813883a 	mov	r9,r5
    ab48:	00800d0e 	bge	zero,r2,ab80 <__ratio+0xa8>
    ab4c:	1d29883a 	add	r20,r3,r20
    ab50:	a00b883a 	mov	r5,r20
    ab54:	480f883a 	mov	r7,r9
    ab58:	9809883a 	mov	r4,r19
    ab5c:	400d883a 	mov	r6,r8
    ab60:	000d9a80 	call	d9a8 <__divdf3>
    ab64:	dfc00617 	ldw	ra,24(sp)
    ab68:	dd000517 	ldw	r20,20(sp)
    ab6c:	dcc00417 	ldw	r19,16(sp)
    ab70:	dc800317 	ldw	r18,12(sp)
    ab74:	dc400217 	ldw	r17,8(sp)
    ab78:	dec00704 	addi	sp,sp,28
    ab7c:	f800283a 	ret
    ab80:	28d3c83a 	sub	r9,r5,r3
    ab84:	003ff206 	br	ab50 <__ratio+0x78>

0000ab88 <_mprec_log10>:
    ab88:	defffe04 	addi	sp,sp,-8
    ab8c:	008005c4 	movi	r2,23
    ab90:	dc000015 	stw	r16,0(sp)
    ab94:	dfc00115 	stw	ra,4(sp)
    ab98:	2021883a 	mov	r16,r4
    ab9c:	11000c16 	blt	r2,r4,abd0 <_mprec_log10+0x48>
    aba0:	200490fa 	slli	r2,r4,3
    aba4:	00c20034 	movhi	r3,2048
    aba8:	18c05404 	addi	r3,r3,336
    abac:	10c5883a 	add	r2,r2,r3
    abb0:	12400117 	ldw	r9,4(r2)
    abb4:	12000017 	ldw	r8,0(r2)
    abb8:	4807883a 	mov	r3,r9
    abbc:	4005883a 	mov	r2,r8
    abc0:	dfc00117 	ldw	ra,4(sp)
    abc4:	dc000017 	ldw	r16,0(sp)
    abc8:	dec00204 	addi	sp,sp,8
    abcc:	f800283a 	ret
    abd0:	0011883a 	mov	r8,zero
    abd4:	024ffc34 	movhi	r9,16368
    abd8:	0005883a 	mov	r2,zero
    abdc:	00d00934 	movhi	r3,16420
    abe0:	480b883a 	mov	r5,r9
    abe4:	4009883a 	mov	r4,r8
    abe8:	180f883a 	mov	r7,r3
    abec:	100d883a 	mov	r6,r2
    abf0:	000d5e40 	call	d5e4 <__muldf3>
    abf4:	843fffc4 	addi	r16,r16,-1
    abf8:	1011883a 	mov	r8,r2
    abfc:	1813883a 	mov	r9,r3
    ac00:	803ff51e 	bne	r16,zero,abd8 <_mprec_log10+0x50>
    ac04:	4005883a 	mov	r2,r8
    ac08:	4807883a 	mov	r3,r9
    ac0c:	dfc00117 	ldw	ra,4(sp)
    ac10:	dc000017 	ldw	r16,0(sp)
    ac14:	dec00204 	addi	sp,sp,8
    ac18:	f800283a 	ret

0000ac1c <__copybits>:
    ac1c:	297fffc4 	addi	r5,r5,-1
    ac20:	30800417 	ldw	r2,16(r6)
    ac24:	280bd17a 	srai	r5,r5,5
    ac28:	31800504 	addi	r6,r6,20
    ac2c:	1085883a 	add	r2,r2,r2
    ac30:	294b883a 	add	r5,r5,r5
    ac34:	294b883a 	add	r5,r5,r5
    ac38:	1085883a 	add	r2,r2,r2
    ac3c:	290b883a 	add	r5,r5,r4
    ac40:	3087883a 	add	r3,r6,r2
    ac44:	29400104 	addi	r5,r5,4
    ac48:	30c0052e 	bgeu	r6,r3,ac60 <__copybits+0x44>
    ac4c:	30800017 	ldw	r2,0(r6)
    ac50:	31800104 	addi	r6,r6,4
    ac54:	20800015 	stw	r2,0(r4)
    ac58:	21000104 	addi	r4,r4,4
    ac5c:	30fffb36 	bltu	r6,r3,ac4c <__copybits+0x30>
    ac60:	2140032e 	bgeu	r4,r5,ac70 <__copybits+0x54>
    ac64:	20000015 	stw	zero,0(r4)
    ac68:	21000104 	addi	r4,r4,4
    ac6c:	217ffd36 	bltu	r4,r5,ac64 <__copybits+0x48>
    ac70:	f800283a 	ret

0000ac74 <__any_on>:
    ac74:	20800417 	ldw	r2,16(r4)
    ac78:	2807d17a 	srai	r3,r5,5
    ac7c:	21000504 	addi	r4,r4,20
    ac80:	10c00d0e 	bge	r2,r3,acb8 <__any_on+0x44>
    ac84:	1085883a 	add	r2,r2,r2
    ac88:	1085883a 	add	r2,r2,r2
    ac8c:	208d883a 	add	r6,r4,r2
    ac90:	2180182e 	bgeu	r4,r6,acf4 <__any_on+0x80>
    ac94:	30bfff17 	ldw	r2,-4(r6)
    ac98:	30ffff04 	addi	r3,r6,-4
    ac9c:	1000041e 	bne	r2,zero,acb0 <__any_on+0x3c>
    aca0:	20c0142e 	bgeu	r4,r3,acf4 <__any_on+0x80>
    aca4:	18ffff04 	addi	r3,r3,-4
    aca8:	18800017 	ldw	r2,0(r3)
    acac:	103ffc26 	beq	r2,zero,aca0 <__any_on+0x2c>
    acb0:	00800044 	movi	r2,1
    acb4:	f800283a 	ret
    acb8:	18800a0e 	bge	r3,r2,ace4 <__any_on+0x70>
    acbc:	294007cc 	andi	r5,r5,31
    acc0:	28000826 	beq	r5,zero,ace4 <__any_on+0x70>
    acc4:	18c5883a 	add	r2,r3,r3
    acc8:	1085883a 	add	r2,r2,r2
    accc:	208d883a 	add	r6,r4,r2
    acd0:	30c00017 	ldw	r3,0(r6)
    acd4:	1944d83a 	srl	r2,r3,r5
    acd8:	1144983a 	sll	r2,r2,r5
    acdc:	18bff41e 	bne	r3,r2,acb0 <__any_on+0x3c>
    ace0:	003feb06 	br	ac90 <__any_on+0x1c>
    ace4:	18c5883a 	add	r2,r3,r3
    ace8:	1085883a 	add	r2,r2,r2
    acec:	208d883a 	add	r6,r4,r2
    acf0:	003fe706 	br	ac90 <__any_on+0x1c>
    acf4:	0005883a 	mov	r2,zero
    acf8:	f800283a 	ret

0000acfc <_Balloc>:
    acfc:	20c01317 	ldw	r3,76(r4)
    ad00:	defffb04 	addi	sp,sp,-20
    ad04:	dcc00315 	stw	r19,12(sp)
    ad08:	dc800215 	stw	r18,8(sp)
    ad0c:	dfc00415 	stw	ra,16(sp)
    ad10:	2825883a 	mov	r18,r5
    ad14:	dc400115 	stw	r17,4(sp)
    ad18:	dc000015 	stw	r16,0(sp)
    ad1c:	2027883a 	mov	r19,r4
    ad20:	01800404 	movi	r6,16
    ad24:	01400104 	movi	r5,4
    ad28:	18001726 	beq	r3,zero,ad88 <_Balloc+0x8c>
    ad2c:	01400044 	movi	r5,1
    ad30:	9485883a 	add	r2,r18,r18
    ad34:	2ca2983a 	sll	r17,r5,r18
    ad38:	1085883a 	add	r2,r2,r2
    ad3c:	10c7883a 	add	r3,r2,r3
    ad40:	1c000017 	ldw	r16,0(r3)
    ad44:	8c4d883a 	add	r6,r17,r17
    ad48:	318d883a 	add	r6,r6,r6
    ad4c:	9809883a 	mov	r4,r19
    ad50:	31800504 	addi	r6,r6,20
    ad54:	80001226 	beq	r16,zero,ada0 <_Balloc+0xa4>
    ad58:	80800017 	ldw	r2,0(r16)
    ad5c:	18800015 	stw	r2,0(r3)
    ad60:	80000415 	stw	zero,16(r16)
    ad64:	80000315 	stw	zero,12(r16)
    ad68:	8005883a 	mov	r2,r16
    ad6c:	dfc00417 	ldw	ra,16(sp)
    ad70:	dcc00317 	ldw	r19,12(sp)
    ad74:	dc800217 	ldw	r18,8(sp)
    ad78:	dc400117 	ldw	r17,4(sp)
    ad7c:	dc000017 	ldw	r16,0(sp)
    ad80:	dec00504 	addi	sp,sp,20
    ad84:	f800283a 	ret
    ad88:	000c1380 	call	c138 <_calloc_r>
    ad8c:	1007883a 	mov	r3,r2
    ad90:	0021883a 	mov	r16,zero
    ad94:	98801315 	stw	r2,76(r19)
    ad98:	103fe41e 	bne	r2,zero,ad2c <_Balloc+0x30>
    ad9c:	003ff206 	br	ad68 <_Balloc+0x6c>
    ada0:	000c1380 	call	c138 <_calloc_r>
    ada4:	103ff026 	beq	r2,zero,ad68 <_Balloc+0x6c>
    ada8:	1021883a 	mov	r16,r2
    adac:	14800115 	stw	r18,4(r2)
    adb0:	14400215 	stw	r17,8(r2)
    adb4:	003fea06 	br	ad60 <_Balloc+0x64>

0000adb8 <__d2b>:
    adb8:	defff504 	addi	sp,sp,-44
    adbc:	dcc00515 	stw	r19,20(sp)
    adc0:	04c00044 	movi	r19,1
    adc4:	dc000215 	stw	r16,8(sp)
    adc8:	2821883a 	mov	r16,r5
    adcc:	980b883a 	mov	r5,r19
    add0:	ddc00915 	stw	r23,36(sp)
    add4:	dd800815 	stw	r22,32(sp)
    add8:	dd400715 	stw	r21,28(sp)
    addc:	dd000615 	stw	r20,24(sp)
    ade0:	dc800415 	stw	r18,16(sp)
    ade4:	dc400315 	stw	r17,12(sp)
    ade8:	dfc00a15 	stw	ra,40(sp)
    adec:	3023883a 	mov	r17,r6
    adf0:	382d883a 	mov	r22,r7
    adf4:	ddc00b17 	ldw	r23,44(sp)
    adf8:	000acfc0 	call	acfc <_Balloc>
    adfc:	1025883a 	mov	r18,r2
    ae00:	00a00034 	movhi	r2,32768
    ae04:	10bfffc4 	addi	r2,r2,-1
    ae08:	8888703a 	and	r4,r17,r2
    ae0c:	202ad53a 	srli	r21,r4,20
    ae10:	00800434 	movhi	r2,16
    ae14:	10bfffc4 	addi	r2,r2,-1
    ae18:	8886703a 	and	r3,r17,r2
    ae1c:	a829003a 	cmpeq	r20,r21,zero
    ae20:	800b883a 	mov	r5,r16
    ae24:	d8c00115 	stw	r3,4(sp)
    ae28:	94000504 	addi	r16,r18,20
    ae2c:	a000021e 	bne	r20,zero,ae38 <__d2b+0x80>
    ae30:	18c00434 	orhi	r3,r3,16
    ae34:	d8c00115 	stw	r3,4(sp)
    ae38:	28002726 	beq	r5,zero,aed8 <__d2b+0x120>
    ae3c:	d809883a 	mov	r4,sp
    ae40:	d9400015 	stw	r5,0(sp)
    ae44:	000a8140 	call	a814 <__lo0bits>
    ae48:	100d883a 	mov	r6,r2
    ae4c:	10003526 	beq	r2,zero,af24 <__d2b+0x16c>
    ae50:	d8c00117 	ldw	r3,4(sp)
    ae54:	00800804 	movi	r2,32
    ae58:	1185c83a 	sub	r2,r2,r6
    ae5c:	d9000017 	ldw	r4,0(sp)
    ae60:	1886983a 	sll	r3,r3,r2
    ae64:	1906b03a 	or	r3,r3,r4
    ae68:	90c00515 	stw	r3,20(r18)
    ae6c:	d8c00117 	ldw	r3,4(sp)
    ae70:	1986d83a 	srl	r3,r3,r6
    ae74:	d8c00115 	stw	r3,4(sp)
    ae78:	180b003a 	cmpeq	r5,r3,zero
    ae7c:	00800084 	movi	r2,2
    ae80:	114bc83a 	sub	r5,r2,r5
    ae84:	80c00115 	stw	r3,4(r16)
    ae88:	91400415 	stw	r5,16(r18)
    ae8c:	a0001a1e 	bne	r20,zero,aef8 <__d2b+0x140>
    ae90:	3545883a 	add	r2,r6,r21
    ae94:	10bef344 	addi	r2,r2,-1075
    ae98:	00c00d44 	movi	r3,53
    ae9c:	b0800015 	stw	r2,0(r22)
    aea0:	1987c83a 	sub	r3,r3,r6
    aea4:	b8c00015 	stw	r3,0(r23)
    aea8:	9005883a 	mov	r2,r18
    aeac:	dfc00a17 	ldw	ra,40(sp)
    aeb0:	ddc00917 	ldw	r23,36(sp)
    aeb4:	dd800817 	ldw	r22,32(sp)
    aeb8:	dd400717 	ldw	r21,28(sp)
    aebc:	dd000617 	ldw	r20,24(sp)
    aec0:	dcc00517 	ldw	r19,20(sp)
    aec4:	dc800417 	ldw	r18,16(sp)
    aec8:	dc400317 	ldw	r17,12(sp)
    aecc:	dc000217 	ldw	r16,8(sp)
    aed0:	dec00b04 	addi	sp,sp,44
    aed4:	f800283a 	ret
    aed8:	d9000104 	addi	r4,sp,4
    aedc:	000a8140 	call	a814 <__lo0bits>
    aee0:	11800804 	addi	r6,r2,32
    aee4:	d8800117 	ldw	r2,4(sp)
    aee8:	94c00415 	stw	r19,16(r18)
    aeec:	980b883a 	mov	r5,r19
    aef0:	90800515 	stw	r2,20(r18)
    aef4:	a03fe626 	beq	r20,zero,ae90 <__d2b+0xd8>
    aef8:	2945883a 	add	r2,r5,r5
    aefc:	1085883a 	add	r2,r2,r2
    af00:	1405883a 	add	r2,r2,r16
    af04:	113fff17 	ldw	r4,-4(r2)
    af08:	30fef384 	addi	r3,r6,-1074
    af0c:	2820917a 	slli	r16,r5,5
    af10:	b0c00015 	stw	r3,0(r22)
    af14:	000a7a40 	call	a7a4 <__hi0bits>
    af18:	80a1c83a 	sub	r16,r16,r2
    af1c:	bc000015 	stw	r16,0(r23)
    af20:	003fe106 	br	aea8 <__d2b+0xf0>
    af24:	d8800017 	ldw	r2,0(sp)
    af28:	90800515 	stw	r2,20(r18)
    af2c:	d8c00117 	ldw	r3,4(sp)
    af30:	003fd106 	br	ae78 <__d2b+0xc0>

0000af34 <__mdiff>:
    af34:	defffb04 	addi	sp,sp,-20
    af38:	dc000015 	stw	r16,0(sp)
    af3c:	2821883a 	mov	r16,r5
    af40:	dc800215 	stw	r18,8(sp)
    af44:	300b883a 	mov	r5,r6
    af48:	2025883a 	mov	r18,r4
    af4c:	8009883a 	mov	r4,r16
    af50:	dc400115 	stw	r17,4(sp)
    af54:	dfc00415 	stw	ra,16(sp)
    af58:	dcc00315 	stw	r19,12(sp)
    af5c:	3023883a 	mov	r17,r6
    af60:	000a8d80 	call	a8d8 <__mcmp>
    af64:	10004226 	beq	r2,zero,b070 <__mdiff+0x13c>
    af68:	10005016 	blt	r2,zero,b0ac <__mdiff+0x178>
    af6c:	0027883a 	mov	r19,zero
    af70:	81400117 	ldw	r5,4(r16)
    af74:	9009883a 	mov	r4,r18
    af78:	000acfc0 	call	acfc <_Balloc>
    af7c:	1019883a 	mov	r12,r2
    af80:	82800417 	ldw	r10,16(r16)
    af84:	88800417 	ldw	r2,16(r17)
    af88:	81800504 	addi	r6,r16,20
    af8c:	5287883a 	add	r3,r10,r10
    af90:	1085883a 	add	r2,r2,r2
    af94:	18c7883a 	add	r3,r3,r3
    af98:	1085883a 	add	r2,r2,r2
    af9c:	8a000504 	addi	r8,r17,20
    afa0:	64c00315 	stw	r19,12(r12)
    afa4:	30db883a 	add	r13,r6,r3
    afa8:	4097883a 	add	r11,r8,r2
    afac:	61c00504 	addi	r7,r12,20
    afb0:	0013883a 	mov	r9,zero
    afb4:	31000017 	ldw	r4,0(r6)
    afb8:	41400017 	ldw	r5,0(r8)
    afbc:	42000104 	addi	r8,r8,4
    afc0:	20bfffcc 	andi	r2,r4,65535
    afc4:	28ffffcc 	andi	r3,r5,65535
    afc8:	10c5c83a 	sub	r2,r2,r3
    afcc:	1245883a 	add	r2,r2,r9
    afd0:	2008d43a 	srli	r4,r4,16
    afd4:	280ad43a 	srli	r5,r5,16
    afd8:	1007d43a 	srai	r3,r2,16
    afdc:	3880000d 	sth	r2,0(r7)
    afe0:	2149c83a 	sub	r4,r4,r5
    afe4:	20c9883a 	add	r4,r4,r3
    afe8:	3900008d 	sth	r4,2(r7)
    afec:	31800104 	addi	r6,r6,4
    aff0:	39c00104 	addi	r7,r7,4
    aff4:	2013d43a 	srai	r9,r4,16
    aff8:	42ffee36 	bltu	r8,r11,afb4 <__mdiff+0x80>
    affc:	33400c2e 	bgeu	r6,r13,b030 <__mdiff+0xfc>
    b000:	30800017 	ldw	r2,0(r6)
    b004:	31800104 	addi	r6,r6,4
    b008:	10ffffcc 	andi	r3,r2,65535
    b00c:	1a47883a 	add	r3,r3,r9
    b010:	1004d43a 	srli	r2,r2,16
    b014:	1809d43a 	srai	r4,r3,16
    b018:	38c0000d 	sth	r3,0(r7)
    b01c:	1105883a 	add	r2,r2,r4
    b020:	3880008d 	sth	r2,2(r7)
    b024:	1013d43a 	srai	r9,r2,16
    b028:	39c00104 	addi	r7,r7,4
    b02c:	337ff436 	bltu	r6,r13,b000 <__mdiff+0xcc>
    b030:	38bfff17 	ldw	r2,-4(r7)
    b034:	38ffff04 	addi	r3,r7,-4
    b038:	1000041e 	bne	r2,zero,b04c <__mdiff+0x118>
    b03c:	18ffff04 	addi	r3,r3,-4
    b040:	18800017 	ldw	r2,0(r3)
    b044:	52bfffc4 	addi	r10,r10,-1
    b048:	103ffc26 	beq	r2,zero,b03c <__mdiff+0x108>
    b04c:	6005883a 	mov	r2,r12
    b050:	62800415 	stw	r10,16(r12)
    b054:	dfc00417 	ldw	ra,16(sp)
    b058:	dcc00317 	ldw	r19,12(sp)
    b05c:	dc800217 	ldw	r18,8(sp)
    b060:	dc400117 	ldw	r17,4(sp)
    b064:	dc000017 	ldw	r16,0(sp)
    b068:	dec00504 	addi	sp,sp,20
    b06c:	f800283a 	ret
    b070:	9009883a 	mov	r4,r18
    b074:	000b883a 	mov	r5,zero
    b078:	000acfc0 	call	acfc <_Balloc>
    b07c:	1019883a 	mov	r12,r2
    b080:	00800044 	movi	r2,1
    b084:	60800415 	stw	r2,16(r12)
    b088:	6005883a 	mov	r2,r12
    b08c:	60000515 	stw	zero,20(r12)
    b090:	dfc00417 	ldw	ra,16(sp)
    b094:	dcc00317 	ldw	r19,12(sp)
    b098:	dc800217 	ldw	r18,8(sp)
    b09c:	dc400117 	ldw	r17,4(sp)
    b0a0:	dc000017 	ldw	r16,0(sp)
    b0a4:	dec00504 	addi	sp,sp,20
    b0a8:	f800283a 	ret
    b0ac:	880d883a 	mov	r6,r17
    b0b0:	04c00044 	movi	r19,1
    b0b4:	8023883a 	mov	r17,r16
    b0b8:	3021883a 	mov	r16,r6
    b0bc:	003fac06 	br	af70 <__mdiff+0x3c>

0000b0c0 <__lshift>:
    b0c0:	defff904 	addi	sp,sp,-28
    b0c4:	28800417 	ldw	r2,16(r5)
    b0c8:	dc000015 	stw	r16,0(sp)
    b0cc:	3021d17a 	srai	r16,r6,5
    b0d0:	28c00217 	ldw	r3,8(r5)
    b0d4:	10800044 	addi	r2,r2,1
    b0d8:	dc400115 	stw	r17,4(sp)
    b0dc:	80a3883a 	add	r17,r16,r2
    b0e0:	dd400515 	stw	r21,20(sp)
    b0e4:	dd000415 	stw	r20,16(sp)
    b0e8:	dc800215 	stw	r18,8(sp)
    b0ec:	dfc00615 	stw	ra,24(sp)
    b0f0:	2825883a 	mov	r18,r5
    b0f4:	dcc00315 	stw	r19,12(sp)
    b0f8:	3029883a 	mov	r20,r6
    b0fc:	202b883a 	mov	r21,r4
    b100:	29400117 	ldw	r5,4(r5)
    b104:	1c40030e 	bge	r3,r17,b114 <__lshift+0x54>
    b108:	18c7883a 	add	r3,r3,r3
    b10c:	29400044 	addi	r5,r5,1
    b110:	1c7ffd16 	blt	r3,r17,b108 <__lshift+0x48>
    b114:	a809883a 	mov	r4,r21
    b118:	000acfc0 	call	acfc <_Balloc>
    b11c:	1027883a 	mov	r19,r2
    b120:	11400504 	addi	r5,r2,20
    b124:	0400090e 	bge	zero,r16,b14c <__lshift+0x8c>
    b128:	2805883a 	mov	r2,r5
    b12c:	0007883a 	mov	r3,zero
    b130:	18c00044 	addi	r3,r3,1
    b134:	10000015 	stw	zero,0(r2)
    b138:	10800104 	addi	r2,r2,4
    b13c:	80fffc1e 	bne	r16,r3,b130 <__lshift+0x70>
    b140:	8405883a 	add	r2,r16,r16
    b144:	1085883a 	add	r2,r2,r2
    b148:	288b883a 	add	r5,r5,r2
    b14c:	90800417 	ldw	r2,16(r18)
    b150:	91000504 	addi	r4,r18,20
    b154:	a18007cc 	andi	r6,r20,31
    b158:	1085883a 	add	r2,r2,r2
    b15c:	1085883a 	add	r2,r2,r2
    b160:	208f883a 	add	r7,r4,r2
    b164:	30001e26 	beq	r6,zero,b1e0 <__lshift+0x120>
    b168:	00800804 	movi	r2,32
    b16c:	1191c83a 	sub	r8,r2,r6
    b170:	0007883a 	mov	r3,zero
    b174:	20800017 	ldw	r2,0(r4)
    b178:	1184983a 	sll	r2,r2,r6
    b17c:	1884b03a 	or	r2,r3,r2
    b180:	28800015 	stw	r2,0(r5)
    b184:	20c00017 	ldw	r3,0(r4)
    b188:	21000104 	addi	r4,r4,4
    b18c:	29400104 	addi	r5,r5,4
    b190:	1a06d83a 	srl	r3,r3,r8
    b194:	21fff736 	bltu	r4,r7,b174 <__lshift+0xb4>
    b198:	28c00015 	stw	r3,0(r5)
    b19c:	18000126 	beq	r3,zero,b1a4 <__lshift+0xe4>
    b1a0:	8c400044 	addi	r17,r17,1
    b1a4:	88bfffc4 	addi	r2,r17,-1
    b1a8:	98800415 	stw	r2,16(r19)
    b1ac:	a809883a 	mov	r4,r21
    b1b0:	900b883a 	mov	r5,r18
    b1b4:	000a77c0 	call	a77c <_Bfree>
    b1b8:	9805883a 	mov	r2,r19
    b1bc:	dfc00617 	ldw	ra,24(sp)
    b1c0:	dd400517 	ldw	r21,20(sp)
    b1c4:	dd000417 	ldw	r20,16(sp)
    b1c8:	dcc00317 	ldw	r19,12(sp)
    b1cc:	dc800217 	ldw	r18,8(sp)
    b1d0:	dc400117 	ldw	r17,4(sp)
    b1d4:	dc000017 	ldw	r16,0(sp)
    b1d8:	dec00704 	addi	sp,sp,28
    b1dc:	f800283a 	ret
    b1e0:	20800017 	ldw	r2,0(r4)
    b1e4:	21000104 	addi	r4,r4,4
    b1e8:	28800015 	stw	r2,0(r5)
    b1ec:	29400104 	addi	r5,r5,4
    b1f0:	21ffec2e 	bgeu	r4,r7,b1a4 <__lshift+0xe4>
    b1f4:	20800017 	ldw	r2,0(r4)
    b1f8:	21000104 	addi	r4,r4,4
    b1fc:	28800015 	stw	r2,0(r5)
    b200:	29400104 	addi	r5,r5,4
    b204:	21fff636 	bltu	r4,r7,b1e0 <__lshift+0x120>
    b208:	003fe606 	br	b1a4 <__lshift+0xe4>

0000b20c <__multiply>:
    b20c:	defff904 	addi	sp,sp,-28
    b210:	dcc00315 	stw	r19,12(sp)
    b214:	dc800215 	stw	r18,8(sp)
    b218:	2cc00417 	ldw	r19,16(r5)
    b21c:	34800417 	ldw	r18,16(r6)
    b220:	dd000415 	stw	r20,16(sp)
    b224:	dc400115 	stw	r17,4(sp)
    b228:	dfc00615 	stw	ra,24(sp)
    b22c:	dd400515 	stw	r21,20(sp)
    b230:	dc000015 	stw	r16,0(sp)
    b234:	2823883a 	mov	r17,r5
    b238:	3029883a 	mov	r20,r6
    b23c:	9c80040e 	bge	r19,r18,b250 <__multiply+0x44>
    b240:	9027883a 	mov	r19,r18
    b244:	2c800417 	ldw	r18,16(r5)
    b248:	2829883a 	mov	r20,r5
    b24c:	3023883a 	mov	r17,r6
    b250:	88800217 	ldw	r2,8(r17)
    b254:	9ca1883a 	add	r16,r19,r18
    b258:	89400117 	ldw	r5,4(r17)
    b25c:	1400010e 	bge	r2,r16,b264 <__multiply+0x58>
    b260:	29400044 	addi	r5,r5,1
    b264:	000acfc0 	call	acfc <_Balloc>
    b268:	102b883a 	mov	r21,r2
    b26c:	8405883a 	add	r2,r16,r16
    b270:	1085883a 	add	r2,r2,r2
    b274:	a9000504 	addi	r4,r21,20
    b278:	209d883a 	add	r14,r4,r2
    b27c:	2380042e 	bgeu	r4,r14,b290 <__multiply+0x84>
    b280:	2005883a 	mov	r2,r4
    b284:	10000015 	stw	zero,0(r2)
    b288:	10800104 	addi	r2,r2,4
    b28c:	13bffd36 	bltu	r2,r14,b284 <__multiply+0x78>
    b290:	9485883a 	add	r2,r18,r18
    b294:	9cc7883a 	add	r3,r19,r19
    b298:	a1800504 	addi	r6,r20,20
    b29c:	1085883a 	add	r2,r2,r2
    b2a0:	8b400504 	addi	r13,r17,20
    b2a4:	18c7883a 	add	r3,r3,r3
    b2a8:	309f883a 	add	r15,r6,r2
    b2ac:	68d7883a 	add	r11,r13,r3
    b2b0:	33c03b2e 	bgeu	r6,r15,b3a0 <__multiply+0x194>
    b2b4:	2019883a 	mov	r12,r4
    b2b8:	30800017 	ldw	r2,0(r6)
    b2bc:	127fffcc 	andi	r9,r2,65535
    b2c0:	48001826 	beq	r9,zero,b324 <__multiply+0x118>
    b2c4:	6811883a 	mov	r8,r13
    b2c8:	600f883a 	mov	r7,r12
    b2cc:	0015883a 	mov	r10,zero
    b2d0:	40c00017 	ldw	r3,0(r8)
    b2d4:	39400017 	ldw	r5,0(r7)
    b2d8:	42000104 	addi	r8,r8,4
    b2dc:	193fffcc 	andi	r4,r3,65535
    b2e0:	4909383a 	mul	r4,r9,r4
    b2e4:	1806d43a 	srli	r3,r3,16
    b2e8:	28bfffcc 	andi	r2,r5,65535
    b2ec:	5085883a 	add	r2,r10,r2
    b2f0:	2089883a 	add	r4,r4,r2
    b2f4:	48c7383a 	mul	r3,r9,r3
    b2f8:	280ad43a 	srli	r5,r5,16
    b2fc:	2004d43a 	srli	r2,r4,16
    b300:	3900000d 	sth	r4,0(r7)
    b304:	1947883a 	add	r3,r3,r5
    b308:	10c5883a 	add	r2,r2,r3
    b30c:	3880008d 	sth	r2,2(r7)
    b310:	1014d43a 	srli	r10,r2,16
    b314:	39c00104 	addi	r7,r7,4
    b318:	42ffed36 	bltu	r8,r11,b2d0 <__multiply+0xc4>
    b31c:	3a800015 	stw	r10,0(r7)
    b320:	30800017 	ldw	r2,0(r6)
    b324:	1012d43a 	srli	r9,r2,16
    b328:	48001926 	beq	r9,zero,b390 <__multiply+0x184>
    b32c:	60800017 	ldw	r2,0(r12)
    b330:	6811883a 	mov	r8,r13
    b334:	600f883a 	mov	r7,r12
    b338:	0015883a 	mov	r10,zero
    b33c:	100b883a 	mov	r5,r2
    b340:	41000017 	ldw	r4,0(r8)
    b344:	2806d43a 	srli	r3,r5,16
    b348:	3880000d 	sth	r2,0(r7)
    b34c:	20bfffcc 	andi	r2,r4,65535
    b350:	4885383a 	mul	r2,r9,r2
    b354:	50c7883a 	add	r3,r10,r3
    b358:	2008d43a 	srli	r4,r4,16
    b35c:	10c5883a 	add	r2,r2,r3
    b360:	3880008d 	sth	r2,2(r7)
    b364:	39c00104 	addi	r7,r7,4
    b368:	39400017 	ldw	r5,0(r7)
    b36c:	4909383a 	mul	r4,r9,r4
    b370:	1004d43a 	srli	r2,r2,16
    b374:	28ffffcc 	andi	r3,r5,65535
    b378:	20c9883a 	add	r4,r4,r3
    b37c:	1105883a 	add	r2,r2,r4
    b380:	42000104 	addi	r8,r8,4
    b384:	1014d43a 	srli	r10,r2,16
    b388:	42ffed36 	bltu	r8,r11,b340 <__multiply+0x134>
    b38c:	38800015 	stw	r2,0(r7)
    b390:	31800104 	addi	r6,r6,4
    b394:	33c0022e 	bgeu	r6,r15,b3a0 <__multiply+0x194>
    b398:	63000104 	addi	r12,r12,4
    b39c:	003fc606 	br	b2b8 <__multiply+0xac>
    b3a0:	0400090e 	bge	zero,r16,b3c8 <__multiply+0x1bc>
    b3a4:	70bfff17 	ldw	r2,-4(r14)
    b3a8:	70ffff04 	addi	r3,r14,-4
    b3ac:	10000326 	beq	r2,zero,b3bc <__multiply+0x1b0>
    b3b0:	00000506 	br	b3c8 <__multiply+0x1bc>
    b3b4:	18800017 	ldw	r2,0(r3)
    b3b8:	1000031e 	bne	r2,zero,b3c8 <__multiply+0x1bc>
    b3bc:	843fffc4 	addi	r16,r16,-1
    b3c0:	18ffff04 	addi	r3,r3,-4
    b3c4:	803ffb1e 	bne	r16,zero,b3b4 <__multiply+0x1a8>
    b3c8:	a805883a 	mov	r2,r21
    b3cc:	ac000415 	stw	r16,16(r21)
    b3d0:	dfc00617 	ldw	ra,24(sp)
    b3d4:	dd400517 	ldw	r21,20(sp)
    b3d8:	dd000417 	ldw	r20,16(sp)
    b3dc:	dcc00317 	ldw	r19,12(sp)
    b3e0:	dc800217 	ldw	r18,8(sp)
    b3e4:	dc400117 	ldw	r17,4(sp)
    b3e8:	dc000017 	ldw	r16,0(sp)
    b3ec:	dec00704 	addi	sp,sp,28
    b3f0:	f800283a 	ret

0000b3f4 <__i2b>:
    b3f4:	defffd04 	addi	sp,sp,-12
    b3f8:	dc000015 	stw	r16,0(sp)
    b3fc:	04000044 	movi	r16,1
    b400:	dc800115 	stw	r18,4(sp)
    b404:	2825883a 	mov	r18,r5
    b408:	800b883a 	mov	r5,r16
    b40c:	dfc00215 	stw	ra,8(sp)
    b410:	000acfc0 	call	acfc <_Balloc>
    b414:	14000415 	stw	r16,16(r2)
    b418:	14800515 	stw	r18,20(r2)
    b41c:	dfc00217 	ldw	ra,8(sp)
    b420:	dc800117 	ldw	r18,4(sp)
    b424:	dc000017 	ldw	r16,0(sp)
    b428:	dec00304 	addi	sp,sp,12
    b42c:	f800283a 	ret

0000b430 <__multadd>:
    b430:	defffa04 	addi	sp,sp,-24
    b434:	dc800215 	stw	r18,8(sp)
    b438:	2c800417 	ldw	r18,16(r5)
    b43c:	dd000415 	stw	r20,16(sp)
    b440:	dcc00315 	stw	r19,12(sp)
    b444:	dc000015 	stw	r16,0(sp)
    b448:	dfc00515 	stw	ra,20(sp)
    b44c:	3821883a 	mov	r16,r7
    b450:	dc400115 	stw	r17,4(sp)
    b454:	2827883a 	mov	r19,r5
    b458:	2029883a 	mov	r20,r4
    b45c:	2a000504 	addi	r8,r5,20
    b460:	000f883a 	mov	r7,zero
    b464:	40800017 	ldw	r2,0(r8)
    b468:	39c00044 	addi	r7,r7,1
    b46c:	10ffffcc 	andi	r3,r2,65535
    b470:	1987383a 	mul	r3,r3,r6
    b474:	1004d43a 	srli	r2,r2,16
    b478:	1c07883a 	add	r3,r3,r16
    b47c:	180ad43a 	srli	r5,r3,16
    b480:	1185383a 	mul	r2,r2,r6
    b484:	18ffffcc 	andi	r3,r3,65535
    b488:	1145883a 	add	r2,r2,r5
    b48c:	1008943a 	slli	r4,r2,16
    b490:	1020d43a 	srli	r16,r2,16
    b494:	20c9883a 	add	r4,r4,r3
    b498:	41000015 	stw	r4,0(r8)
    b49c:	42000104 	addi	r8,r8,4
    b4a0:	3cbff016 	blt	r7,r18,b464 <__multadd+0x34>
    b4a4:	80000826 	beq	r16,zero,b4c8 <__multadd+0x98>
    b4a8:	98800217 	ldw	r2,8(r19)
    b4ac:	90800f0e 	bge	r18,r2,b4ec <__multadd+0xbc>
    b4b0:	9485883a 	add	r2,r18,r18
    b4b4:	1085883a 	add	r2,r2,r2
    b4b8:	14c5883a 	add	r2,r2,r19
    b4bc:	90c00044 	addi	r3,r18,1
    b4c0:	14000515 	stw	r16,20(r2)
    b4c4:	98c00415 	stw	r3,16(r19)
    b4c8:	9805883a 	mov	r2,r19
    b4cc:	dfc00517 	ldw	ra,20(sp)
    b4d0:	dd000417 	ldw	r20,16(sp)
    b4d4:	dcc00317 	ldw	r19,12(sp)
    b4d8:	dc800217 	ldw	r18,8(sp)
    b4dc:	dc400117 	ldw	r17,4(sp)
    b4e0:	dc000017 	ldw	r16,0(sp)
    b4e4:	dec00604 	addi	sp,sp,24
    b4e8:	f800283a 	ret
    b4ec:	99400117 	ldw	r5,4(r19)
    b4f0:	a009883a 	mov	r4,r20
    b4f4:	29400044 	addi	r5,r5,1
    b4f8:	000acfc0 	call	acfc <_Balloc>
    b4fc:	99800417 	ldw	r6,16(r19)
    b500:	99400304 	addi	r5,r19,12
    b504:	11000304 	addi	r4,r2,12
    b508:	318d883a 	add	r6,r6,r6
    b50c:	318d883a 	add	r6,r6,r6
    b510:	31800204 	addi	r6,r6,8
    b514:	1023883a 	mov	r17,r2
    b518:	00052f40 	call	52f4 <memcpy>
    b51c:	980b883a 	mov	r5,r19
    b520:	a009883a 	mov	r4,r20
    b524:	000a77c0 	call	a77c <_Bfree>
    b528:	8827883a 	mov	r19,r17
    b52c:	003fe006 	br	b4b0 <__multadd+0x80>

0000b530 <__pow5mult>:
    b530:	defffa04 	addi	sp,sp,-24
    b534:	308000cc 	andi	r2,r6,3
    b538:	dd000415 	stw	r20,16(sp)
    b53c:	dcc00315 	stw	r19,12(sp)
    b540:	dc000015 	stw	r16,0(sp)
    b544:	dfc00515 	stw	ra,20(sp)
    b548:	dc800215 	stw	r18,8(sp)
    b54c:	dc400115 	stw	r17,4(sp)
    b550:	3021883a 	mov	r16,r6
    b554:	2027883a 	mov	r19,r4
    b558:	2829883a 	mov	r20,r5
    b55c:	10002b1e 	bne	r2,zero,b60c <__pow5mult+0xdc>
    b560:	8025d0ba 	srai	r18,r16,2
    b564:	90001b26 	beq	r18,zero,b5d4 <__pow5mult+0xa4>
    b568:	9c001217 	ldw	r16,72(r19)
    b56c:	8000081e 	bne	r16,zero,b590 <__pow5mult+0x60>
    b570:	00003006 	br	b634 <__pow5mult+0x104>
    b574:	800b883a 	mov	r5,r16
    b578:	800d883a 	mov	r6,r16
    b57c:	9809883a 	mov	r4,r19
    b580:	90001426 	beq	r18,zero,b5d4 <__pow5mult+0xa4>
    b584:	80800017 	ldw	r2,0(r16)
    b588:	10001b26 	beq	r2,zero,b5f8 <__pow5mult+0xc8>
    b58c:	1021883a 	mov	r16,r2
    b590:	9080004c 	andi	r2,r18,1
    b594:	1005003a 	cmpeq	r2,r2,zero
    b598:	9025d07a 	srai	r18,r18,1
    b59c:	800d883a 	mov	r6,r16
    b5a0:	9809883a 	mov	r4,r19
    b5a4:	a00b883a 	mov	r5,r20
    b5a8:	103ff21e 	bne	r2,zero,b574 <__pow5mult+0x44>
    b5ac:	000b20c0 	call	b20c <__multiply>
    b5b0:	a00b883a 	mov	r5,r20
    b5b4:	9809883a 	mov	r4,r19
    b5b8:	1023883a 	mov	r17,r2
    b5bc:	000a77c0 	call	a77c <_Bfree>
    b5c0:	8829883a 	mov	r20,r17
    b5c4:	800b883a 	mov	r5,r16
    b5c8:	800d883a 	mov	r6,r16
    b5cc:	9809883a 	mov	r4,r19
    b5d0:	903fec1e 	bne	r18,zero,b584 <__pow5mult+0x54>
    b5d4:	a005883a 	mov	r2,r20
    b5d8:	dfc00517 	ldw	ra,20(sp)
    b5dc:	dd000417 	ldw	r20,16(sp)
    b5e0:	dcc00317 	ldw	r19,12(sp)
    b5e4:	dc800217 	ldw	r18,8(sp)
    b5e8:	dc400117 	ldw	r17,4(sp)
    b5ec:	dc000017 	ldw	r16,0(sp)
    b5f0:	dec00604 	addi	sp,sp,24
    b5f4:	f800283a 	ret
    b5f8:	000b20c0 	call	b20c <__multiply>
    b5fc:	80800015 	stw	r2,0(r16)
    b600:	1021883a 	mov	r16,r2
    b604:	10000015 	stw	zero,0(r2)
    b608:	003fe106 	br	b590 <__pow5mult+0x60>
    b60c:	1085883a 	add	r2,r2,r2
    b610:	00c20034 	movhi	r3,2048
    b614:	18c09a04 	addi	r3,r3,616
    b618:	1085883a 	add	r2,r2,r2
    b61c:	10c5883a 	add	r2,r2,r3
    b620:	11bfff17 	ldw	r6,-4(r2)
    b624:	000f883a 	mov	r7,zero
    b628:	000b4300 	call	b430 <__multadd>
    b62c:	1029883a 	mov	r20,r2
    b630:	003fcb06 	br	b560 <__pow5mult+0x30>
    b634:	9809883a 	mov	r4,r19
    b638:	01409c44 	movi	r5,625
    b63c:	000b3f40 	call	b3f4 <__i2b>
    b640:	98801215 	stw	r2,72(r19)
    b644:	1021883a 	mov	r16,r2
    b648:	10000015 	stw	zero,0(r2)
    b64c:	003fd006 	br	b590 <__pow5mult+0x60>

0000b650 <__s2b>:
    b650:	defff904 	addi	sp,sp,-28
    b654:	dcc00315 	stw	r19,12(sp)
    b658:	dc800215 	stw	r18,8(sp)
    b65c:	2827883a 	mov	r19,r5
    b660:	2025883a 	mov	r18,r4
    b664:	01400244 	movi	r5,9
    b668:	39000204 	addi	r4,r7,8
    b66c:	dd000415 	stw	r20,16(sp)
    b670:	dc400115 	stw	r17,4(sp)
    b674:	dfc00615 	stw	ra,24(sp)
    b678:	dd400515 	stw	r21,20(sp)
    b67c:	dc000015 	stw	r16,0(sp)
    b680:	3829883a 	mov	r20,r7
    b684:	3023883a 	mov	r17,r6
    b688:	000e2880 	call	e288 <__divsi3>
    b68c:	00c00044 	movi	r3,1
    b690:	1880350e 	bge	r3,r2,b768 <__s2b+0x118>
    b694:	000b883a 	mov	r5,zero
    b698:	18c7883a 	add	r3,r3,r3
    b69c:	29400044 	addi	r5,r5,1
    b6a0:	18bffd16 	blt	r3,r2,b698 <__s2b+0x48>
    b6a4:	9009883a 	mov	r4,r18
    b6a8:	000acfc0 	call	acfc <_Balloc>
    b6ac:	1011883a 	mov	r8,r2
    b6b0:	d8800717 	ldw	r2,28(sp)
    b6b4:	00c00044 	movi	r3,1
    b6b8:	01800244 	movi	r6,9
    b6bc:	40800515 	stw	r2,20(r8)
    b6c0:	40c00415 	stw	r3,16(r8)
    b6c4:	3440260e 	bge	r6,r17,b760 <__s2b+0x110>
    b6c8:	3021883a 	mov	r16,r6
    b6cc:	99ab883a 	add	r21,r19,r6
    b6d0:	9c05883a 	add	r2,r19,r16
    b6d4:	11c00007 	ldb	r7,0(r2)
    b6d8:	400b883a 	mov	r5,r8
    b6dc:	9009883a 	mov	r4,r18
    b6e0:	39fff404 	addi	r7,r7,-48
    b6e4:	01800284 	movi	r6,10
    b6e8:	000b4300 	call	b430 <__multadd>
    b6ec:	84000044 	addi	r16,r16,1
    b6f0:	1011883a 	mov	r8,r2
    b6f4:	8c3ff61e 	bne	r17,r16,b6d0 <__s2b+0x80>
    b6f8:	ac45883a 	add	r2,r21,r17
    b6fc:	117ffe04 	addi	r5,r2,-8
    b700:	880d883a 	mov	r6,r17
    b704:	35000c0e 	bge	r6,r20,b738 <__s2b+0xe8>
    b708:	a185c83a 	sub	r2,r20,r6
    b70c:	2821883a 	mov	r16,r5
    b710:	28a3883a 	add	r17,r5,r2
    b714:	81c00007 	ldb	r7,0(r16)
    b718:	400b883a 	mov	r5,r8
    b71c:	9009883a 	mov	r4,r18
    b720:	39fff404 	addi	r7,r7,-48
    b724:	01800284 	movi	r6,10
    b728:	000b4300 	call	b430 <__multadd>
    b72c:	84000044 	addi	r16,r16,1
    b730:	1011883a 	mov	r8,r2
    b734:	847ff71e 	bne	r16,r17,b714 <__s2b+0xc4>
    b738:	4005883a 	mov	r2,r8
    b73c:	dfc00617 	ldw	ra,24(sp)
    b740:	dd400517 	ldw	r21,20(sp)
    b744:	dd000417 	ldw	r20,16(sp)
    b748:	dcc00317 	ldw	r19,12(sp)
    b74c:	dc800217 	ldw	r18,8(sp)
    b750:	dc400117 	ldw	r17,4(sp)
    b754:	dc000017 	ldw	r16,0(sp)
    b758:	dec00704 	addi	sp,sp,28
    b75c:	f800283a 	ret
    b760:	99400284 	addi	r5,r19,10
    b764:	003fe706 	br	b704 <__s2b+0xb4>
    b768:	000b883a 	mov	r5,zero
    b76c:	003fcd06 	br	b6a4 <__s2b+0x54>

0000b770 <_realloc_r>:
    b770:	defff404 	addi	sp,sp,-48
    b774:	dd800815 	stw	r22,32(sp)
    b778:	dc800415 	stw	r18,16(sp)
    b77c:	dc400315 	stw	r17,12(sp)
    b780:	dfc00b15 	stw	ra,44(sp)
    b784:	df000a15 	stw	fp,40(sp)
    b788:	ddc00915 	stw	r23,36(sp)
    b78c:	dd400715 	stw	r21,28(sp)
    b790:	dd000615 	stw	r20,24(sp)
    b794:	dcc00515 	stw	r19,20(sp)
    b798:	dc000215 	stw	r16,8(sp)
    b79c:	2825883a 	mov	r18,r5
    b7a0:	3023883a 	mov	r17,r6
    b7a4:	202d883a 	mov	r22,r4
    b7a8:	2800c926 	beq	r5,zero,bad0 <_realloc_r+0x360>
    b7ac:	000f1e80 	call	f1e8 <__malloc_lock>
    b7b0:	943ffe04 	addi	r16,r18,-8
    b7b4:	88c002c4 	addi	r3,r17,11
    b7b8:	00800584 	movi	r2,22
    b7bc:	82000117 	ldw	r8,4(r16)
    b7c0:	10c01b2e 	bgeu	r2,r3,b830 <_realloc_r+0xc0>
    b7c4:	00bffe04 	movi	r2,-8
    b7c8:	188e703a 	and	r7,r3,r2
    b7cc:	3839883a 	mov	fp,r7
    b7d0:	38001a16 	blt	r7,zero,b83c <_realloc_r+0xcc>
    b7d4:	e4401936 	bltu	fp,r17,b83c <_realloc_r+0xcc>
    b7d8:	013fff04 	movi	r4,-4
    b7dc:	4126703a 	and	r19,r8,r4
    b7e0:	99c02616 	blt	r19,r7,b87c <_realloc_r+0x10c>
    b7e4:	802b883a 	mov	r21,r16
    b7e8:	9829883a 	mov	r20,r19
    b7ec:	84000204 	addi	r16,r16,8
    b7f0:	a80f883a 	mov	r7,r21
    b7f4:	a70dc83a 	sub	r6,r20,fp
    b7f8:	008003c4 	movi	r2,15
    b7fc:	1180c136 	bltu	r2,r6,bb04 <_realloc_r+0x394>
    b800:	38800117 	ldw	r2,4(r7)
    b804:	a549883a 	add	r4,r20,r21
    b808:	1080004c 	andi	r2,r2,1
    b80c:	a084b03a 	or	r2,r20,r2
    b810:	38800115 	stw	r2,4(r7)
    b814:	20c00117 	ldw	r3,4(r4)
    b818:	18c00054 	ori	r3,r3,1
    b81c:	20c00115 	stw	r3,4(r4)
    b820:	b009883a 	mov	r4,r22
    b824:	000f2080 	call	f208 <__malloc_unlock>
    b828:	8023883a 	mov	r17,r16
    b82c:	00000606 	br	b848 <_realloc_r+0xd8>
    b830:	01c00404 	movi	r7,16
    b834:	3839883a 	mov	fp,r7
    b838:	e47fe72e 	bgeu	fp,r17,b7d8 <_realloc_r+0x68>
    b83c:	00800304 	movi	r2,12
    b840:	0023883a 	mov	r17,zero
    b844:	b0800015 	stw	r2,0(r22)
    b848:	8805883a 	mov	r2,r17
    b84c:	dfc00b17 	ldw	ra,44(sp)
    b850:	df000a17 	ldw	fp,40(sp)
    b854:	ddc00917 	ldw	r23,36(sp)
    b858:	dd800817 	ldw	r22,32(sp)
    b85c:	dd400717 	ldw	r21,28(sp)
    b860:	dd000617 	ldw	r20,24(sp)
    b864:	dcc00517 	ldw	r19,20(sp)
    b868:	dc800417 	ldw	r18,16(sp)
    b86c:	dc400317 	ldw	r17,12(sp)
    b870:	dc000217 	ldw	r16,8(sp)
    b874:	dec00c04 	addi	sp,sp,48
    b878:	f800283a 	ret
    b87c:	00820034 	movhi	r2,2048
    b880:	10829f04 	addi	r2,r2,2684
    b884:	12400217 	ldw	r9,8(r2)
    b888:	84cd883a 	add	r6,r16,r19
    b88c:	802b883a 	mov	r21,r16
    b890:	3240b926 	beq	r6,r9,bb78 <_realloc_r+0x408>
    b894:	31400117 	ldw	r5,4(r6)
    b898:	00bfff84 	movi	r2,-2
    b89c:	2884703a 	and	r2,r5,r2
    b8a0:	1185883a 	add	r2,r2,r6
    b8a4:	10c00117 	ldw	r3,4(r2)
    b8a8:	18c0004c 	andi	r3,r3,1
    b8ac:	1807003a 	cmpeq	r3,r3,zero
    b8b0:	1800a326 	beq	r3,zero,bb40 <_realloc_r+0x3d0>
    b8b4:	2908703a 	and	r4,r5,r4
    b8b8:	9929883a 	add	r20,r19,r4
    b8bc:	a1c0a30e 	bge	r20,r7,bb4c <_realloc_r+0x3dc>
    b8c0:	4080004c 	andi	r2,r8,1
    b8c4:	1000551e 	bne	r2,zero,ba1c <_realloc_r+0x2ac>
    b8c8:	80800017 	ldw	r2,0(r16)
    b8cc:	80afc83a 	sub	r23,r16,r2
    b8d0:	b8c00117 	ldw	r3,4(r23)
    b8d4:	00bfff04 	movi	r2,-4
    b8d8:	1884703a 	and	r2,r3,r2
    b8dc:	30002e26 	beq	r6,zero,b998 <_realloc_r+0x228>
    b8e0:	3240b926 	beq	r6,r9,bbc8 <_realloc_r+0x458>
    b8e4:	98a9883a 	add	r20,r19,r2
    b8e8:	2509883a 	add	r4,r4,r20
    b8ec:	d9000015 	stw	r4,0(sp)
    b8f0:	21c02a16 	blt	r4,r7,b99c <_realloc_r+0x22c>
    b8f4:	30800317 	ldw	r2,12(r6)
    b8f8:	30c00217 	ldw	r3,8(r6)
    b8fc:	01400904 	movi	r5,36
    b900:	99bfff04 	addi	r6,r19,-4
    b904:	18800315 	stw	r2,12(r3)
    b908:	10c00215 	stw	r3,8(r2)
    b90c:	b9000317 	ldw	r4,12(r23)
    b910:	b8800217 	ldw	r2,8(r23)
    b914:	b82b883a 	mov	r21,r23
    b918:	bc000204 	addi	r16,r23,8
    b91c:	20800215 	stw	r2,8(r4)
    b920:	11000315 	stw	r4,12(r2)
    b924:	2980e436 	bltu	r5,r6,bcb8 <_realloc_r+0x548>
    b928:	008004c4 	movi	r2,19
    b92c:	9009883a 	mov	r4,r18
    b930:	8011883a 	mov	r8,r16
    b934:	11800f2e 	bgeu	r2,r6,b974 <_realloc_r+0x204>
    b938:	90800017 	ldw	r2,0(r18)
    b93c:	ba000404 	addi	r8,r23,16
    b940:	91000204 	addi	r4,r18,8
    b944:	b8800215 	stw	r2,8(r23)
    b948:	90c00117 	ldw	r3,4(r18)
    b94c:	008006c4 	movi	r2,27
    b950:	b8c00315 	stw	r3,12(r23)
    b954:	1180072e 	bgeu	r2,r6,b974 <_realloc_r+0x204>
    b958:	90c00217 	ldw	r3,8(r18)
    b95c:	ba000604 	addi	r8,r23,24
    b960:	91000404 	addi	r4,r18,16
    b964:	b8c00415 	stw	r3,16(r23)
    b968:	90800317 	ldw	r2,12(r18)
    b96c:	b8800515 	stw	r2,20(r23)
    b970:	3140e726 	beq	r6,r5,bd10 <_realloc_r+0x5a0>
    b974:	20800017 	ldw	r2,0(r4)
    b978:	dd000017 	ldw	r20,0(sp)
    b97c:	b80f883a 	mov	r7,r23
    b980:	40800015 	stw	r2,0(r8)
    b984:	20c00117 	ldw	r3,4(r4)
    b988:	40c00115 	stw	r3,4(r8)
    b98c:	20800217 	ldw	r2,8(r4)
    b990:	40800215 	stw	r2,8(r8)
    b994:	003f9706 	br	b7f4 <_realloc_r+0x84>
    b998:	98a9883a 	add	r20,r19,r2
    b99c:	a1c01f16 	blt	r20,r7,ba1c <_realloc_r+0x2ac>
    b9a0:	b8c00317 	ldw	r3,12(r23)
    b9a4:	b8800217 	ldw	r2,8(r23)
    b9a8:	99bfff04 	addi	r6,r19,-4
    b9ac:	01400904 	movi	r5,36
    b9b0:	b82b883a 	mov	r21,r23
    b9b4:	18800215 	stw	r2,8(r3)
    b9b8:	10c00315 	stw	r3,12(r2)
    b9bc:	bc000204 	addi	r16,r23,8
    b9c0:	2980c336 	bltu	r5,r6,bcd0 <_realloc_r+0x560>
    b9c4:	008004c4 	movi	r2,19
    b9c8:	9009883a 	mov	r4,r18
    b9cc:	8011883a 	mov	r8,r16
    b9d0:	11800f2e 	bgeu	r2,r6,ba10 <_realloc_r+0x2a0>
    b9d4:	90800017 	ldw	r2,0(r18)
    b9d8:	ba000404 	addi	r8,r23,16
    b9dc:	91000204 	addi	r4,r18,8
    b9e0:	b8800215 	stw	r2,8(r23)
    b9e4:	90c00117 	ldw	r3,4(r18)
    b9e8:	008006c4 	movi	r2,27
    b9ec:	b8c00315 	stw	r3,12(r23)
    b9f0:	1180072e 	bgeu	r2,r6,ba10 <_realloc_r+0x2a0>
    b9f4:	90c00217 	ldw	r3,8(r18)
    b9f8:	ba000604 	addi	r8,r23,24
    b9fc:	91000404 	addi	r4,r18,16
    ba00:	b8c00415 	stw	r3,16(r23)
    ba04:	90800317 	ldw	r2,12(r18)
    ba08:	b8800515 	stw	r2,20(r23)
    ba0c:	3140c726 	beq	r6,r5,bd2c <_realloc_r+0x5bc>
    ba10:	20800017 	ldw	r2,0(r4)
    ba14:	b80f883a 	mov	r7,r23
    ba18:	003fd906 	br	b980 <_realloc_r+0x210>
    ba1c:	880b883a 	mov	r5,r17
    ba20:	b009883a 	mov	r4,r22
    ba24:	0009e780 	call	9e78 <_malloc_r>
    ba28:	1023883a 	mov	r17,r2
    ba2c:	10002526 	beq	r2,zero,bac4 <_realloc_r+0x354>
    ba30:	80800117 	ldw	r2,4(r16)
    ba34:	00ffff84 	movi	r3,-2
    ba38:	893ffe04 	addi	r4,r17,-8
    ba3c:	10c4703a 	and	r2,r2,r3
    ba40:	8085883a 	add	r2,r16,r2
    ba44:	20809526 	beq	r4,r2,bc9c <_realloc_r+0x52c>
    ba48:	99bfff04 	addi	r6,r19,-4
    ba4c:	01c00904 	movi	r7,36
    ba50:	39804536 	bltu	r7,r6,bb68 <_realloc_r+0x3f8>
    ba54:	008004c4 	movi	r2,19
    ba58:	9009883a 	mov	r4,r18
    ba5c:	880b883a 	mov	r5,r17
    ba60:	11800f2e 	bgeu	r2,r6,baa0 <_realloc_r+0x330>
    ba64:	90800017 	ldw	r2,0(r18)
    ba68:	89400204 	addi	r5,r17,8
    ba6c:	91000204 	addi	r4,r18,8
    ba70:	88800015 	stw	r2,0(r17)
    ba74:	90c00117 	ldw	r3,4(r18)
    ba78:	008006c4 	movi	r2,27
    ba7c:	88c00115 	stw	r3,4(r17)
    ba80:	1180072e 	bgeu	r2,r6,baa0 <_realloc_r+0x330>
    ba84:	90c00217 	ldw	r3,8(r18)
    ba88:	89400404 	addi	r5,r17,16
    ba8c:	91000404 	addi	r4,r18,16
    ba90:	88c00215 	stw	r3,8(r17)
    ba94:	90800317 	ldw	r2,12(r18)
    ba98:	88800315 	stw	r2,12(r17)
    ba9c:	31c09126 	beq	r6,r7,bce4 <_realloc_r+0x574>
    baa0:	20800017 	ldw	r2,0(r4)
    baa4:	28800015 	stw	r2,0(r5)
    baa8:	20c00117 	ldw	r3,4(r4)
    baac:	28c00115 	stw	r3,4(r5)
    bab0:	20800217 	ldw	r2,8(r4)
    bab4:	28800215 	stw	r2,8(r5)
    bab8:	900b883a 	mov	r5,r18
    babc:	b009883a 	mov	r4,r22
    bac0:	00092f00 	call	92f0 <_free_r>
    bac4:	b009883a 	mov	r4,r22
    bac8:	000f2080 	call	f208 <__malloc_unlock>
    bacc:	003f5e06 	br	b848 <_realloc_r+0xd8>
    bad0:	300b883a 	mov	r5,r6
    bad4:	dfc00b17 	ldw	ra,44(sp)
    bad8:	df000a17 	ldw	fp,40(sp)
    badc:	ddc00917 	ldw	r23,36(sp)
    bae0:	dd800817 	ldw	r22,32(sp)
    bae4:	dd400717 	ldw	r21,28(sp)
    bae8:	dd000617 	ldw	r20,24(sp)
    baec:	dcc00517 	ldw	r19,20(sp)
    baf0:	dc800417 	ldw	r18,16(sp)
    baf4:	dc400317 	ldw	r17,12(sp)
    baf8:	dc000217 	ldw	r16,8(sp)
    bafc:	dec00c04 	addi	sp,sp,48
    bb00:	0009e781 	jmpi	9e78 <_malloc_r>
    bb04:	38800117 	ldw	r2,4(r7)
    bb08:	e54b883a 	add	r5,fp,r21
    bb0c:	31000054 	ori	r4,r6,1
    bb10:	1080004c 	andi	r2,r2,1
    bb14:	1704b03a 	or	r2,r2,fp
    bb18:	38800115 	stw	r2,4(r7)
    bb1c:	29000115 	stw	r4,4(r5)
    bb20:	2987883a 	add	r3,r5,r6
    bb24:	18800117 	ldw	r2,4(r3)
    bb28:	29400204 	addi	r5,r5,8
    bb2c:	b009883a 	mov	r4,r22
    bb30:	10800054 	ori	r2,r2,1
    bb34:	18800115 	stw	r2,4(r3)
    bb38:	00092f00 	call	92f0 <_free_r>
    bb3c:	003f3806 	br	b820 <_realloc_r+0xb0>
    bb40:	000d883a 	mov	r6,zero
    bb44:	0009883a 	mov	r4,zero
    bb48:	003f5d06 	br	b8c0 <_realloc_r+0x150>
    bb4c:	30c00217 	ldw	r3,8(r6)
    bb50:	30800317 	ldw	r2,12(r6)
    bb54:	800f883a 	mov	r7,r16
    bb58:	84000204 	addi	r16,r16,8
    bb5c:	10c00215 	stw	r3,8(r2)
    bb60:	18800315 	stw	r2,12(r3)
    bb64:	003f2306 	br	b7f4 <_realloc_r+0x84>
    bb68:	8809883a 	mov	r4,r17
    bb6c:	900b883a 	mov	r5,r18
    bb70:	000a69c0 	call	a69c <memmove>
    bb74:	003fd006 	br	bab8 <_realloc_r+0x348>
    bb78:	30800117 	ldw	r2,4(r6)
    bb7c:	e0c00404 	addi	r3,fp,16
    bb80:	1108703a 	and	r4,r2,r4
    bb84:	9905883a 	add	r2,r19,r4
    bb88:	10ff4d16 	blt	r2,r3,b8c0 <_realloc_r+0x150>
    bb8c:	1705c83a 	sub	r2,r2,fp
    bb90:	870b883a 	add	r5,r16,fp
    bb94:	10800054 	ori	r2,r2,1
    bb98:	28800115 	stw	r2,4(r5)
    bb9c:	80c00117 	ldw	r3,4(r16)
    bba0:	00820034 	movhi	r2,2048
    bba4:	10829f04 	addi	r2,r2,2684
    bba8:	b009883a 	mov	r4,r22
    bbac:	18c0004c 	andi	r3,r3,1
    bbb0:	e0c6b03a 	or	r3,fp,r3
    bbb4:	11400215 	stw	r5,8(r2)
    bbb8:	80c00115 	stw	r3,4(r16)
    bbbc:	000f2080 	call	f208 <__malloc_unlock>
    bbc0:	84400204 	addi	r17,r16,8
    bbc4:	003f2006 	br	b848 <_realloc_r+0xd8>
    bbc8:	98a9883a 	add	r20,r19,r2
    bbcc:	2509883a 	add	r4,r4,r20
    bbd0:	e0800404 	addi	r2,fp,16
    bbd4:	d9000115 	stw	r4,4(sp)
    bbd8:	20bf7016 	blt	r4,r2,b99c <_realloc_r+0x22c>
    bbdc:	b8c00317 	ldw	r3,12(r23)
    bbe0:	b8800217 	ldw	r2,8(r23)
    bbe4:	99bfff04 	addi	r6,r19,-4
    bbe8:	01400904 	movi	r5,36
    bbec:	18800215 	stw	r2,8(r3)
    bbf0:	10c00315 	stw	r3,12(r2)
    bbf4:	bc400204 	addi	r17,r23,8
    bbf8:	29804136 	bltu	r5,r6,bd00 <_realloc_r+0x590>
    bbfc:	008004c4 	movi	r2,19
    bc00:	9009883a 	mov	r4,r18
    bc04:	880f883a 	mov	r7,r17
    bc08:	11800f2e 	bgeu	r2,r6,bc48 <_realloc_r+0x4d8>
    bc0c:	90800017 	ldw	r2,0(r18)
    bc10:	b9c00404 	addi	r7,r23,16
    bc14:	91000204 	addi	r4,r18,8
    bc18:	b8800215 	stw	r2,8(r23)
    bc1c:	90c00117 	ldw	r3,4(r18)
    bc20:	008006c4 	movi	r2,27
    bc24:	b8c00315 	stw	r3,12(r23)
    bc28:	1180072e 	bgeu	r2,r6,bc48 <_realloc_r+0x4d8>
    bc2c:	90c00217 	ldw	r3,8(r18)
    bc30:	b9c00604 	addi	r7,r23,24
    bc34:	91000404 	addi	r4,r18,16
    bc38:	b8c00415 	stw	r3,16(r23)
    bc3c:	90800317 	ldw	r2,12(r18)
    bc40:	b8800515 	stw	r2,20(r23)
    bc44:	31404026 	beq	r6,r5,bd48 <_realloc_r+0x5d8>
    bc48:	20800017 	ldw	r2,0(r4)
    bc4c:	38800015 	stw	r2,0(r7)
    bc50:	20c00117 	ldw	r3,4(r4)
    bc54:	38c00115 	stw	r3,4(r7)
    bc58:	20800217 	ldw	r2,8(r4)
    bc5c:	38800215 	stw	r2,8(r7)
    bc60:	d8c00117 	ldw	r3,4(sp)
    bc64:	bf0b883a 	add	r5,r23,fp
    bc68:	b009883a 	mov	r4,r22
    bc6c:	1f05c83a 	sub	r2,r3,fp
    bc70:	10800054 	ori	r2,r2,1
    bc74:	28800115 	stw	r2,4(r5)
    bc78:	b8c00117 	ldw	r3,4(r23)
    bc7c:	00820034 	movhi	r2,2048
    bc80:	10829f04 	addi	r2,r2,2684
    bc84:	11400215 	stw	r5,8(r2)
    bc88:	18c0004c 	andi	r3,r3,1
    bc8c:	e0c6b03a 	or	r3,fp,r3
    bc90:	b8c00115 	stw	r3,4(r23)
    bc94:	000f2080 	call	f208 <__malloc_unlock>
    bc98:	003eeb06 	br	b848 <_realloc_r+0xd8>
    bc9c:	20800117 	ldw	r2,4(r4)
    bca0:	00ffff04 	movi	r3,-4
    bca4:	800f883a 	mov	r7,r16
    bca8:	10c4703a 	and	r2,r2,r3
    bcac:	98a9883a 	add	r20,r19,r2
    bcb0:	84000204 	addi	r16,r16,8
    bcb4:	003ecf06 	br	b7f4 <_realloc_r+0x84>
    bcb8:	900b883a 	mov	r5,r18
    bcbc:	8009883a 	mov	r4,r16
    bcc0:	000a69c0 	call	a69c <memmove>
    bcc4:	dd000017 	ldw	r20,0(sp)
    bcc8:	b80f883a 	mov	r7,r23
    bccc:	003ec906 	br	b7f4 <_realloc_r+0x84>
    bcd0:	900b883a 	mov	r5,r18
    bcd4:	8009883a 	mov	r4,r16
    bcd8:	000a69c0 	call	a69c <memmove>
    bcdc:	b80f883a 	mov	r7,r23
    bce0:	003ec406 	br	b7f4 <_realloc_r+0x84>
    bce4:	90c00417 	ldw	r3,16(r18)
    bce8:	89400604 	addi	r5,r17,24
    bcec:	91000604 	addi	r4,r18,24
    bcf0:	88c00415 	stw	r3,16(r17)
    bcf4:	90800517 	ldw	r2,20(r18)
    bcf8:	88800515 	stw	r2,20(r17)
    bcfc:	003f6806 	br	baa0 <_realloc_r+0x330>
    bd00:	900b883a 	mov	r5,r18
    bd04:	8809883a 	mov	r4,r17
    bd08:	000a69c0 	call	a69c <memmove>
    bd0c:	003fd406 	br	bc60 <_realloc_r+0x4f0>
    bd10:	90c00417 	ldw	r3,16(r18)
    bd14:	91000604 	addi	r4,r18,24
    bd18:	ba000804 	addi	r8,r23,32
    bd1c:	b8c00615 	stw	r3,24(r23)
    bd20:	90800517 	ldw	r2,20(r18)
    bd24:	b8800715 	stw	r2,28(r23)
    bd28:	003f1206 	br	b974 <_realloc_r+0x204>
    bd2c:	90c00417 	ldw	r3,16(r18)
    bd30:	91000604 	addi	r4,r18,24
    bd34:	ba000804 	addi	r8,r23,32
    bd38:	b8c00615 	stw	r3,24(r23)
    bd3c:	90800517 	ldw	r2,20(r18)
    bd40:	b8800715 	stw	r2,28(r23)
    bd44:	003f3206 	br	ba10 <_realloc_r+0x2a0>
    bd48:	90c00417 	ldw	r3,16(r18)
    bd4c:	91000604 	addi	r4,r18,24
    bd50:	b9c00804 	addi	r7,r23,32
    bd54:	b8c00615 	stw	r3,24(r23)
    bd58:	90800517 	ldw	r2,20(r18)
    bd5c:	b8800715 	stw	r2,28(r23)
    bd60:	003fb906 	br	bc48 <_realloc_r+0x4d8>

0000bd64 <__isinfd>:
    bd64:	200d883a 	mov	r6,r4
    bd68:	0109c83a 	sub	r4,zero,r4
    bd6c:	2188b03a 	or	r4,r4,r6
    bd70:	2008d7fa 	srli	r4,r4,31
    bd74:	00a00034 	movhi	r2,32768
    bd78:	10bfffc4 	addi	r2,r2,-1
    bd7c:	1144703a 	and	r2,r2,r5
    bd80:	2088b03a 	or	r4,r4,r2
    bd84:	009ffc34 	movhi	r2,32752
    bd88:	1105c83a 	sub	r2,r2,r4
    bd8c:	0087c83a 	sub	r3,zero,r2
    bd90:	10c4b03a 	or	r2,r2,r3
    bd94:	1004d7fa 	srli	r2,r2,31
    bd98:	00c00044 	movi	r3,1
    bd9c:	1885c83a 	sub	r2,r3,r2
    bda0:	f800283a 	ret

0000bda4 <__isnand>:
    bda4:	200d883a 	mov	r6,r4
    bda8:	0109c83a 	sub	r4,zero,r4
    bdac:	2188b03a 	or	r4,r4,r6
    bdb0:	2008d7fa 	srli	r4,r4,31
    bdb4:	00a00034 	movhi	r2,32768
    bdb8:	10bfffc4 	addi	r2,r2,-1
    bdbc:	1144703a 	and	r2,r2,r5
    bdc0:	2088b03a 	or	r4,r4,r2
    bdc4:	009ffc34 	movhi	r2,32752
    bdc8:	1105c83a 	sub	r2,r2,r4
    bdcc:	1004d7fa 	srli	r2,r2,31
    bdd0:	f800283a 	ret

0000bdd4 <_sbrk_r>:
    bdd4:	defffd04 	addi	sp,sp,-12
    bdd8:	dc000015 	stw	r16,0(sp)
    bddc:	04020034 	movhi	r16,2048
    bde0:	84090d04 	addi	r16,r16,9268
    bde4:	dc400115 	stw	r17,4(sp)
    bde8:	80000015 	stw	zero,0(r16)
    bdec:	2023883a 	mov	r17,r4
    bdf0:	2809883a 	mov	r4,r5
    bdf4:	dfc00215 	stw	ra,8(sp)
    bdf8:	000f4080 	call	f408 <sbrk>
    bdfc:	1007883a 	mov	r3,r2
    be00:	00bfffc4 	movi	r2,-1
    be04:	18800626 	beq	r3,r2,be20 <_sbrk_r+0x4c>
    be08:	1805883a 	mov	r2,r3
    be0c:	dfc00217 	ldw	ra,8(sp)
    be10:	dc400117 	ldw	r17,4(sp)
    be14:	dc000017 	ldw	r16,0(sp)
    be18:	dec00304 	addi	sp,sp,12
    be1c:	f800283a 	ret
    be20:	80800017 	ldw	r2,0(r16)
    be24:	103ff826 	beq	r2,zero,be08 <_sbrk_r+0x34>
    be28:	88800015 	stw	r2,0(r17)
    be2c:	1805883a 	mov	r2,r3
    be30:	dfc00217 	ldw	ra,8(sp)
    be34:	dc400117 	ldw	r17,4(sp)
    be38:	dc000017 	ldw	r16,0(sp)
    be3c:	dec00304 	addi	sp,sp,12
    be40:	f800283a 	ret

0000be44 <__sclose>:
    be44:	2940038f 	ldh	r5,14(r5)
    be48:	000c1ec1 	jmpi	c1ec <_close_r>

0000be4c <__sseek>:
    be4c:	defffe04 	addi	sp,sp,-8
    be50:	dc000015 	stw	r16,0(sp)
    be54:	2821883a 	mov	r16,r5
    be58:	2940038f 	ldh	r5,14(r5)
    be5c:	dfc00115 	stw	ra,4(sp)
    be60:	000c4640 	call	c464 <_lseek_r>
    be64:	1007883a 	mov	r3,r2
    be68:	00bfffc4 	movi	r2,-1
    be6c:	18800926 	beq	r3,r2,be94 <__sseek+0x48>
    be70:	8080030b 	ldhu	r2,12(r16)
    be74:	80c01415 	stw	r3,80(r16)
    be78:	10840014 	ori	r2,r2,4096
    be7c:	8080030d 	sth	r2,12(r16)
    be80:	1805883a 	mov	r2,r3
    be84:	dfc00117 	ldw	ra,4(sp)
    be88:	dc000017 	ldw	r16,0(sp)
    be8c:	dec00204 	addi	sp,sp,8
    be90:	f800283a 	ret
    be94:	8080030b 	ldhu	r2,12(r16)
    be98:	10bbffcc 	andi	r2,r2,61439
    be9c:	8080030d 	sth	r2,12(r16)
    bea0:	1805883a 	mov	r2,r3
    bea4:	dfc00117 	ldw	ra,4(sp)
    bea8:	dc000017 	ldw	r16,0(sp)
    beac:	dec00204 	addi	sp,sp,8
    beb0:	f800283a 	ret

0000beb4 <__swrite>:
    beb4:	2880030b 	ldhu	r2,12(r5)
    beb8:	defffb04 	addi	sp,sp,-20
    bebc:	dcc00315 	stw	r19,12(sp)
    bec0:	1080400c 	andi	r2,r2,256
    bec4:	dc800215 	stw	r18,8(sp)
    bec8:	dc400115 	stw	r17,4(sp)
    becc:	dc000015 	stw	r16,0(sp)
    bed0:	3027883a 	mov	r19,r6
    bed4:	3825883a 	mov	r18,r7
    bed8:	dfc00415 	stw	ra,16(sp)
    bedc:	2821883a 	mov	r16,r5
    bee0:	000d883a 	mov	r6,zero
    bee4:	01c00084 	movi	r7,2
    bee8:	2023883a 	mov	r17,r4
    beec:	10000226 	beq	r2,zero,bef8 <__swrite+0x44>
    bef0:	2940038f 	ldh	r5,14(r5)
    bef4:	000c4640 	call	c464 <_lseek_r>
    bef8:	8080030b 	ldhu	r2,12(r16)
    befc:	8140038f 	ldh	r5,14(r16)
    bf00:	8809883a 	mov	r4,r17
    bf04:	10bbffcc 	andi	r2,r2,61439
    bf08:	980d883a 	mov	r6,r19
    bf0c:	900f883a 	mov	r7,r18
    bf10:	8080030d 	sth	r2,12(r16)
    bf14:	dfc00417 	ldw	ra,16(sp)
    bf18:	dcc00317 	ldw	r19,12(sp)
    bf1c:	dc800217 	ldw	r18,8(sp)
    bf20:	dc400117 	ldw	r17,4(sp)
    bf24:	dc000017 	ldw	r16,0(sp)
    bf28:	dec00504 	addi	sp,sp,20
    bf2c:	000c0c01 	jmpi	c0c0 <_write_r>

0000bf30 <__sread>:
    bf30:	defffe04 	addi	sp,sp,-8
    bf34:	dc000015 	stw	r16,0(sp)
    bf38:	2821883a 	mov	r16,r5
    bf3c:	2940038f 	ldh	r5,14(r5)
    bf40:	dfc00115 	stw	ra,4(sp)
    bf44:	000c4dc0 	call	c4dc <_read_r>
    bf48:	1007883a 	mov	r3,r2
    bf4c:	10000816 	blt	r2,zero,bf70 <__sread+0x40>
    bf50:	80801417 	ldw	r2,80(r16)
    bf54:	10c5883a 	add	r2,r2,r3
    bf58:	80801415 	stw	r2,80(r16)
    bf5c:	1805883a 	mov	r2,r3
    bf60:	dfc00117 	ldw	ra,4(sp)
    bf64:	dc000017 	ldw	r16,0(sp)
    bf68:	dec00204 	addi	sp,sp,8
    bf6c:	f800283a 	ret
    bf70:	8080030b 	ldhu	r2,12(r16)
    bf74:	10bbffcc 	andi	r2,r2,61439
    bf78:	8080030d 	sth	r2,12(r16)
    bf7c:	1805883a 	mov	r2,r3
    bf80:	dfc00117 	ldw	ra,4(sp)
    bf84:	dc000017 	ldw	r16,0(sp)
    bf88:	dec00204 	addi	sp,sp,8
    bf8c:	f800283a 	ret

0000bf90 <strcmp>:
    bf90:	2144b03a 	or	r2,r4,r5
    bf94:	108000cc 	andi	r2,r2,3
    bf98:	10001d1e 	bne	r2,zero,c010 <strcmp+0x80>
    bf9c:	200f883a 	mov	r7,r4
    bfa0:	28800017 	ldw	r2,0(r5)
    bfa4:	21000017 	ldw	r4,0(r4)
    bfa8:	280d883a 	mov	r6,r5
    bfac:	2080161e 	bne	r4,r2,c008 <strcmp+0x78>
    bfb0:	023fbff4 	movhi	r8,65279
    bfb4:	423fbfc4 	addi	r8,r8,-257
    bfb8:	2207883a 	add	r3,r4,r8
    bfbc:	01602074 	movhi	r5,32897
    bfc0:	29602004 	addi	r5,r5,-32640
    bfc4:	1946703a 	and	r3,r3,r5
    bfc8:	0104303a 	nor	r2,zero,r4
    bfcc:	10c4703a 	and	r2,r2,r3
    bfd0:	10001c1e 	bne	r2,zero,c044 <strcmp+0xb4>
    bfd4:	4013883a 	mov	r9,r8
    bfd8:	2811883a 	mov	r8,r5
    bfdc:	00000106 	br	bfe4 <strcmp+0x54>
    bfe0:	1800181e 	bne	r3,zero,c044 <strcmp+0xb4>
    bfe4:	39c00104 	addi	r7,r7,4
    bfe8:	39000017 	ldw	r4,0(r7)
    bfec:	31800104 	addi	r6,r6,4
    bff0:	31400017 	ldw	r5,0(r6)
    bff4:	2245883a 	add	r2,r4,r9
    bff8:	1204703a 	and	r2,r2,r8
    bffc:	0106303a 	nor	r3,zero,r4
    c000:	1886703a 	and	r3,r3,r2
    c004:	217ff626 	beq	r4,r5,bfe0 <strcmp+0x50>
    c008:	3809883a 	mov	r4,r7
    c00c:	300b883a 	mov	r5,r6
    c010:	20c00007 	ldb	r3,0(r4)
    c014:	1800051e 	bne	r3,zero,c02c <strcmp+0x9c>
    c018:	00000606 	br	c034 <strcmp+0xa4>
    c01c:	21000044 	addi	r4,r4,1
    c020:	20c00007 	ldb	r3,0(r4)
    c024:	29400044 	addi	r5,r5,1
    c028:	18000226 	beq	r3,zero,c034 <strcmp+0xa4>
    c02c:	28800007 	ldb	r2,0(r5)
    c030:	18bffa26 	beq	r3,r2,c01c <strcmp+0x8c>
    c034:	20c00003 	ldbu	r3,0(r4)
    c038:	28800003 	ldbu	r2,0(r5)
    c03c:	1885c83a 	sub	r2,r3,r2
    c040:	f800283a 	ret
    c044:	0005883a 	mov	r2,zero
    c048:	f800283a 	ret

0000c04c <strlen>:
    c04c:	208000cc 	andi	r2,r4,3
    c050:	2011883a 	mov	r8,r4
    c054:	1000161e 	bne	r2,zero,c0b0 <strlen+0x64>
    c058:	20c00017 	ldw	r3,0(r4)
    c05c:	017fbff4 	movhi	r5,65279
    c060:	297fbfc4 	addi	r5,r5,-257
    c064:	01e02074 	movhi	r7,32897
    c068:	39e02004 	addi	r7,r7,-32640
    c06c:	1945883a 	add	r2,r3,r5
    c070:	11c4703a 	and	r2,r2,r7
    c074:	00c6303a 	nor	r3,zero,r3
    c078:	1886703a 	and	r3,r3,r2
    c07c:	18000c1e 	bne	r3,zero,c0b0 <strlen+0x64>
    c080:	280d883a 	mov	r6,r5
    c084:	380b883a 	mov	r5,r7
    c088:	21000104 	addi	r4,r4,4
    c08c:	20800017 	ldw	r2,0(r4)
    c090:	1187883a 	add	r3,r2,r6
    c094:	1946703a 	and	r3,r3,r5
    c098:	0084303a 	nor	r2,zero,r2
    c09c:	10c4703a 	and	r2,r2,r3
    c0a0:	103ff926 	beq	r2,zero,c088 <strlen+0x3c>
    c0a4:	20800007 	ldb	r2,0(r4)
    c0a8:	10000326 	beq	r2,zero,c0b8 <strlen+0x6c>
    c0ac:	21000044 	addi	r4,r4,1
    c0b0:	20800007 	ldb	r2,0(r4)
    c0b4:	103ffd1e 	bne	r2,zero,c0ac <strlen+0x60>
    c0b8:	2205c83a 	sub	r2,r4,r8
    c0bc:	f800283a 	ret

0000c0c0 <_write_r>:
    c0c0:	defffd04 	addi	sp,sp,-12
    c0c4:	dc000015 	stw	r16,0(sp)
    c0c8:	04020034 	movhi	r16,2048
    c0cc:	84090d04 	addi	r16,r16,9268
    c0d0:	dc400115 	stw	r17,4(sp)
    c0d4:	80000015 	stw	zero,0(r16)
    c0d8:	2023883a 	mov	r17,r4
    c0dc:	2809883a 	mov	r4,r5
    c0e0:	300b883a 	mov	r5,r6
    c0e4:	380d883a 	mov	r6,r7
    c0e8:	dfc00215 	stw	ra,8(sp)
    c0ec:	000f4c40 	call	f4c4 <write>
    c0f0:	1007883a 	mov	r3,r2
    c0f4:	00bfffc4 	movi	r2,-1
    c0f8:	18800626 	beq	r3,r2,c114 <_write_r+0x54>
    c0fc:	1805883a 	mov	r2,r3
    c100:	dfc00217 	ldw	ra,8(sp)
    c104:	dc400117 	ldw	r17,4(sp)
    c108:	dc000017 	ldw	r16,0(sp)
    c10c:	dec00304 	addi	sp,sp,12
    c110:	f800283a 	ret
    c114:	80800017 	ldw	r2,0(r16)
    c118:	103ff826 	beq	r2,zero,c0fc <_write_r+0x3c>
    c11c:	88800015 	stw	r2,0(r17)
    c120:	1805883a 	mov	r2,r3
    c124:	dfc00217 	ldw	ra,8(sp)
    c128:	dc400117 	ldw	r17,4(sp)
    c12c:	dc000017 	ldw	r16,0(sp)
    c130:	dec00304 	addi	sp,sp,12
    c134:	f800283a 	ret

0000c138 <_calloc_r>:
    c138:	298b383a 	mul	r5,r5,r6
    c13c:	defffe04 	addi	sp,sp,-8
    c140:	dc000015 	stw	r16,0(sp)
    c144:	dfc00115 	stw	ra,4(sp)
    c148:	0009e780 	call	9e78 <_malloc_r>
    c14c:	1021883a 	mov	r16,r2
    c150:	01c00904 	movi	r7,36
    c154:	10000d26 	beq	r2,zero,c18c <_calloc_r+0x54>
    c158:	10ffff17 	ldw	r3,-4(r2)
    c15c:	1009883a 	mov	r4,r2
    c160:	00bfff04 	movi	r2,-4
    c164:	1886703a 	and	r3,r3,r2
    c168:	1887883a 	add	r3,r3,r2
    c16c:	180d883a 	mov	r6,r3
    c170:	000b883a 	mov	r5,zero
    c174:	38c01736 	bltu	r7,r3,c1d4 <_calloc_r+0x9c>
    c178:	008004c4 	movi	r2,19
    c17c:	10c00836 	bltu	r2,r3,c1a0 <_calloc_r+0x68>
    c180:	20000215 	stw	zero,8(r4)
    c184:	20000015 	stw	zero,0(r4)
    c188:	20000115 	stw	zero,4(r4)
    c18c:	8005883a 	mov	r2,r16
    c190:	dfc00117 	ldw	ra,4(sp)
    c194:	dc000017 	ldw	r16,0(sp)
    c198:	dec00204 	addi	sp,sp,8
    c19c:	f800283a 	ret
    c1a0:	008006c4 	movi	r2,27
    c1a4:	80000015 	stw	zero,0(r16)
    c1a8:	80000115 	stw	zero,4(r16)
    c1ac:	81000204 	addi	r4,r16,8
    c1b0:	10fff32e 	bgeu	r2,r3,c180 <_calloc_r+0x48>
    c1b4:	80000215 	stw	zero,8(r16)
    c1b8:	80000315 	stw	zero,12(r16)
    c1bc:	81000404 	addi	r4,r16,16
    c1c0:	19ffef1e 	bne	r3,r7,c180 <_calloc_r+0x48>
    c1c4:	81000604 	addi	r4,r16,24
    c1c8:	80000415 	stw	zero,16(r16)
    c1cc:	80000515 	stw	zero,20(r16)
    c1d0:	003feb06 	br	c180 <_calloc_r+0x48>
    c1d4:	00053940 	call	5394 <memset>
    c1d8:	8005883a 	mov	r2,r16
    c1dc:	dfc00117 	ldw	ra,4(sp)
    c1e0:	dc000017 	ldw	r16,0(sp)
    c1e4:	dec00204 	addi	sp,sp,8
    c1e8:	f800283a 	ret

0000c1ec <_close_r>:
    c1ec:	defffd04 	addi	sp,sp,-12
    c1f0:	dc000015 	stw	r16,0(sp)
    c1f4:	04020034 	movhi	r16,2048
    c1f8:	84090d04 	addi	r16,r16,9268
    c1fc:	dc400115 	stw	r17,4(sp)
    c200:	80000015 	stw	zero,0(r16)
    c204:	2023883a 	mov	r17,r4
    c208:	2809883a 	mov	r4,r5
    c20c:	dfc00215 	stw	ra,8(sp)
    c210:	000e9840 	call	e984 <close>
    c214:	1007883a 	mov	r3,r2
    c218:	00bfffc4 	movi	r2,-1
    c21c:	18800626 	beq	r3,r2,c238 <_close_r+0x4c>
    c220:	1805883a 	mov	r2,r3
    c224:	dfc00217 	ldw	ra,8(sp)
    c228:	dc400117 	ldw	r17,4(sp)
    c22c:	dc000017 	ldw	r16,0(sp)
    c230:	dec00304 	addi	sp,sp,12
    c234:	f800283a 	ret
    c238:	80800017 	ldw	r2,0(r16)
    c23c:	103ff826 	beq	r2,zero,c220 <_close_r+0x34>
    c240:	88800015 	stw	r2,0(r17)
    c244:	1805883a 	mov	r2,r3
    c248:	dfc00217 	ldw	ra,8(sp)
    c24c:	dc400117 	ldw	r17,4(sp)
    c250:	dc000017 	ldw	r16,0(sp)
    c254:	dec00304 	addi	sp,sp,12
    c258:	f800283a 	ret

0000c25c <_fclose_r>:
    c25c:	defffc04 	addi	sp,sp,-16
    c260:	dc400115 	stw	r17,4(sp)
    c264:	dc000015 	stw	r16,0(sp)
    c268:	dfc00315 	stw	ra,12(sp)
    c26c:	dc800215 	stw	r18,8(sp)
    c270:	2821883a 	mov	r16,r5
    c274:	2023883a 	mov	r17,r4
    c278:	28002926 	beq	r5,zero,c320 <_fclose_r+0xc4>
    c27c:	0008f5c0 	call	8f5c <__sfp_lock_acquire>
    c280:	88000226 	beq	r17,zero,c28c <_fclose_r+0x30>
    c284:	88800e17 	ldw	r2,56(r17)
    c288:	10002d26 	beq	r2,zero,c340 <_fclose_r+0xe4>
    c28c:	8080030f 	ldh	r2,12(r16)
    c290:	10002226 	beq	r2,zero,c31c <_fclose_r+0xc0>
    c294:	8809883a 	mov	r4,r17
    c298:	800b883a 	mov	r5,r16
    c29c:	0008cd40 	call	8cd4 <_fflush_r>
    c2a0:	1025883a 	mov	r18,r2
    c2a4:	80800b17 	ldw	r2,44(r16)
    c2a8:	10000426 	beq	r2,zero,c2bc <_fclose_r+0x60>
    c2ac:	81400717 	ldw	r5,28(r16)
    c2b0:	8809883a 	mov	r4,r17
    c2b4:	103ee83a 	callr	r2
    c2b8:	10002a16 	blt	r2,zero,c364 <_fclose_r+0x108>
    c2bc:	8080030b 	ldhu	r2,12(r16)
    c2c0:	1080200c 	andi	r2,r2,128
    c2c4:	1000231e 	bne	r2,zero,c354 <_fclose_r+0xf8>
    c2c8:	81400c17 	ldw	r5,48(r16)
    c2cc:	28000526 	beq	r5,zero,c2e4 <_fclose_r+0x88>
    c2d0:	80801004 	addi	r2,r16,64
    c2d4:	28800226 	beq	r5,r2,c2e0 <_fclose_r+0x84>
    c2d8:	8809883a 	mov	r4,r17
    c2dc:	00092f00 	call	92f0 <_free_r>
    c2e0:	80000c15 	stw	zero,48(r16)
    c2e4:	81401117 	ldw	r5,68(r16)
    c2e8:	28000326 	beq	r5,zero,c2f8 <_fclose_r+0x9c>
    c2ec:	8809883a 	mov	r4,r17
    c2f0:	00092f00 	call	92f0 <_free_r>
    c2f4:	80001115 	stw	zero,68(r16)
    c2f8:	8000030d 	sth	zero,12(r16)
    c2fc:	0008f600 	call	8f60 <__sfp_lock_release>
    c300:	9005883a 	mov	r2,r18
    c304:	dfc00317 	ldw	ra,12(sp)
    c308:	dc800217 	ldw	r18,8(sp)
    c30c:	dc400117 	ldw	r17,4(sp)
    c310:	dc000017 	ldw	r16,0(sp)
    c314:	dec00404 	addi	sp,sp,16
    c318:	f800283a 	ret
    c31c:	0008f600 	call	8f60 <__sfp_lock_release>
    c320:	0025883a 	mov	r18,zero
    c324:	9005883a 	mov	r2,r18
    c328:	dfc00317 	ldw	ra,12(sp)
    c32c:	dc800217 	ldw	r18,8(sp)
    c330:	dc400117 	ldw	r17,4(sp)
    c334:	dc000017 	ldw	r16,0(sp)
    c338:	dec00404 	addi	sp,sp,16
    c33c:	f800283a 	ret
    c340:	8809883a 	mov	r4,r17
    c344:	0008f6c0 	call	8f6c <__sinit>
    c348:	8080030f 	ldh	r2,12(r16)
    c34c:	103fd11e 	bne	r2,zero,c294 <_fclose_r+0x38>
    c350:	003ff206 	br	c31c <_fclose_r+0xc0>
    c354:	81400417 	ldw	r5,16(r16)
    c358:	8809883a 	mov	r4,r17
    c35c:	00092f00 	call	92f0 <_free_r>
    c360:	003fd906 	br	c2c8 <_fclose_r+0x6c>
    c364:	04bfffc4 	movi	r18,-1
    c368:	003fd406 	br	c2bc <_fclose_r+0x60>

0000c36c <fclose>:
    c36c:	00820034 	movhi	r2,2048
    c370:	1088d604 	addi	r2,r2,9048
    c374:	200b883a 	mov	r5,r4
    c378:	11000017 	ldw	r4,0(r2)
    c37c:	000c25c1 	jmpi	c25c <_fclose_r>

0000c380 <_fstat_r>:
    c380:	defffd04 	addi	sp,sp,-12
    c384:	dc000015 	stw	r16,0(sp)
    c388:	04020034 	movhi	r16,2048
    c38c:	84090d04 	addi	r16,r16,9268
    c390:	dc400115 	stw	r17,4(sp)
    c394:	80000015 	stw	zero,0(r16)
    c398:	2023883a 	mov	r17,r4
    c39c:	2809883a 	mov	r4,r5
    c3a0:	300b883a 	mov	r5,r6
    c3a4:	dfc00215 	stw	ra,8(sp)
    c3a8:	000eb0c0 	call	eb0c <fstat>
    c3ac:	1007883a 	mov	r3,r2
    c3b0:	00bfffc4 	movi	r2,-1
    c3b4:	18800626 	beq	r3,r2,c3d0 <_fstat_r+0x50>
    c3b8:	1805883a 	mov	r2,r3
    c3bc:	dfc00217 	ldw	ra,8(sp)
    c3c0:	dc400117 	ldw	r17,4(sp)
    c3c4:	dc000017 	ldw	r16,0(sp)
    c3c8:	dec00304 	addi	sp,sp,12
    c3cc:	f800283a 	ret
    c3d0:	80800017 	ldw	r2,0(r16)
    c3d4:	103ff826 	beq	r2,zero,c3b8 <_fstat_r+0x38>
    c3d8:	88800015 	stw	r2,0(r17)
    c3dc:	1805883a 	mov	r2,r3
    c3e0:	dfc00217 	ldw	ra,8(sp)
    c3e4:	dc400117 	ldw	r17,4(sp)
    c3e8:	dc000017 	ldw	r16,0(sp)
    c3ec:	dec00304 	addi	sp,sp,12
    c3f0:	f800283a 	ret

0000c3f4 <_isatty_r>:
    c3f4:	defffd04 	addi	sp,sp,-12
    c3f8:	dc000015 	stw	r16,0(sp)
    c3fc:	04020034 	movhi	r16,2048
    c400:	84090d04 	addi	r16,r16,9268
    c404:	dc400115 	stw	r17,4(sp)
    c408:	80000015 	stw	zero,0(r16)
    c40c:	2023883a 	mov	r17,r4
    c410:	2809883a 	mov	r4,r5
    c414:	dfc00215 	stw	ra,8(sp)
    c418:	000ef0c0 	call	ef0c <isatty>
    c41c:	1007883a 	mov	r3,r2
    c420:	00bfffc4 	movi	r2,-1
    c424:	18800626 	beq	r3,r2,c440 <_isatty_r+0x4c>
    c428:	1805883a 	mov	r2,r3
    c42c:	dfc00217 	ldw	ra,8(sp)
    c430:	dc400117 	ldw	r17,4(sp)
    c434:	dc000017 	ldw	r16,0(sp)
    c438:	dec00304 	addi	sp,sp,12
    c43c:	f800283a 	ret
    c440:	80800017 	ldw	r2,0(r16)
    c444:	103ff826 	beq	r2,zero,c428 <_isatty_r+0x34>
    c448:	88800015 	stw	r2,0(r17)
    c44c:	1805883a 	mov	r2,r3
    c450:	dfc00217 	ldw	ra,8(sp)
    c454:	dc400117 	ldw	r17,4(sp)
    c458:	dc000017 	ldw	r16,0(sp)
    c45c:	dec00304 	addi	sp,sp,12
    c460:	f800283a 	ret

0000c464 <_lseek_r>:
    c464:	defffd04 	addi	sp,sp,-12
    c468:	dc000015 	stw	r16,0(sp)
    c46c:	04020034 	movhi	r16,2048
    c470:	84090d04 	addi	r16,r16,9268
    c474:	dc400115 	stw	r17,4(sp)
    c478:	80000015 	stw	zero,0(r16)
    c47c:	2023883a 	mov	r17,r4
    c480:	2809883a 	mov	r4,r5
    c484:	300b883a 	mov	r5,r6
    c488:	380d883a 	mov	r6,r7
    c48c:	dfc00215 	stw	ra,8(sp)
    c490:	000f02c0 	call	f02c <lseek>
    c494:	1007883a 	mov	r3,r2
    c498:	00bfffc4 	movi	r2,-1
    c49c:	18800626 	beq	r3,r2,c4b8 <_lseek_r+0x54>
    c4a0:	1805883a 	mov	r2,r3
    c4a4:	dfc00217 	ldw	ra,8(sp)
    c4a8:	dc400117 	ldw	r17,4(sp)
    c4ac:	dc000017 	ldw	r16,0(sp)
    c4b0:	dec00304 	addi	sp,sp,12
    c4b4:	f800283a 	ret
    c4b8:	80800017 	ldw	r2,0(r16)
    c4bc:	103ff826 	beq	r2,zero,c4a0 <_lseek_r+0x3c>
    c4c0:	88800015 	stw	r2,0(r17)
    c4c4:	1805883a 	mov	r2,r3
    c4c8:	dfc00217 	ldw	ra,8(sp)
    c4cc:	dc400117 	ldw	r17,4(sp)
    c4d0:	dc000017 	ldw	r16,0(sp)
    c4d4:	dec00304 	addi	sp,sp,12
    c4d8:	f800283a 	ret

0000c4dc <_read_r>:
    c4dc:	defffd04 	addi	sp,sp,-12
    c4e0:	dc000015 	stw	r16,0(sp)
    c4e4:	04020034 	movhi	r16,2048
    c4e8:	84090d04 	addi	r16,r16,9268
    c4ec:	dc400115 	stw	r17,4(sp)
    c4f0:	80000015 	stw	zero,0(r16)
    c4f4:	2023883a 	mov	r17,r4
    c4f8:	2809883a 	mov	r4,r5
    c4fc:	300b883a 	mov	r5,r6
    c500:	380d883a 	mov	r6,r7
    c504:	dfc00215 	stw	ra,8(sp)
    c508:	000f2280 	call	f228 <read>
    c50c:	1007883a 	mov	r3,r2
    c510:	00bfffc4 	movi	r2,-1
    c514:	18800626 	beq	r3,r2,c530 <_read_r+0x54>
    c518:	1805883a 	mov	r2,r3
    c51c:	dfc00217 	ldw	ra,8(sp)
    c520:	dc400117 	ldw	r17,4(sp)
    c524:	dc000017 	ldw	r16,0(sp)
    c528:	dec00304 	addi	sp,sp,12
    c52c:	f800283a 	ret
    c530:	80800017 	ldw	r2,0(r16)
    c534:	103ff826 	beq	r2,zero,c518 <_read_r+0x3c>
    c538:	88800015 	stw	r2,0(r17)
    c53c:	1805883a 	mov	r2,r3
    c540:	dfc00217 	ldw	ra,8(sp)
    c544:	dc400117 	ldw	r17,4(sp)
    c548:	dc000017 	ldw	r16,0(sp)
    c54c:	dec00304 	addi	sp,sp,12
    c550:	f800283a 	ret

0000c554 <__udivdi3>:
    c554:	defff004 	addi	sp,sp,-64
    c558:	2005883a 	mov	r2,r4
    c55c:	3011883a 	mov	r8,r6
    c560:	df000e15 	stw	fp,56(sp)
    c564:	dd000a15 	stw	r20,40(sp)
    c568:	dc000615 	stw	r16,24(sp)
    c56c:	dfc00f15 	stw	ra,60(sp)
    c570:	ddc00d15 	stw	r23,52(sp)
    c574:	dd800c15 	stw	r22,48(sp)
    c578:	dd400b15 	stw	r21,44(sp)
    c57c:	dcc00915 	stw	r19,36(sp)
    c580:	dc800815 	stw	r18,32(sp)
    c584:	dc400715 	stw	r17,28(sp)
    c588:	4021883a 	mov	r16,r8
    c58c:	1039883a 	mov	fp,r2
    c590:	2829883a 	mov	r20,r5
    c594:	38003b1e 	bne	r7,zero,c684 <__udivdi3+0x130>
    c598:	2a005c36 	bltu	r5,r8,c70c <__udivdi3+0x1b8>
    c59c:	4000a626 	beq	r8,zero,c838 <__udivdi3+0x2e4>
    c5a0:	00bfffd4 	movui	r2,65535
    c5a4:	14009e36 	bltu	r2,r16,c820 <__udivdi3+0x2cc>
    c5a8:	00803fc4 	movi	r2,255
    c5ac:	14013d36 	bltu	r2,r16,caa4 <__udivdi3+0x550>
    c5b0:	000b883a 	mov	r5,zero
    c5b4:	0005883a 	mov	r2,zero
    c5b8:	8084d83a 	srl	r2,r16,r2
    c5bc:	01020034 	movhi	r4,2048
    c5c0:	2100a204 	addi	r4,r4,648
    c5c4:	01800804 	movi	r6,32
    c5c8:	1105883a 	add	r2,r2,r4
    c5cc:	10c00003 	ldbu	r3,0(r2)
    c5d0:	28c7883a 	add	r3,r5,r3
    c5d4:	30edc83a 	sub	r22,r6,r3
    c5d8:	b000ee1e 	bne	r22,zero,c994 <__udivdi3+0x440>
    c5dc:	802ad43a 	srli	r21,r16,16
    c5e0:	00800044 	movi	r2,1
    c5e4:	a423c83a 	sub	r17,r20,r16
    c5e8:	85ffffcc 	andi	r23,r16,65535
    c5ec:	d8800315 	stw	r2,12(sp)
    c5f0:	8809883a 	mov	r4,r17
    c5f4:	a80b883a 	mov	r5,r21
    c5f8:	000e3480 	call	e348 <__udivsi3>
    c5fc:	8809883a 	mov	r4,r17
    c600:	a80b883a 	mov	r5,r21
    c604:	102d883a 	mov	r22,r2
    c608:	000e3500 	call	e350 <__umodsi3>
    c60c:	1004943a 	slli	r2,r2,16
    c610:	e006d43a 	srli	r3,fp,16
    c614:	bda3383a 	mul	r17,r23,r22
    c618:	10c4b03a 	or	r2,r2,r3
    c61c:	1440042e 	bgeu	r2,r17,c630 <__udivdi3+0xdc>
    c620:	1405883a 	add	r2,r2,r16
    c624:	b5bfffc4 	addi	r22,r22,-1
    c628:	14000136 	bltu	r2,r16,c630 <__udivdi3+0xdc>
    c62c:	14413d36 	bltu	r2,r17,cb24 <__udivdi3+0x5d0>
    c630:	1463c83a 	sub	r17,r2,r17
    c634:	8809883a 	mov	r4,r17
    c638:	a80b883a 	mov	r5,r21
    c63c:	000e3480 	call	e348 <__udivsi3>
    c640:	8809883a 	mov	r4,r17
    c644:	a80b883a 	mov	r5,r21
    c648:	1029883a 	mov	r20,r2
    c64c:	000e3500 	call	e350 <__umodsi3>
    c650:	1004943a 	slli	r2,r2,16
    c654:	bd09383a 	mul	r4,r23,r20
    c658:	e0ffffcc 	andi	r3,fp,65535
    c65c:	10c4b03a 	or	r2,r2,r3
    c660:	1100042e 	bgeu	r2,r4,c674 <__udivdi3+0x120>
    c664:	8085883a 	add	r2,r16,r2
    c668:	a53fffc4 	addi	r20,r20,-1
    c66c:	14000136 	bltu	r2,r16,c674 <__udivdi3+0x120>
    c670:	11012036 	bltu	r2,r4,caf4 <__udivdi3+0x5a0>
    c674:	b004943a 	slli	r2,r22,16
    c678:	d9000317 	ldw	r4,12(sp)
    c67c:	a084b03a 	or	r2,r20,r2
    c680:	00001506 	br	c6d8 <__udivdi3+0x184>
    c684:	380d883a 	mov	r6,r7
    c688:	29c06236 	bltu	r5,r7,c814 <__udivdi3+0x2c0>
    c68c:	00bfffd4 	movui	r2,65535
    c690:	11c05a36 	bltu	r2,r7,c7fc <__udivdi3+0x2a8>
    c694:	00803fc4 	movi	r2,255
    c698:	11c0fc36 	bltu	r2,r7,ca8c <__udivdi3+0x538>
    c69c:	000b883a 	mov	r5,zero
    c6a0:	0005883a 	mov	r2,zero
    c6a4:	3084d83a 	srl	r2,r6,r2
    c6a8:	01020034 	movhi	r4,2048
    c6ac:	2100a204 	addi	r4,r4,648
    c6b0:	01c00804 	movi	r7,32
    c6b4:	1105883a 	add	r2,r2,r4
    c6b8:	10c00003 	ldbu	r3,0(r2)
    c6bc:	28c7883a 	add	r3,r5,r3
    c6c0:	38efc83a 	sub	r23,r7,r3
    c6c4:	b800691e 	bne	r23,zero,c86c <__udivdi3+0x318>
    c6c8:	35000136 	bltu	r6,r20,c6d0 <__udivdi3+0x17c>
    c6cc:	e4005136 	bltu	fp,r16,c814 <__udivdi3+0x2c0>
    c6d0:	00800044 	movi	r2,1
    c6d4:	0009883a 	mov	r4,zero
    c6d8:	2007883a 	mov	r3,r4
    c6dc:	dfc00f17 	ldw	ra,60(sp)
    c6e0:	df000e17 	ldw	fp,56(sp)
    c6e4:	ddc00d17 	ldw	r23,52(sp)
    c6e8:	dd800c17 	ldw	r22,48(sp)
    c6ec:	dd400b17 	ldw	r21,44(sp)
    c6f0:	dd000a17 	ldw	r20,40(sp)
    c6f4:	dcc00917 	ldw	r19,36(sp)
    c6f8:	dc800817 	ldw	r18,32(sp)
    c6fc:	dc400717 	ldw	r17,28(sp)
    c700:	dc000617 	ldw	r16,24(sp)
    c704:	dec01004 	addi	sp,sp,64
    c708:	f800283a 	ret
    c70c:	00bfffd4 	movui	r2,65535
    c710:	12005036 	bltu	r2,r8,c854 <__udivdi3+0x300>
    c714:	00803fc4 	movi	r2,255
    c718:	1200e836 	bltu	r2,r8,cabc <__udivdi3+0x568>
    c71c:	000b883a 	mov	r5,zero
    c720:	0005883a 	mov	r2,zero
    c724:	8084d83a 	srl	r2,r16,r2
    c728:	01020034 	movhi	r4,2048
    c72c:	2100a204 	addi	r4,r4,648
    c730:	01800804 	movi	r6,32
    c734:	1105883a 	add	r2,r2,r4
    c738:	10c00003 	ldbu	r3,0(r2)
    c73c:	28c7883a 	add	r3,r5,r3
    c740:	30cbc83a 	sub	r5,r6,r3
    c744:	28000626 	beq	r5,zero,c760 <__udivdi3+0x20c>
    c748:	3145c83a 	sub	r2,r6,r5
    c74c:	e084d83a 	srl	r2,fp,r2
    c750:	a146983a 	sll	r3,r20,r5
    c754:	e178983a 	sll	fp,fp,r5
    c758:	8160983a 	sll	r16,r16,r5
    c75c:	18a8b03a 	or	r20,r3,r2
    c760:	802ad43a 	srli	r21,r16,16
    c764:	a009883a 	mov	r4,r20
    c768:	85ffffcc 	andi	r23,r16,65535
    c76c:	a80b883a 	mov	r5,r21
    c770:	000e3480 	call	e348 <__udivsi3>
    c774:	a009883a 	mov	r4,r20
    c778:	a80b883a 	mov	r5,r21
    c77c:	102d883a 	mov	r22,r2
    c780:	000e3500 	call	e350 <__umodsi3>
    c784:	1004943a 	slli	r2,r2,16
    c788:	e006d43a 	srli	r3,fp,16
    c78c:	bda3383a 	mul	r17,r23,r22
    c790:	10c4b03a 	or	r2,r2,r3
    c794:	1440042e 	bgeu	r2,r17,c7a8 <__udivdi3+0x254>
    c798:	1405883a 	add	r2,r2,r16
    c79c:	b5bfffc4 	addi	r22,r22,-1
    c7a0:	14000136 	bltu	r2,r16,c7a8 <__udivdi3+0x254>
    c7a4:	1440d536 	bltu	r2,r17,cafc <__udivdi3+0x5a8>
    c7a8:	1463c83a 	sub	r17,r2,r17
    c7ac:	8809883a 	mov	r4,r17
    c7b0:	a80b883a 	mov	r5,r21
    c7b4:	000e3480 	call	e348 <__udivsi3>
    c7b8:	8809883a 	mov	r4,r17
    c7bc:	a80b883a 	mov	r5,r21
    c7c0:	1029883a 	mov	r20,r2
    c7c4:	000e3500 	call	e350 <__umodsi3>
    c7c8:	1004943a 	slli	r2,r2,16
    c7cc:	bd09383a 	mul	r4,r23,r20
    c7d0:	e0ffffcc 	andi	r3,fp,65535
    c7d4:	10c4b03a 	or	r2,r2,r3
    c7d8:	1100042e 	bgeu	r2,r4,c7ec <__udivdi3+0x298>
    c7dc:	8085883a 	add	r2,r16,r2
    c7e0:	a53fffc4 	addi	r20,r20,-1
    c7e4:	14000136 	bltu	r2,r16,c7ec <__udivdi3+0x298>
    c7e8:	1100c736 	bltu	r2,r4,cb08 <__udivdi3+0x5b4>
    c7ec:	b004943a 	slli	r2,r22,16
    c7f0:	0009883a 	mov	r4,zero
    c7f4:	a084b03a 	or	r2,r20,r2
    c7f8:	003fb706 	br	c6d8 <__udivdi3+0x184>
    c7fc:	00804034 	movhi	r2,256
    c800:	10bfffc4 	addi	r2,r2,-1
    c804:	11c0a436 	bltu	r2,r7,ca98 <__udivdi3+0x544>
    c808:	01400404 	movi	r5,16
    c80c:	2805883a 	mov	r2,r5
    c810:	003fa406 	br	c6a4 <__udivdi3+0x150>
    c814:	0005883a 	mov	r2,zero
    c818:	0009883a 	mov	r4,zero
    c81c:	003fae06 	br	c6d8 <__udivdi3+0x184>
    c820:	00804034 	movhi	r2,256
    c824:	10bfffc4 	addi	r2,r2,-1
    c828:	1400a136 	bltu	r2,r16,cab0 <__udivdi3+0x55c>
    c82c:	01400404 	movi	r5,16
    c830:	2805883a 	mov	r2,r5
    c834:	003f6006 	br	c5b8 <__udivdi3+0x64>
    c838:	01000044 	movi	r4,1
    c83c:	000b883a 	mov	r5,zero
    c840:	000e3480 	call	e348 <__udivsi3>
    c844:	1021883a 	mov	r16,r2
    c848:	00bfffd4 	movui	r2,65535
    c84c:	143ff436 	bltu	r2,r16,c820 <__udivdi3+0x2cc>
    c850:	003f5506 	br	c5a8 <__udivdi3+0x54>
    c854:	00804034 	movhi	r2,256
    c858:	10bfffc4 	addi	r2,r2,-1
    c85c:	12009a36 	bltu	r2,r8,cac8 <__udivdi3+0x574>
    c860:	01400404 	movi	r5,16
    c864:	2805883a 	mov	r2,r5
    c868:	003fae06 	br	c724 <__udivdi3+0x1d0>
    c86c:	3dc5c83a 	sub	r2,r7,r23
    c870:	35c8983a 	sll	r4,r6,r23
    c874:	8086d83a 	srl	r3,r16,r2
    c878:	a0a2d83a 	srl	r17,r20,r2
    c87c:	e084d83a 	srl	r2,fp,r2
    c880:	20eab03a 	or	r21,r4,r3
    c884:	a82cd43a 	srli	r22,r21,16
    c888:	a5c6983a 	sll	r3,r20,r23
    c88c:	8809883a 	mov	r4,r17
    c890:	b00b883a 	mov	r5,r22
    c894:	1886b03a 	or	r3,r3,r2
    c898:	d8c00215 	stw	r3,8(sp)
    c89c:	000e3480 	call	e348 <__udivsi3>
    c8a0:	8809883a 	mov	r4,r17
    c8a4:	b00b883a 	mov	r5,r22
    c8a8:	1029883a 	mov	r20,r2
    c8ac:	000e3500 	call	e350 <__umodsi3>
    c8b0:	a8ffffcc 	andi	r3,r21,65535
    c8b4:	d8c00515 	stw	r3,20(sp)
    c8b8:	d9000217 	ldw	r4,8(sp)
    c8bc:	d9400517 	ldw	r5,20(sp)
    c8c0:	1004943a 	slli	r2,r2,16
    c8c4:	2006d43a 	srli	r3,r4,16
    c8c8:	85e0983a 	sll	r16,r16,r23
    c8cc:	2d23383a 	mul	r17,r5,r20
    c8d0:	10c4b03a 	or	r2,r2,r3
    c8d4:	dc000015 	stw	r16,0(sp)
    c8d8:	1440032e 	bgeu	r2,r17,c8e8 <__udivdi3+0x394>
    c8dc:	1545883a 	add	r2,r2,r21
    c8e0:	a53fffc4 	addi	r20,r20,-1
    c8e4:	15407f2e 	bgeu	r2,r21,cae4 <__udivdi3+0x590>
    c8e8:	1463c83a 	sub	r17,r2,r17
    c8ec:	8809883a 	mov	r4,r17
    c8f0:	b00b883a 	mov	r5,r22
    c8f4:	000e3480 	call	e348 <__udivsi3>
    c8f8:	8809883a 	mov	r4,r17
    c8fc:	b00b883a 	mov	r5,r22
    c900:	1021883a 	mov	r16,r2
    c904:	000e3500 	call	e350 <__umodsi3>
    c908:	d8c00517 	ldw	r3,20(sp)
    c90c:	d9000217 	ldw	r4,8(sp)
    c910:	1004943a 	slli	r2,r2,16
    c914:	1c0f383a 	mul	r7,r3,r16
    c918:	20ffffcc 	andi	r3,r4,65535
    c91c:	10e2b03a 	or	r17,r2,r3
    c920:	89c0032e 	bgeu	r17,r7,c930 <__udivdi3+0x3dc>
    c924:	8d63883a 	add	r17,r17,r21
    c928:	843fffc4 	addi	r16,r16,-1
    c92c:	8d40692e 	bgeu	r17,r21,cad4 <__udivdi3+0x580>
    c930:	a008943a 	slli	r4,r20,16
    c934:	d9400017 	ldw	r5,0(sp)
    c938:	89e3c83a 	sub	r17,r17,r7
    c93c:	8110b03a 	or	r8,r16,r4
    c940:	280cd43a 	srli	r6,r5,16
    c944:	28ffffcc 	andi	r3,r5,65535
    c948:	40bfffcc 	andi	r2,r8,65535
    c94c:	400ad43a 	srli	r5,r8,16
    c950:	10d3383a 	mul	r9,r2,r3
    c954:	1185383a 	mul	r2,r2,r6
    c958:	28c7383a 	mul	r3,r5,r3
    c95c:	4808d43a 	srli	r4,r9,16
    c960:	298b383a 	mul	r5,r5,r6
    c964:	10c5883a 	add	r2,r2,r3
    c968:	2089883a 	add	r4,r4,r2
    c96c:	20c0022e 	bgeu	r4,r3,c978 <__udivdi3+0x424>
    c970:	00800074 	movhi	r2,1
    c974:	288b883a 	add	r5,r5,r2
    c978:	2004d43a 	srli	r2,r4,16
    c97c:	288b883a 	add	r5,r5,r2
    c980:	89403f36 	bltu	r17,r5,ca80 <__udivdi3+0x52c>
    c984:	89403926 	beq	r17,r5,ca6c <__udivdi3+0x518>
    c988:	4005883a 	mov	r2,r8
    c98c:	0009883a 	mov	r4,zero
    c990:	003f5106 	br	c6d8 <__udivdi3+0x184>
    c994:	85a0983a 	sll	r16,r16,r22
    c998:	3585c83a 	sub	r2,r6,r22
    c99c:	a0a2d83a 	srl	r17,r20,r2
    c9a0:	802ad43a 	srli	r21,r16,16
    c9a4:	e084d83a 	srl	r2,fp,r2
    c9a8:	a586983a 	sll	r3,r20,r22
    c9ac:	8809883a 	mov	r4,r17
    c9b0:	a80b883a 	mov	r5,r21
    c9b4:	1886b03a 	or	r3,r3,r2
    c9b8:	d8c00115 	stw	r3,4(sp)
    c9bc:	000e3480 	call	e348 <__udivsi3>
    c9c0:	8809883a 	mov	r4,r17
    c9c4:	a80b883a 	mov	r5,r21
    c9c8:	d8800415 	stw	r2,16(sp)
    c9cc:	000e3500 	call	e350 <__umodsi3>
    c9d0:	d9000117 	ldw	r4,4(sp)
    c9d4:	d9400417 	ldw	r5,16(sp)
    c9d8:	1004943a 	slli	r2,r2,16
    c9dc:	85ffffcc 	andi	r23,r16,65535
    c9e0:	2006d43a 	srli	r3,r4,16
    c9e4:	b963383a 	mul	r17,r23,r5
    c9e8:	10c4b03a 	or	r2,r2,r3
    c9ec:	1440042e 	bgeu	r2,r17,ca00 <__udivdi3+0x4ac>
    c9f0:	297fffc4 	addi	r5,r5,-1
    c9f4:	1405883a 	add	r2,r2,r16
    c9f8:	d9400415 	stw	r5,16(sp)
    c9fc:	1400442e 	bgeu	r2,r16,cb10 <__udivdi3+0x5bc>
    ca00:	1463c83a 	sub	r17,r2,r17
    ca04:	8809883a 	mov	r4,r17
    ca08:	a80b883a 	mov	r5,r21
    ca0c:	000e3480 	call	e348 <__udivsi3>
    ca10:	8809883a 	mov	r4,r17
    ca14:	a80b883a 	mov	r5,r21
    ca18:	1029883a 	mov	r20,r2
    ca1c:	000e3500 	call	e350 <__umodsi3>
    ca20:	d9400117 	ldw	r5,4(sp)
    ca24:	1004943a 	slli	r2,r2,16
    ca28:	bd09383a 	mul	r4,r23,r20
    ca2c:	28ffffcc 	andi	r3,r5,65535
    ca30:	10c6b03a 	or	r3,r2,r3
    ca34:	1900062e 	bgeu	r3,r4,ca50 <__udivdi3+0x4fc>
    ca38:	1c07883a 	add	r3,r3,r16
    ca3c:	a53fffc4 	addi	r20,r20,-1
    ca40:	1c000336 	bltu	r3,r16,ca50 <__udivdi3+0x4fc>
    ca44:	1900022e 	bgeu	r3,r4,ca50 <__udivdi3+0x4fc>
    ca48:	a53fffc4 	addi	r20,r20,-1
    ca4c:	1c07883a 	add	r3,r3,r16
    ca50:	d9400417 	ldw	r5,16(sp)
    ca54:	e5b8983a 	sll	fp,fp,r22
    ca58:	1923c83a 	sub	r17,r3,r4
    ca5c:	2804943a 	slli	r2,r5,16
    ca60:	a0a8b03a 	or	r20,r20,r2
    ca64:	dd000315 	stw	r20,12(sp)
    ca68:	003ee106 	br	c5f0 <__udivdi3+0x9c>
    ca6c:	2004943a 	slli	r2,r4,16
    ca70:	e5c8983a 	sll	r4,fp,r23
    ca74:	48ffffcc 	andi	r3,r9,65535
    ca78:	10c5883a 	add	r2,r2,r3
    ca7c:	20bfc22e 	bgeu	r4,r2,c988 <__udivdi3+0x434>
    ca80:	40bfffc4 	addi	r2,r8,-1
    ca84:	0009883a 	mov	r4,zero
    ca88:	003f1306 	br	c6d8 <__udivdi3+0x184>
    ca8c:	01400204 	movi	r5,8
    ca90:	2805883a 	mov	r2,r5
    ca94:	003f0306 	br	c6a4 <__udivdi3+0x150>
    ca98:	01400604 	movi	r5,24
    ca9c:	2805883a 	mov	r2,r5
    caa0:	003f0006 	br	c6a4 <__udivdi3+0x150>
    caa4:	01400204 	movi	r5,8
    caa8:	2805883a 	mov	r2,r5
    caac:	003ec206 	br	c5b8 <__udivdi3+0x64>
    cab0:	01400604 	movi	r5,24
    cab4:	2805883a 	mov	r2,r5
    cab8:	003ebf06 	br	c5b8 <__udivdi3+0x64>
    cabc:	01400204 	movi	r5,8
    cac0:	2805883a 	mov	r2,r5
    cac4:	003f1706 	br	c724 <__udivdi3+0x1d0>
    cac8:	01400604 	movi	r5,24
    cacc:	2805883a 	mov	r2,r5
    cad0:	003f1406 	br	c724 <__udivdi3+0x1d0>
    cad4:	89ff962e 	bgeu	r17,r7,c930 <__udivdi3+0x3dc>
    cad8:	8d63883a 	add	r17,r17,r21
    cadc:	843fffc4 	addi	r16,r16,-1
    cae0:	003f9306 	br	c930 <__udivdi3+0x3dc>
    cae4:	147f802e 	bgeu	r2,r17,c8e8 <__udivdi3+0x394>
    cae8:	a53fffc4 	addi	r20,r20,-1
    caec:	1545883a 	add	r2,r2,r21
    caf0:	003f7d06 	br	c8e8 <__udivdi3+0x394>
    caf4:	a53fffc4 	addi	r20,r20,-1
    caf8:	003ede06 	br	c674 <__udivdi3+0x120>
    cafc:	b5bfffc4 	addi	r22,r22,-1
    cb00:	1405883a 	add	r2,r2,r16
    cb04:	003f2806 	br	c7a8 <__udivdi3+0x254>
    cb08:	a53fffc4 	addi	r20,r20,-1
    cb0c:	003f3706 	br	c7ec <__udivdi3+0x298>
    cb10:	147fbb2e 	bgeu	r2,r17,ca00 <__udivdi3+0x4ac>
    cb14:	297fffc4 	addi	r5,r5,-1
    cb18:	1405883a 	add	r2,r2,r16
    cb1c:	d9400415 	stw	r5,16(sp)
    cb20:	003fb706 	br	ca00 <__udivdi3+0x4ac>
    cb24:	b5bfffc4 	addi	r22,r22,-1
    cb28:	1405883a 	add	r2,r2,r16
    cb2c:	003ec006 	br	c630 <__udivdi3+0xdc>

0000cb30 <__umoddi3>:
    cb30:	defff104 	addi	sp,sp,-60
    cb34:	dd800b15 	stw	r22,44(sp)
    cb38:	dd000915 	stw	r20,36(sp)
    cb3c:	dc000515 	stw	r16,20(sp)
    cb40:	dfc00e15 	stw	ra,56(sp)
    cb44:	df000d15 	stw	fp,52(sp)
    cb48:	ddc00c15 	stw	r23,48(sp)
    cb4c:	dd400a15 	stw	r21,40(sp)
    cb50:	dcc00815 	stw	r19,32(sp)
    cb54:	dc800715 	stw	r18,28(sp)
    cb58:	dc400615 	stw	r17,24(sp)
    cb5c:	3021883a 	mov	r16,r6
    cb60:	202d883a 	mov	r22,r4
    cb64:	2829883a 	mov	r20,r5
    cb68:	38002b1e 	bne	r7,zero,cc18 <__umoddi3+0xe8>
    cb6c:	29805036 	bltu	r5,r6,ccb0 <__umoddi3+0x180>
    cb70:	30008a26 	beq	r6,zero,cd9c <__umoddi3+0x26c>
    cb74:	00bfffd4 	movui	r2,65535
    cb78:	14008236 	bltu	r2,r16,cd84 <__umoddi3+0x254>
    cb7c:	00803fc4 	movi	r2,255
    cb80:	14013636 	bltu	r2,r16,d05c <__umoddi3+0x52c>
    cb84:	000b883a 	mov	r5,zero
    cb88:	0005883a 	mov	r2,zero
    cb8c:	8084d83a 	srl	r2,r16,r2
    cb90:	01020034 	movhi	r4,2048
    cb94:	2100a204 	addi	r4,r4,648
    cb98:	01800804 	movi	r6,32
    cb9c:	1105883a 	add	r2,r2,r4
    cba0:	10c00003 	ldbu	r3,0(r2)
    cba4:	28c7883a 	add	r3,r5,r3
    cba8:	30efc83a 	sub	r23,r6,r3
    cbac:	b800941e 	bne	r23,zero,ce00 <__umoddi3+0x2d0>
    cbb0:	802ad43a 	srli	r21,r16,16
    cbb4:	a423c83a 	sub	r17,r20,r16
    cbb8:	0039883a 	mov	fp,zero
    cbbc:	853fffcc 	andi	r20,r16,65535
    cbc0:	8809883a 	mov	r4,r17
    cbc4:	a80b883a 	mov	r5,r21
    cbc8:	000e3480 	call	e348 <__udivsi3>
    cbcc:	8809883a 	mov	r4,r17
    cbd0:	a80b883a 	mov	r5,r21
    cbd4:	a0a3383a 	mul	r17,r20,r2
    cbd8:	000e3500 	call	e350 <__umodsi3>
    cbdc:	1004943a 	slli	r2,r2,16
    cbe0:	b006d43a 	srli	r3,r22,16
    cbe4:	10c4b03a 	or	r2,r2,r3
    cbe8:	1440032e 	bgeu	r2,r17,cbf8 <__umoddi3+0xc8>
    cbec:	1405883a 	add	r2,r2,r16
    cbf0:	14000136 	bltu	r2,r16,cbf8 <__umoddi3+0xc8>
    cbf4:	14413536 	bltu	r2,r17,d0cc <__umoddi3+0x59c>
    cbf8:	1463c83a 	sub	r17,r2,r17
    cbfc:	8809883a 	mov	r4,r17
    cc00:	a80b883a 	mov	r5,r21
    cc04:	000e3480 	call	e348 <__udivsi3>
    cc08:	8809883a 	mov	r4,r17
    cc0c:	a0a3383a 	mul	r17,r20,r2
    cc10:	a80b883a 	mov	r5,r21
    cc14:	00004d06 	br	cd4c <__umoddi3+0x21c>
    cc18:	380d883a 	mov	r6,r7
    cc1c:	29c0102e 	bgeu	r5,r7,cc60 <__umoddi3+0x130>
    cc20:	2011883a 	mov	r8,r4
    cc24:	2813883a 	mov	r9,r5
    cc28:	4005883a 	mov	r2,r8
    cc2c:	4807883a 	mov	r3,r9
    cc30:	dfc00e17 	ldw	ra,56(sp)
    cc34:	df000d17 	ldw	fp,52(sp)
    cc38:	ddc00c17 	ldw	r23,48(sp)
    cc3c:	dd800b17 	ldw	r22,44(sp)
    cc40:	dd400a17 	ldw	r21,40(sp)
    cc44:	dd000917 	ldw	r20,36(sp)
    cc48:	dcc00817 	ldw	r19,32(sp)
    cc4c:	dc800717 	ldw	r18,28(sp)
    cc50:	dc400617 	ldw	r17,24(sp)
    cc54:	dc000517 	ldw	r16,20(sp)
    cc58:	dec00f04 	addi	sp,sp,60
    cc5c:	f800283a 	ret
    cc60:	00bfffd4 	movui	r2,65535
    cc64:	11c05a36 	bltu	r2,r7,cdd0 <__umoddi3+0x2a0>
    cc68:	00803fc4 	movi	r2,255
    cc6c:	11c0fe36 	bltu	r2,r7,d068 <__umoddi3+0x538>
    cc70:	000b883a 	mov	r5,zero
    cc74:	0005883a 	mov	r2,zero
    cc78:	3084d83a 	srl	r2,r6,r2
    cc7c:	01020034 	movhi	r4,2048
    cc80:	2100a204 	addi	r4,r4,648
    cc84:	01c00804 	movi	r7,32
    cc88:	1105883a 	add	r2,r2,r4
    cc8c:	10c00003 	ldbu	r3,0(r2)
    cc90:	28c7883a 	add	r3,r5,r3
    cc94:	38ebc83a 	sub	r21,r7,r3
    cc98:	a800851e 	bne	r21,zero,ceb0 <__umoddi3+0x380>
    cc9c:	35005236 	bltu	r6,r20,cde8 <__umoddi3+0x2b8>
    cca0:	b400512e 	bgeu	r22,r16,cde8 <__umoddi3+0x2b8>
    cca4:	b011883a 	mov	r8,r22
    cca8:	a013883a 	mov	r9,r20
    ccac:	003fde06 	br	cc28 <__umoddi3+0xf8>
    ccb0:	00bfffd4 	movui	r2,65535
    ccb4:	11804036 	bltu	r2,r6,cdb8 <__umoddi3+0x288>
    ccb8:	00803fc4 	movi	r2,255
    ccbc:	1180ed36 	bltu	r2,r6,d074 <__umoddi3+0x544>
    ccc0:	000b883a 	mov	r5,zero
    ccc4:	0005883a 	mov	r2,zero
    ccc8:	8084d83a 	srl	r2,r16,r2
    cccc:	01020034 	movhi	r4,2048
    ccd0:	2100a204 	addi	r4,r4,648
    ccd4:	01800804 	movi	r6,32
    ccd8:	1105883a 	add	r2,r2,r4
    ccdc:	10c00003 	ldbu	r3,0(r2)
    cce0:	28c7883a 	add	r3,r5,r3
    cce4:	30c7c83a 	sub	r3,r6,r3
    cce8:	1800bf1e 	bne	r3,zero,cfe8 <__umoddi3+0x4b8>
    ccec:	0039883a 	mov	fp,zero
    ccf0:	802ad43a 	srli	r21,r16,16
    ccf4:	a009883a 	mov	r4,r20
    ccf8:	85ffffcc 	andi	r23,r16,65535
    ccfc:	a80b883a 	mov	r5,r21
    cd00:	000e3480 	call	e348 <__udivsi3>
    cd04:	a009883a 	mov	r4,r20
    cd08:	a80b883a 	mov	r5,r21
    cd0c:	b8a3383a 	mul	r17,r23,r2
    cd10:	000e3500 	call	e350 <__umodsi3>
    cd14:	1004943a 	slli	r2,r2,16
    cd18:	b006d43a 	srli	r3,r22,16
    cd1c:	10c4b03a 	or	r2,r2,r3
    cd20:	1440032e 	bgeu	r2,r17,cd30 <__umoddi3+0x200>
    cd24:	1405883a 	add	r2,r2,r16
    cd28:	14000136 	bltu	r2,r16,cd30 <__umoddi3+0x200>
    cd2c:	1440e536 	bltu	r2,r17,d0c4 <__umoddi3+0x594>
    cd30:	1463c83a 	sub	r17,r2,r17
    cd34:	8809883a 	mov	r4,r17
    cd38:	a80b883a 	mov	r5,r21
    cd3c:	000e3480 	call	e348 <__udivsi3>
    cd40:	8809883a 	mov	r4,r17
    cd44:	b8a3383a 	mul	r17,r23,r2
    cd48:	a80b883a 	mov	r5,r21
    cd4c:	000e3500 	call	e350 <__umodsi3>
    cd50:	1004943a 	slli	r2,r2,16
    cd54:	b0ffffcc 	andi	r3,r22,65535
    cd58:	10c4b03a 	or	r2,r2,r3
    cd5c:	1440042e 	bgeu	r2,r17,cd70 <__umoddi3+0x240>
    cd60:	1405883a 	add	r2,r2,r16
    cd64:	14000236 	bltu	r2,r16,cd70 <__umoddi3+0x240>
    cd68:	1440012e 	bgeu	r2,r17,cd70 <__umoddi3+0x240>
    cd6c:	1405883a 	add	r2,r2,r16
    cd70:	1445c83a 	sub	r2,r2,r17
    cd74:	1724d83a 	srl	r18,r2,fp
    cd78:	0013883a 	mov	r9,zero
    cd7c:	9011883a 	mov	r8,r18
    cd80:	003fa906 	br	cc28 <__umoddi3+0xf8>
    cd84:	00804034 	movhi	r2,256
    cd88:	10bfffc4 	addi	r2,r2,-1
    cd8c:	1400b036 	bltu	r2,r16,d050 <__umoddi3+0x520>
    cd90:	01400404 	movi	r5,16
    cd94:	2805883a 	mov	r2,r5
    cd98:	003f7c06 	br	cb8c <__umoddi3+0x5c>
    cd9c:	01000044 	movi	r4,1
    cda0:	000b883a 	mov	r5,zero
    cda4:	000e3480 	call	e348 <__udivsi3>
    cda8:	1021883a 	mov	r16,r2
    cdac:	00bfffd4 	movui	r2,65535
    cdb0:	143ff436 	bltu	r2,r16,cd84 <__umoddi3+0x254>
    cdb4:	003f7106 	br	cb7c <__umoddi3+0x4c>
    cdb8:	00804034 	movhi	r2,256
    cdbc:	10bfffc4 	addi	r2,r2,-1
    cdc0:	1180af36 	bltu	r2,r6,d080 <__umoddi3+0x550>
    cdc4:	01400404 	movi	r5,16
    cdc8:	2805883a 	mov	r2,r5
    cdcc:	003fbe06 	br	ccc8 <__umoddi3+0x198>
    cdd0:	00804034 	movhi	r2,256
    cdd4:	10bfffc4 	addi	r2,r2,-1
    cdd8:	11c0ac36 	bltu	r2,r7,d08c <__umoddi3+0x55c>
    cddc:	01400404 	movi	r5,16
    cde0:	2805883a 	mov	r2,r5
    cde4:	003fa406 	br	cc78 <__umoddi3+0x148>
    cde8:	b409c83a 	sub	r4,r22,r16
    cdec:	b105803a 	cmpltu	r2,r22,r4
    cdf0:	a187c83a 	sub	r3,r20,r6
    cdf4:	18a9c83a 	sub	r20,r3,r2
    cdf8:	202d883a 	mov	r22,r4
    cdfc:	003fa906 	br	cca4 <__umoddi3+0x174>
    ce00:	85e0983a 	sll	r16,r16,r23
    ce04:	35c5c83a 	sub	r2,r6,r23
    ce08:	a0a2d83a 	srl	r17,r20,r2
    ce0c:	802ad43a 	srli	r21,r16,16
    ce10:	b084d83a 	srl	r2,r22,r2
    ce14:	a5c6983a 	sll	r3,r20,r23
    ce18:	8809883a 	mov	r4,r17
    ce1c:	a80b883a 	mov	r5,r21
    ce20:	1886b03a 	or	r3,r3,r2
    ce24:	d8c00115 	stw	r3,4(sp)
    ce28:	853fffcc 	andi	r20,r16,65535
    ce2c:	000e3480 	call	e348 <__udivsi3>
    ce30:	8809883a 	mov	r4,r17
    ce34:	a80b883a 	mov	r5,r21
    ce38:	a0a3383a 	mul	r17,r20,r2
    ce3c:	000e3500 	call	e350 <__umodsi3>
    ce40:	d9000117 	ldw	r4,4(sp)
    ce44:	1004943a 	slli	r2,r2,16
    ce48:	b839883a 	mov	fp,r23
    ce4c:	2006d43a 	srli	r3,r4,16
    ce50:	10c4b03a 	or	r2,r2,r3
    ce54:	1440022e 	bgeu	r2,r17,ce60 <__umoddi3+0x330>
    ce58:	1405883a 	add	r2,r2,r16
    ce5c:	1400962e 	bgeu	r2,r16,d0b8 <__umoddi3+0x588>
    ce60:	1463c83a 	sub	r17,r2,r17
    ce64:	8809883a 	mov	r4,r17
    ce68:	a80b883a 	mov	r5,r21
    ce6c:	000e3480 	call	e348 <__udivsi3>
    ce70:	8809883a 	mov	r4,r17
    ce74:	a80b883a 	mov	r5,r21
    ce78:	a0a3383a 	mul	r17,r20,r2
    ce7c:	000e3500 	call	e350 <__umodsi3>
    ce80:	d9400117 	ldw	r5,4(sp)
    ce84:	1004943a 	slli	r2,r2,16
    ce88:	28ffffcc 	andi	r3,r5,65535
    ce8c:	10c4b03a 	or	r2,r2,r3
    ce90:	1440042e 	bgeu	r2,r17,cea4 <__umoddi3+0x374>
    ce94:	1405883a 	add	r2,r2,r16
    ce98:	14000236 	bltu	r2,r16,cea4 <__umoddi3+0x374>
    ce9c:	1440012e 	bgeu	r2,r17,cea4 <__umoddi3+0x374>
    cea0:	1405883a 	add	r2,r2,r16
    cea4:	b5ec983a 	sll	r22,r22,r23
    cea8:	1463c83a 	sub	r17,r2,r17
    ceac:	003f4406 	br	cbc0 <__umoddi3+0x90>
    ceb0:	3d4fc83a 	sub	r7,r7,r21
    ceb4:	3546983a 	sll	r3,r6,r21
    ceb8:	81c4d83a 	srl	r2,r16,r7
    cebc:	a1e2d83a 	srl	r17,r20,r7
    cec0:	a54c983a 	sll	r6,r20,r21
    cec4:	18aeb03a 	or	r23,r3,r2
    cec8:	b828d43a 	srli	r20,r23,16
    cecc:	b1c4d83a 	srl	r2,r22,r7
    ced0:	8809883a 	mov	r4,r17
    ced4:	a00b883a 	mov	r5,r20
    ced8:	308cb03a 	or	r6,r6,r2
    cedc:	d9c00315 	stw	r7,12(sp)
    cee0:	d9800215 	stw	r6,8(sp)
    cee4:	000e3480 	call	e348 <__udivsi3>
    cee8:	8809883a 	mov	r4,r17
    ceec:	a00b883a 	mov	r5,r20
    cef0:	1039883a 	mov	fp,r2
    cef4:	000e3500 	call	e350 <__umodsi3>
    cef8:	b8ffffcc 	andi	r3,r23,65535
    cefc:	d8c00415 	stw	r3,16(sp)
    cf00:	d9000217 	ldw	r4,8(sp)
    cf04:	d9400417 	ldw	r5,16(sp)
    cf08:	1004943a 	slli	r2,r2,16
    cf0c:	2006d43a 	srli	r3,r4,16
    cf10:	8560983a 	sll	r16,r16,r21
    cf14:	2f23383a 	mul	r17,r5,fp
    cf18:	10c4b03a 	or	r2,r2,r3
    cf1c:	dc000015 	stw	r16,0(sp)
    cf20:	b56c983a 	sll	r22,r22,r21
    cf24:	1440032e 	bgeu	r2,r17,cf34 <__umoddi3+0x404>
    cf28:	15c5883a 	add	r2,r2,r23
    cf2c:	e73fffc4 	addi	fp,fp,-1
    cf30:	15c05d2e 	bgeu	r2,r23,d0a8 <__umoddi3+0x578>
    cf34:	1463c83a 	sub	r17,r2,r17
    cf38:	8809883a 	mov	r4,r17
    cf3c:	a00b883a 	mov	r5,r20
    cf40:	000e3480 	call	e348 <__udivsi3>
    cf44:	8809883a 	mov	r4,r17
    cf48:	a00b883a 	mov	r5,r20
    cf4c:	1021883a 	mov	r16,r2
    cf50:	000e3500 	call	e350 <__umodsi3>
    cf54:	d8c00417 	ldw	r3,16(sp)
    cf58:	d9000217 	ldw	r4,8(sp)
    cf5c:	1004943a 	slli	r2,r2,16
    cf60:	1c23383a 	mul	r17,r3,r16
    cf64:	20ffffcc 	andi	r3,r4,65535
    cf68:	10ceb03a 	or	r7,r2,r3
    cf6c:	3c40032e 	bgeu	r7,r17,cf7c <__umoddi3+0x44c>
    cf70:	3dcf883a 	add	r7,r7,r23
    cf74:	843fffc4 	addi	r16,r16,-1
    cf78:	3dc0472e 	bgeu	r7,r23,d098 <__umoddi3+0x568>
    cf7c:	e004943a 	slli	r2,fp,16
    cf80:	d9400017 	ldw	r5,0(sp)
    cf84:	3c4fc83a 	sub	r7,r7,r17
    cf88:	8084b03a 	or	r2,r16,r2
    cf8c:	28ffffcc 	andi	r3,r5,65535
    cf90:	280cd43a 	srli	r6,r5,16
    cf94:	100ad43a 	srli	r5,r2,16
    cf98:	10bfffcc 	andi	r2,r2,65535
    cf9c:	10d1383a 	mul	r8,r2,r3
    cfa0:	28c7383a 	mul	r3,r5,r3
    cfa4:	1185383a 	mul	r2,r2,r6
    cfa8:	4008d43a 	srli	r4,r8,16
    cfac:	298b383a 	mul	r5,r5,r6
    cfb0:	10c5883a 	add	r2,r2,r3
    cfb4:	2089883a 	add	r4,r4,r2
    cfb8:	20c0022e 	bgeu	r4,r3,cfc4 <__umoddi3+0x494>
    cfbc:	00800074 	movhi	r2,1
    cfc0:	288b883a 	add	r5,r5,r2
    cfc4:	2004d43a 	srli	r2,r4,16
    cfc8:	2008943a 	slli	r4,r4,16
    cfcc:	40ffffcc 	andi	r3,r8,65535
    cfd0:	288b883a 	add	r5,r5,r2
    cfd4:	20c9883a 	add	r4,r4,r3
    cfd8:	39400b36 	bltu	r7,r5,d008 <__umoddi3+0x4d8>
    cfdc:	39403d26 	beq	r7,r5,d0d4 <__umoddi3+0x5a4>
    cfe0:	394bc83a 	sub	r5,r7,r5
    cfe4:	00000f06 	br	d024 <__umoddi3+0x4f4>
    cfe8:	30c5c83a 	sub	r2,r6,r3
    cfec:	1839883a 	mov	fp,r3
    cff0:	b084d83a 	srl	r2,r22,r2
    cff4:	a0c6983a 	sll	r3,r20,r3
    cff8:	8720983a 	sll	r16,r16,fp
    cffc:	b72c983a 	sll	r22,r22,fp
    d000:	18a8b03a 	or	r20,r3,r2
    d004:	003f3a06 	br	ccf0 <__umoddi3+0x1c0>
    d008:	d8c00017 	ldw	r3,0(sp)
    d00c:	20c5c83a 	sub	r2,r4,r3
    d010:	2089803a 	cmpltu	r4,r4,r2
    d014:	2dc7c83a 	sub	r3,r5,r23
    d018:	1907c83a 	sub	r3,r3,r4
    d01c:	38cbc83a 	sub	r5,r7,r3
    d020:	1009883a 	mov	r4,r2
    d024:	b105c83a 	sub	r2,r22,r4
    d028:	b087803a 	cmpltu	r3,r22,r2
    d02c:	28c7c83a 	sub	r3,r5,r3
    d030:	d9400317 	ldw	r5,12(sp)
    d034:	1544d83a 	srl	r2,r2,r21
    d038:	1948983a 	sll	r4,r3,r5
    d03c:	1d46d83a 	srl	r3,r3,r21
    d040:	20a4b03a 	or	r18,r4,r2
    d044:	9011883a 	mov	r8,r18
    d048:	1813883a 	mov	r9,r3
    d04c:	003ef606 	br	cc28 <__umoddi3+0xf8>
    d050:	01400604 	movi	r5,24
    d054:	2805883a 	mov	r2,r5
    d058:	003ecc06 	br	cb8c <__umoddi3+0x5c>
    d05c:	01400204 	movi	r5,8
    d060:	2805883a 	mov	r2,r5
    d064:	003ec906 	br	cb8c <__umoddi3+0x5c>
    d068:	01400204 	movi	r5,8
    d06c:	2805883a 	mov	r2,r5
    d070:	003f0106 	br	cc78 <__umoddi3+0x148>
    d074:	01400204 	movi	r5,8
    d078:	2805883a 	mov	r2,r5
    d07c:	003f1206 	br	ccc8 <__umoddi3+0x198>
    d080:	01400604 	movi	r5,24
    d084:	2805883a 	mov	r2,r5
    d088:	003f0f06 	br	ccc8 <__umoddi3+0x198>
    d08c:	01400604 	movi	r5,24
    d090:	2805883a 	mov	r2,r5
    d094:	003ef806 	br	cc78 <__umoddi3+0x148>
    d098:	3c7fb82e 	bgeu	r7,r17,cf7c <__umoddi3+0x44c>
    d09c:	843fffc4 	addi	r16,r16,-1
    d0a0:	3dcf883a 	add	r7,r7,r23
    d0a4:	003fb506 	br	cf7c <__umoddi3+0x44c>
    d0a8:	147fa22e 	bgeu	r2,r17,cf34 <__umoddi3+0x404>
    d0ac:	e73fffc4 	addi	fp,fp,-1
    d0b0:	15c5883a 	add	r2,r2,r23
    d0b4:	003f9f06 	br	cf34 <__umoddi3+0x404>
    d0b8:	147f692e 	bgeu	r2,r17,ce60 <__umoddi3+0x330>
    d0bc:	1405883a 	add	r2,r2,r16
    d0c0:	003f6706 	br	ce60 <__umoddi3+0x330>
    d0c4:	1405883a 	add	r2,r2,r16
    d0c8:	003f1906 	br	cd30 <__umoddi3+0x200>
    d0cc:	1405883a 	add	r2,r2,r16
    d0d0:	003ec906 	br	cbf8 <__umoddi3+0xc8>
    d0d4:	b13fcc36 	bltu	r22,r4,d008 <__umoddi3+0x4d8>
    d0d8:	000b883a 	mov	r5,zero
    d0dc:	003fd106 	br	d024 <__umoddi3+0x4f4>

0000d0e0 <_fpadd_parts>:
    d0e0:	defff804 	addi	sp,sp,-32
    d0e4:	dcc00315 	stw	r19,12(sp)
    d0e8:	2027883a 	mov	r19,r4
    d0ec:	21000017 	ldw	r4,0(r4)
    d0f0:	00c00044 	movi	r3,1
    d0f4:	dd400515 	stw	r21,20(sp)
    d0f8:	dd000415 	stw	r20,16(sp)
    d0fc:	ddc00715 	stw	r23,28(sp)
    d100:	dd800615 	stw	r22,24(sp)
    d104:	dc800215 	stw	r18,8(sp)
    d108:	dc400115 	stw	r17,4(sp)
    d10c:	dc000015 	stw	r16,0(sp)
    d110:	282b883a 	mov	r21,r5
    d114:	3029883a 	mov	r20,r6
    d118:	1900632e 	bgeu	r3,r4,d2a8 <_fpadd_parts+0x1c8>
    d11c:	28800017 	ldw	r2,0(r5)
    d120:	1880812e 	bgeu	r3,r2,d328 <_fpadd_parts+0x248>
    d124:	00c00104 	movi	r3,4
    d128:	20c0dc26 	beq	r4,r3,d49c <_fpadd_parts+0x3bc>
    d12c:	10c07e26 	beq	r2,r3,d328 <_fpadd_parts+0x248>
    d130:	00c00084 	movi	r3,2
    d134:	10c06726 	beq	r2,r3,d2d4 <_fpadd_parts+0x1f4>
    d138:	20c07b26 	beq	r4,r3,d328 <_fpadd_parts+0x248>
    d13c:	9dc00217 	ldw	r23,8(r19)
    d140:	28c00217 	ldw	r3,8(r5)
    d144:	9c400317 	ldw	r17,12(r19)
    d148:	2bc00317 	ldw	r15,12(r5)
    d14c:	b8cdc83a 	sub	r6,r23,r3
    d150:	9c800417 	ldw	r18,16(r19)
    d154:	2c000417 	ldw	r16,16(r5)
    d158:	3009883a 	mov	r4,r6
    d15c:	30009716 	blt	r6,zero,d3bc <_fpadd_parts+0x2dc>
    d160:	00800fc4 	movi	r2,63
    d164:	11806b16 	blt	r2,r6,d314 <_fpadd_parts+0x234>
    d168:	0100a40e 	bge	zero,r4,d3fc <_fpadd_parts+0x31c>
    d16c:	35bff804 	addi	r22,r6,-32
    d170:	b000bc16 	blt	r22,zero,d464 <_fpadd_parts+0x384>
    d174:	8596d83a 	srl	r11,r16,r22
    d178:	0019883a 	mov	r12,zero
    d17c:	0013883a 	mov	r9,zero
    d180:	01000044 	movi	r4,1
    d184:	0015883a 	mov	r10,zero
    d188:	b000be16 	blt	r22,zero,d484 <_fpadd_parts+0x3a4>
    d18c:	2590983a 	sll	r8,r4,r22
    d190:	000f883a 	mov	r7,zero
    d194:	00bfffc4 	movi	r2,-1
    d198:	3889883a 	add	r4,r7,r2
    d19c:	408b883a 	add	r5,r8,r2
    d1a0:	21cd803a 	cmpltu	r6,r4,r7
    d1a4:	314b883a 	add	r5,r6,r5
    d1a8:	7904703a 	and	r2,r15,r4
    d1ac:	8146703a 	and	r3,r16,r5
    d1b0:	10c4b03a 	or	r2,r2,r3
    d1b4:	10000226 	beq	r2,zero,d1c0 <_fpadd_parts+0xe0>
    d1b8:	02400044 	movi	r9,1
    d1bc:	0015883a 	mov	r10,zero
    d1c0:	5a5eb03a 	or	r15,r11,r9
    d1c4:	62a0b03a 	or	r16,r12,r10
    d1c8:	99400117 	ldw	r5,4(r19)
    d1cc:	a8800117 	ldw	r2,4(r21)
    d1d0:	28806e26 	beq	r5,r2,d38c <_fpadd_parts+0x2ac>
    d1d4:	28006626 	beq	r5,zero,d370 <_fpadd_parts+0x290>
    d1d8:	7c45c83a 	sub	r2,r15,r17
    d1dc:	7889803a 	cmpltu	r4,r15,r2
    d1e0:	8487c83a 	sub	r3,r16,r18
    d1e4:	1909c83a 	sub	r4,r3,r4
    d1e8:	100d883a 	mov	r6,r2
    d1ec:	200f883a 	mov	r7,r4
    d1f0:	38007716 	blt	r7,zero,d3d0 <_fpadd_parts+0x2f0>
    d1f4:	a5c00215 	stw	r23,8(r20)
    d1f8:	a1c00415 	stw	r7,16(r20)
    d1fc:	a0000115 	stw	zero,4(r20)
    d200:	a1800315 	stw	r6,12(r20)
    d204:	a2000317 	ldw	r8,12(r20)
    d208:	a2400417 	ldw	r9,16(r20)
    d20c:	00bfffc4 	movi	r2,-1
    d210:	408b883a 	add	r5,r8,r2
    d214:	2a09803a 	cmpltu	r4,r5,r8
    d218:	488d883a 	add	r6,r9,r2
    d21c:	01c40034 	movhi	r7,4096
    d220:	39ffffc4 	addi	r7,r7,-1
    d224:	218d883a 	add	r6,r4,r6
    d228:	39801736 	bltu	r7,r6,d288 <_fpadd_parts+0x1a8>
    d22c:	31c06526 	beq	r6,r7,d3c4 <_fpadd_parts+0x2e4>
    d230:	a3000217 	ldw	r12,8(r20)
    d234:	4209883a 	add	r4,r8,r8
    d238:	00bfffc4 	movi	r2,-1
    d23c:	220f803a 	cmpltu	r7,r4,r8
    d240:	4a4b883a 	add	r5,r9,r9
    d244:	394f883a 	add	r7,r7,r5
    d248:	2095883a 	add	r10,r4,r2
    d24c:	3897883a 	add	r11,r7,r2
    d250:	510d803a 	cmpltu	r6,r10,r4
    d254:	6099883a 	add	r12,r12,r2
    d258:	32d7883a 	add	r11,r6,r11
    d25c:	00840034 	movhi	r2,4096
    d260:	10bfffc4 	addi	r2,r2,-1
    d264:	2011883a 	mov	r8,r4
    d268:	3813883a 	mov	r9,r7
    d26c:	a1000315 	stw	r4,12(r20)
    d270:	a1c00415 	stw	r7,16(r20)
    d274:	a3000215 	stw	r12,8(r20)
    d278:	12c00336 	bltu	r2,r11,d288 <_fpadd_parts+0x1a8>
    d27c:	58bfed1e 	bne	r11,r2,d234 <_fpadd_parts+0x154>
    d280:	00bfff84 	movi	r2,-2
    d284:	12bfeb2e 	bgeu	r2,r10,d234 <_fpadd_parts+0x154>
    d288:	a2800417 	ldw	r10,16(r20)
    d28c:	008000c4 	movi	r2,3
    d290:	00c80034 	movhi	r3,8192
    d294:	18ffffc4 	addi	r3,r3,-1
    d298:	a2400317 	ldw	r9,12(r20)
    d29c:	a0800015 	stw	r2,0(r20)
    d2a0:	1a802336 	bltu	r3,r10,d330 <_fpadd_parts+0x250>
    d2a4:	a027883a 	mov	r19,r20
    d2a8:	9805883a 	mov	r2,r19
    d2ac:	ddc00717 	ldw	r23,28(sp)
    d2b0:	dd800617 	ldw	r22,24(sp)
    d2b4:	dd400517 	ldw	r21,20(sp)
    d2b8:	dd000417 	ldw	r20,16(sp)
    d2bc:	dcc00317 	ldw	r19,12(sp)
    d2c0:	dc800217 	ldw	r18,8(sp)
    d2c4:	dc400117 	ldw	r17,4(sp)
    d2c8:	dc000017 	ldw	r16,0(sp)
    d2cc:	dec00804 	addi	sp,sp,32
    d2d0:	f800283a 	ret
    d2d4:	20fff41e 	bne	r4,r3,d2a8 <_fpadd_parts+0x1c8>
    d2d8:	31000015 	stw	r4,0(r6)
    d2dc:	98800117 	ldw	r2,4(r19)
    d2e0:	30800115 	stw	r2,4(r6)
    d2e4:	98c00217 	ldw	r3,8(r19)
    d2e8:	30c00215 	stw	r3,8(r6)
    d2ec:	98800317 	ldw	r2,12(r19)
    d2f0:	30800315 	stw	r2,12(r6)
    d2f4:	98c00417 	ldw	r3,16(r19)
    d2f8:	30c00415 	stw	r3,16(r6)
    d2fc:	98800117 	ldw	r2,4(r19)
    d300:	28c00117 	ldw	r3,4(r5)
    d304:	3027883a 	mov	r19,r6
    d308:	10c4703a 	and	r2,r2,r3
    d30c:	30800115 	stw	r2,4(r6)
    d310:	003fe506 	br	d2a8 <_fpadd_parts+0x1c8>
    d314:	1dc02616 	blt	r3,r23,d3b0 <_fpadd_parts+0x2d0>
    d318:	0023883a 	mov	r17,zero
    d31c:	182f883a 	mov	r23,r3
    d320:	0025883a 	mov	r18,zero
    d324:	003fa806 	br	d1c8 <_fpadd_parts+0xe8>
    d328:	a827883a 	mov	r19,r21
    d32c:	003fde06 	br	d2a8 <_fpadd_parts+0x1c8>
    d330:	01800044 	movi	r6,1
    d334:	500497fa 	slli	r2,r10,31
    d338:	4808d07a 	srli	r4,r9,1
    d33c:	518ad83a 	srl	r5,r10,r6
    d340:	a2000217 	ldw	r8,8(r20)
    d344:	1108b03a 	or	r4,r2,r4
    d348:	0007883a 	mov	r3,zero
    d34c:	4984703a 	and	r2,r9,r6
    d350:	208cb03a 	or	r6,r4,r2
    d354:	28ceb03a 	or	r7,r5,r3
    d358:	42000044 	addi	r8,r8,1
    d35c:	a027883a 	mov	r19,r20
    d360:	a1c00415 	stw	r7,16(r20)
    d364:	a2000215 	stw	r8,8(r20)
    d368:	a1800315 	stw	r6,12(r20)
    d36c:	003fce06 	br	d2a8 <_fpadd_parts+0x1c8>
    d370:	8bc5c83a 	sub	r2,r17,r15
    d374:	8889803a 	cmpltu	r4,r17,r2
    d378:	9407c83a 	sub	r3,r18,r16
    d37c:	1909c83a 	sub	r4,r3,r4
    d380:	100d883a 	mov	r6,r2
    d384:	200f883a 	mov	r7,r4
    d388:	003f9906 	br	d1f0 <_fpadd_parts+0x110>
    d38c:	7c45883a 	add	r2,r15,r17
    d390:	13c9803a 	cmpltu	r4,r2,r15
    d394:	8487883a 	add	r3,r16,r18
    d398:	20c9883a 	add	r4,r4,r3
    d39c:	a1400115 	stw	r5,4(r20)
    d3a0:	a5c00215 	stw	r23,8(r20)
    d3a4:	a0800315 	stw	r2,12(r20)
    d3a8:	a1000415 	stw	r4,16(r20)
    d3ac:	003fb606 	br	d288 <_fpadd_parts+0x1a8>
    d3b0:	001f883a 	mov	r15,zero
    d3b4:	0021883a 	mov	r16,zero
    d3b8:	003f8306 	br	d1c8 <_fpadd_parts+0xe8>
    d3bc:	018dc83a 	sub	r6,zero,r6
    d3c0:	003f6706 	br	d160 <_fpadd_parts+0x80>
    d3c4:	00bfff84 	movi	r2,-2
    d3c8:	117faf36 	bltu	r2,r5,d288 <_fpadd_parts+0x1a8>
    d3cc:	003f9806 	br	d230 <_fpadd_parts+0x150>
    d3d0:	0005883a 	mov	r2,zero
    d3d4:	1189c83a 	sub	r4,r2,r6
    d3d8:	1105803a 	cmpltu	r2,r2,r4
    d3dc:	01cbc83a 	sub	r5,zero,r7
    d3e0:	2885c83a 	sub	r2,r5,r2
    d3e4:	01800044 	movi	r6,1
    d3e8:	a1800115 	stw	r6,4(r20)
    d3ec:	a5c00215 	stw	r23,8(r20)
    d3f0:	a1000315 	stw	r4,12(r20)
    d3f4:	a0800415 	stw	r2,16(r20)
    d3f8:	003f8206 	br	d204 <_fpadd_parts+0x124>
    d3fc:	203f7226 	beq	r4,zero,d1c8 <_fpadd_parts+0xe8>
    d400:	35bff804 	addi	r22,r6,-32
    d404:	b9af883a 	add	r23,r23,r6
    d408:	b0003116 	blt	r22,zero,d4d0 <_fpadd_parts+0x3f0>
    d40c:	959ad83a 	srl	r13,r18,r22
    d410:	001d883a 	mov	r14,zero
    d414:	000f883a 	mov	r7,zero
    d418:	01000044 	movi	r4,1
    d41c:	0011883a 	mov	r8,zero
    d420:	b0002516 	blt	r22,zero,d4b8 <_fpadd_parts+0x3d8>
    d424:	2594983a 	sll	r10,r4,r22
    d428:	0013883a 	mov	r9,zero
    d42c:	00bfffc4 	movi	r2,-1
    d430:	4889883a 	add	r4,r9,r2
    d434:	508b883a 	add	r5,r10,r2
    d438:	224d803a 	cmpltu	r6,r4,r9
    d43c:	314b883a 	add	r5,r6,r5
    d440:	8904703a 	and	r2,r17,r4
    d444:	9146703a 	and	r3,r18,r5
    d448:	10c4b03a 	or	r2,r2,r3
    d44c:	10000226 	beq	r2,zero,d458 <_fpadd_parts+0x378>
    d450:	01c00044 	movi	r7,1
    d454:	0011883a 	mov	r8,zero
    d458:	69e2b03a 	or	r17,r13,r7
    d45c:	7224b03a 	or	r18,r14,r8
    d460:	003f5906 	br	d1c8 <_fpadd_parts+0xe8>
    d464:	8407883a 	add	r3,r16,r16
    d468:	008007c4 	movi	r2,31
    d46c:	1185c83a 	sub	r2,r2,r6
    d470:	1886983a 	sll	r3,r3,r2
    d474:	7996d83a 	srl	r11,r15,r6
    d478:	8198d83a 	srl	r12,r16,r6
    d47c:	1ad6b03a 	or	r11,r3,r11
    d480:	003f3e06 	br	d17c <_fpadd_parts+0x9c>
    d484:	2006d07a 	srli	r3,r4,1
    d488:	008007c4 	movi	r2,31
    d48c:	1185c83a 	sub	r2,r2,r6
    d490:	1890d83a 	srl	r8,r3,r2
    d494:	218e983a 	sll	r7,r4,r6
    d498:	003f3e06 	br	d194 <_fpadd_parts+0xb4>
    d49c:	113f821e 	bne	r2,r4,d2a8 <_fpadd_parts+0x1c8>
    d4a0:	28c00117 	ldw	r3,4(r5)
    d4a4:	98800117 	ldw	r2,4(r19)
    d4a8:	10ff7f26 	beq	r2,r3,d2a8 <_fpadd_parts+0x1c8>
    d4ac:	04c20034 	movhi	r19,2048
    d4b0:	9cc09d04 	addi	r19,r19,628
    d4b4:	003f7c06 	br	d2a8 <_fpadd_parts+0x1c8>
    d4b8:	2006d07a 	srli	r3,r4,1
    d4bc:	008007c4 	movi	r2,31
    d4c0:	1185c83a 	sub	r2,r2,r6
    d4c4:	1894d83a 	srl	r10,r3,r2
    d4c8:	2192983a 	sll	r9,r4,r6
    d4cc:	003fd706 	br	d42c <_fpadd_parts+0x34c>
    d4d0:	9487883a 	add	r3,r18,r18
    d4d4:	008007c4 	movi	r2,31
    d4d8:	1185c83a 	sub	r2,r2,r6
    d4dc:	1886983a 	sll	r3,r3,r2
    d4e0:	899ad83a 	srl	r13,r17,r6
    d4e4:	919cd83a 	srl	r14,r18,r6
    d4e8:	1b5ab03a 	or	r13,r3,r13
    d4ec:	003fc906 	br	d414 <_fpadd_parts+0x334>

0000d4f0 <__subdf3>:
    d4f0:	deffea04 	addi	sp,sp,-88
    d4f4:	dcc01415 	stw	r19,80(sp)
    d4f8:	dcc00404 	addi	r19,sp,16
    d4fc:	2011883a 	mov	r8,r4
    d500:	2813883a 	mov	r9,r5
    d504:	dc401315 	stw	r17,76(sp)
    d508:	d809883a 	mov	r4,sp
    d50c:	980b883a 	mov	r5,r19
    d510:	dc400904 	addi	r17,sp,36
    d514:	dfc01515 	stw	ra,84(sp)
    d518:	da400115 	stw	r9,4(sp)
    d51c:	d9c00315 	stw	r7,12(sp)
    d520:	da000015 	stw	r8,0(sp)
    d524:	d9800215 	stw	r6,8(sp)
    d528:	000e7840 	call	e784 <__unpack_d>
    d52c:	d9000204 	addi	r4,sp,8
    d530:	880b883a 	mov	r5,r17
    d534:	000e7840 	call	e784 <__unpack_d>
    d538:	d8800a17 	ldw	r2,40(sp)
    d53c:	880b883a 	mov	r5,r17
    d540:	9809883a 	mov	r4,r19
    d544:	d9800e04 	addi	r6,sp,56
    d548:	1080005c 	xori	r2,r2,1
    d54c:	d8800a15 	stw	r2,40(sp)
    d550:	000d0e00 	call	d0e0 <_fpadd_parts>
    d554:	1009883a 	mov	r4,r2
    d558:	000e4700 	call	e470 <__pack_d>
    d55c:	dfc01517 	ldw	ra,84(sp)
    d560:	dcc01417 	ldw	r19,80(sp)
    d564:	dc401317 	ldw	r17,76(sp)
    d568:	dec01604 	addi	sp,sp,88
    d56c:	f800283a 	ret

0000d570 <__adddf3>:
    d570:	deffea04 	addi	sp,sp,-88
    d574:	dcc01415 	stw	r19,80(sp)
    d578:	dcc00404 	addi	r19,sp,16
    d57c:	2011883a 	mov	r8,r4
    d580:	2813883a 	mov	r9,r5
    d584:	dc401315 	stw	r17,76(sp)
    d588:	d809883a 	mov	r4,sp
    d58c:	980b883a 	mov	r5,r19
    d590:	dc400904 	addi	r17,sp,36
    d594:	dfc01515 	stw	ra,84(sp)
    d598:	da400115 	stw	r9,4(sp)
    d59c:	d9c00315 	stw	r7,12(sp)
    d5a0:	da000015 	stw	r8,0(sp)
    d5a4:	d9800215 	stw	r6,8(sp)
    d5a8:	000e7840 	call	e784 <__unpack_d>
    d5ac:	d9000204 	addi	r4,sp,8
    d5b0:	880b883a 	mov	r5,r17
    d5b4:	000e7840 	call	e784 <__unpack_d>
    d5b8:	d9800e04 	addi	r6,sp,56
    d5bc:	9809883a 	mov	r4,r19
    d5c0:	880b883a 	mov	r5,r17
    d5c4:	000d0e00 	call	d0e0 <_fpadd_parts>
    d5c8:	1009883a 	mov	r4,r2
    d5cc:	000e4700 	call	e470 <__pack_d>
    d5d0:	dfc01517 	ldw	ra,84(sp)
    d5d4:	dcc01417 	ldw	r19,80(sp)
    d5d8:	dc401317 	ldw	r17,76(sp)
    d5dc:	dec01604 	addi	sp,sp,88
    d5e0:	f800283a 	ret

0000d5e4 <__muldf3>:
    d5e4:	deffe004 	addi	sp,sp,-128
    d5e8:	dc401815 	stw	r17,96(sp)
    d5ec:	dc400404 	addi	r17,sp,16
    d5f0:	2011883a 	mov	r8,r4
    d5f4:	2813883a 	mov	r9,r5
    d5f8:	dc001715 	stw	r16,92(sp)
    d5fc:	d809883a 	mov	r4,sp
    d600:	880b883a 	mov	r5,r17
    d604:	dc000904 	addi	r16,sp,36
    d608:	dfc01f15 	stw	ra,124(sp)
    d60c:	da400115 	stw	r9,4(sp)
    d610:	d9c00315 	stw	r7,12(sp)
    d614:	da000015 	stw	r8,0(sp)
    d618:	d9800215 	stw	r6,8(sp)
    d61c:	ddc01e15 	stw	r23,120(sp)
    d620:	dd801d15 	stw	r22,116(sp)
    d624:	dd401c15 	stw	r21,112(sp)
    d628:	dd001b15 	stw	r20,108(sp)
    d62c:	dcc01a15 	stw	r19,104(sp)
    d630:	dc801915 	stw	r18,100(sp)
    d634:	000e7840 	call	e784 <__unpack_d>
    d638:	d9000204 	addi	r4,sp,8
    d63c:	800b883a 	mov	r5,r16
    d640:	000e7840 	call	e784 <__unpack_d>
    d644:	d9000417 	ldw	r4,16(sp)
    d648:	00800044 	movi	r2,1
    d64c:	1100102e 	bgeu	r2,r4,d690 <__muldf3+0xac>
    d650:	d8c00917 	ldw	r3,36(sp)
    d654:	10c0062e 	bgeu	r2,r3,d670 <__muldf3+0x8c>
    d658:	00800104 	movi	r2,4
    d65c:	20800a26 	beq	r4,r2,d688 <__muldf3+0xa4>
    d660:	1880cc26 	beq	r3,r2,d994 <__muldf3+0x3b0>
    d664:	00800084 	movi	r2,2
    d668:	20800926 	beq	r4,r2,d690 <__muldf3+0xac>
    d66c:	1880191e 	bne	r3,r2,d6d4 <__muldf3+0xf0>
    d670:	d8c00a17 	ldw	r3,40(sp)
    d674:	d8800517 	ldw	r2,20(sp)
    d678:	8009883a 	mov	r4,r16
    d67c:	10c4c03a 	cmpne	r2,r2,r3
    d680:	d8800a15 	stw	r2,40(sp)
    d684:	00000706 	br	d6a4 <__muldf3+0xc0>
    d688:	00800084 	movi	r2,2
    d68c:	1880c326 	beq	r3,r2,d99c <__muldf3+0x3b8>
    d690:	d8800517 	ldw	r2,20(sp)
    d694:	d8c00a17 	ldw	r3,40(sp)
    d698:	8809883a 	mov	r4,r17
    d69c:	10c4c03a 	cmpne	r2,r2,r3
    d6a0:	d8800515 	stw	r2,20(sp)
    d6a4:	000e4700 	call	e470 <__pack_d>
    d6a8:	dfc01f17 	ldw	ra,124(sp)
    d6ac:	ddc01e17 	ldw	r23,120(sp)
    d6b0:	dd801d17 	ldw	r22,116(sp)
    d6b4:	dd401c17 	ldw	r21,112(sp)
    d6b8:	dd001b17 	ldw	r20,108(sp)
    d6bc:	dcc01a17 	ldw	r19,104(sp)
    d6c0:	dc801917 	ldw	r18,100(sp)
    d6c4:	dc401817 	ldw	r17,96(sp)
    d6c8:	dc001717 	ldw	r16,92(sp)
    d6cc:	dec02004 	addi	sp,sp,128
    d6d0:	f800283a 	ret
    d6d4:	dd800717 	ldw	r22,28(sp)
    d6d8:	dc800c17 	ldw	r18,48(sp)
    d6dc:	002b883a 	mov	r21,zero
    d6e0:	0023883a 	mov	r17,zero
    d6e4:	a80b883a 	mov	r5,r21
    d6e8:	b00d883a 	mov	r6,r22
    d6ec:	880f883a 	mov	r7,r17
    d6f0:	ddc00817 	ldw	r23,32(sp)
    d6f4:	dcc00d17 	ldw	r19,52(sp)
    d6f8:	9009883a 	mov	r4,r18
    d6fc:	000e3580 	call	e358 <__muldi3>
    d700:	001b883a 	mov	r13,zero
    d704:	680f883a 	mov	r7,r13
    d708:	b009883a 	mov	r4,r22
    d70c:	000b883a 	mov	r5,zero
    d710:	980d883a 	mov	r6,r19
    d714:	b82d883a 	mov	r22,r23
    d718:	002f883a 	mov	r23,zero
    d71c:	db401615 	stw	r13,88(sp)
    d720:	d8801315 	stw	r2,76(sp)
    d724:	d8c01415 	stw	r3,80(sp)
    d728:	dcc01515 	stw	r19,84(sp)
    d72c:	000e3580 	call	e358 <__muldi3>
    d730:	b00d883a 	mov	r6,r22
    d734:	000b883a 	mov	r5,zero
    d738:	9009883a 	mov	r4,r18
    d73c:	b80f883a 	mov	r7,r23
    d740:	1021883a 	mov	r16,r2
    d744:	1823883a 	mov	r17,r3
    d748:	000e3580 	call	e358 <__muldi3>
    d74c:	8085883a 	add	r2,r16,r2
    d750:	140d803a 	cmpltu	r6,r2,r16
    d754:	88c7883a 	add	r3,r17,r3
    d758:	30cd883a 	add	r6,r6,r3
    d75c:	1029883a 	mov	r20,r2
    d760:	302b883a 	mov	r21,r6
    d764:	da801317 	ldw	r10,76(sp)
    d768:	dac01417 	ldw	r11,80(sp)
    d76c:	db001517 	ldw	r12,84(sp)
    d770:	db401617 	ldw	r13,88(sp)
    d774:	3440612e 	bgeu	r6,r17,d8fc <__muldf3+0x318>
    d778:	0009883a 	mov	r4,zero
    d77c:	5105883a 	add	r2,r10,r4
    d780:	128d803a 	cmpltu	r6,r2,r10
    d784:	5d07883a 	add	r3,r11,r20
    d788:	30cd883a 	add	r6,r6,r3
    d78c:	0021883a 	mov	r16,zero
    d790:	04400044 	movi	r17,1
    d794:	1025883a 	mov	r18,r2
    d798:	3027883a 	mov	r19,r6
    d79c:	32c06236 	bltu	r6,r11,d928 <__muldf3+0x344>
    d7a0:	59807a26 	beq	r11,r6,d98c <__muldf3+0x3a8>
    d7a4:	680b883a 	mov	r5,r13
    d7a8:	b80f883a 	mov	r7,r23
    d7ac:	6009883a 	mov	r4,r12
    d7b0:	b00d883a 	mov	r6,r22
    d7b4:	000e3580 	call	e358 <__muldi3>
    d7b8:	1009883a 	mov	r4,r2
    d7bc:	000f883a 	mov	r7,zero
    d7c0:	1545883a 	add	r2,r2,r21
    d7c4:	1111803a 	cmpltu	r8,r2,r4
    d7c8:	19c7883a 	add	r3,r3,r7
    d7cc:	40c7883a 	add	r3,r8,r3
    d7d0:	88cb883a 	add	r5,r17,r3
    d7d4:	d8c00617 	ldw	r3,24(sp)
    d7d8:	8089883a 	add	r4,r16,r2
    d7dc:	d8800b17 	ldw	r2,44(sp)
    d7e0:	18c00104 	addi	r3,r3,4
    d7e4:	240d803a 	cmpltu	r6,r4,r16
    d7e8:	10c7883a 	add	r3,r2,r3
    d7ec:	2013883a 	mov	r9,r4
    d7f0:	d8800a17 	ldw	r2,40(sp)
    d7f4:	d9000517 	ldw	r4,20(sp)
    d7f8:	314d883a 	add	r6,r6,r5
    d7fc:	3015883a 	mov	r10,r6
    d800:	2088c03a 	cmpne	r4,r4,r2
    d804:	00880034 	movhi	r2,8192
    d808:	10bfffc4 	addi	r2,r2,-1
    d80c:	d9000f15 	stw	r4,60(sp)
    d810:	d8c01015 	stw	r3,64(sp)
    d814:	1180162e 	bgeu	r2,r6,d870 <__muldf3+0x28c>
    d818:	1811883a 	mov	r8,r3
    d81c:	101f883a 	mov	r15,r2
    d820:	980497fa 	slli	r2,r19,31
    d824:	9016d07a 	srli	r11,r18,1
    d828:	500697fa 	slli	r3,r10,31
    d82c:	480cd07a 	srli	r6,r9,1
    d830:	500ed07a 	srli	r7,r10,1
    d834:	12d6b03a 	or	r11,r2,r11
    d838:	00800044 	movi	r2,1
    d83c:	198cb03a 	or	r6,r3,r6
    d840:	4888703a 	and	r4,r9,r2
    d844:	9818d07a 	srli	r12,r19,1
    d848:	001b883a 	mov	r13,zero
    d84c:	03a00034 	movhi	r14,32768
    d850:	3013883a 	mov	r9,r6
    d854:	3815883a 	mov	r10,r7
    d858:	4091883a 	add	r8,r8,r2
    d85c:	20000226 	beq	r4,zero,d868 <__muldf3+0x284>
    d860:	5b64b03a 	or	r18,r11,r13
    d864:	63a6b03a 	or	r19,r12,r14
    d868:	7abfed36 	bltu	r15,r10,d820 <__muldf3+0x23c>
    d86c:	da001015 	stw	r8,64(sp)
    d870:	00840034 	movhi	r2,4096
    d874:	10bfffc4 	addi	r2,r2,-1
    d878:	12801436 	bltu	r2,r10,d8cc <__muldf3+0x2e8>
    d87c:	da001017 	ldw	r8,64(sp)
    d880:	101f883a 	mov	r15,r2
    d884:	4a45883a 	add	r2,r9,r9
    d888:	124d803a 	cmpltu	r6,r2,r9
    d88c:	5287883a 	add	r3,r10,r10
    d890:	9497883a 	add	r11,r18,r18
    d894:	5c8f803a 	cmpltu	r7,r11,r18
    d898:	9cd9883a 	add	r12,r19,r19
    d89c:	01000044 	movi	r4,1
    d8a0:	30cd883a 	add	r6,r6,r3
    d8a4:	3b0f883a 	add	r7,r7,r12
    d8a8:	423fffc4 	addi	r8,r8,-1
    d8ac:	1013883a 	mov	r9,r2
    d8b0:	3015883a 	mov	r10,r6
    d8b4:	111ab03a 	or	r13,r2,r4
    d8b8:	98003016 	blt	r19,zero,d97c <__muldf3+0x398>
    d8bc:	5825883a 	mov	r18,r11
    d8c0:	3827883a 	mov	r19,r7
    d8c4:	7abfef2e 	bgeu	r15,r10,d884 <__muldf3+0x2a0>
    d8c8:	da001015 	stw	r8,64(sp)
    d8cc:	00803fc4 	movi	r2,255
    d8d0:	488e703a 	and	r7,r9,r2
    d8d4:	00802004 	movi	r2,128
    d8d8:	0007883a 	mov	r3,zero
    d8dc:	0011883a 	mov	r8,zero
    d8e0:	38801826 	beq	r7,r2,d944 <__muldf3+0x360>
    d8e4:	008000c4 	movi	r2,3
    d8e8:	d9000e04 	addi	r4,sp,56
    d8ec:	da801215 	stw	r10,72(sp)
    d8f0:	d8800e15 	stw	r2,56(sp)
    d8f4:	da401115 	stw	r9,68(sp)
    d8f8:	003f6a06 	br	d6a4 <__muldf3+0xc0>
    d8fc:	89802126 	beq	r17,r6,d984 <__muldf3+0x3a0>
    d900:	0009883a 	mov	r4,zero
    d904:	5105883a 	add	r2,r10,r4
    d908:	128d803a 	cmpltu	r6,r2,r10
    d90c:	5d07883a 	add	r3,r11,r20
    d910:	30cd883a 	add	r6,r6,r3
    d914:	0021883a 	mov	r16,zero
    d918:	0023883a 	mov	r17,zero
    d91c:	1025883a 	mov	r18,r2
    d920:	3027883a 	mov	r19,r6
    d924:	32ff9e2e 	bgeu	r6,r11,d7a0 <__muldf3+0x1bc>
    d928:	00800044 	movi	r2,1
    d92c:	8089883a 	add	r4,r16,r2
    d930:	240d803a 	cmpltu	r6,r4,r16
    d934:	344d883a 	add	r6,r6,r17
    d938:	2021883a 	mov	r16,r4
    d93c:	3023883a 	mov	r17,r6
    d940:	003f9806 	br	d7a4 <__muldf3+0x1c0>
    d944:	403fe71e 	bne	r8,zero,d8e4 <__muldf3+0x300>
    d948:	01004004 	movi	r4,256
    d94c:	4904703a 	and	r2,r9,r4
    d950:	10c4b03a 	or	r2,r2,r3
    d954:	103fe31e 	bne	r2,zero,d8e4 <__muldf3+0x300>
    d958:	94c4b03a 	or	r2,r18,r19
    d95c:	103fe126 	beq	r2,zero,d8e4 <__muldf3+0x300>
    d960:	49c5883a 	add	r2,r9,r7
    d964:	1251803a 	cmpltu	r8,r2,r9
    d968:	4291883a 	add	r8,r8,r10
    d96c:	013fc004 	movi	r4,-256
    d970:	1112703a 	and	r9,r2,r4
    d974:	4015883a 	mov	r10,r8
    d978:	003fda06 	br	d8e4 <__muldf3+0x300>
    d97c:	6813883a 	mov	r9,r13
    d980:	003fce06 	br	d8bc <__muldf3+0x2d8>
    d984:	143f7c36 	bltu	r2,r16,d778 <__muldf3+0x194>
    d988:	003fdd06 	br	d900 <__muldf3+0x31c>
    d98c:	12bf852e 	bgeu	r2,r10,d7a4 <__muldf3+0x1c0>
    d990:	003fe506 	br	d928 <__muldf3+0x344>
    d994:	00800084 	movi	r2,2
    d998:	20bf351e 	bne	r4,r2,d670 <__muldf3+0x8c>
    d99c:	01020034 	movhi	r4,2048
    d9a0:	21009d04 	addi	r4,r4,628
    d9a4:	003f3f06 	br	d6a4 <__muldf3+0xc0>

0000d9a8 <__divdf3>:
    d9a8:	deffed04 	addi	sp,sp,-76
    d9ac:	dcc01115 	stw	r19,68(sp)
    d9b0:	dcc00404 	addi	r19,sp,16
    d9b4:	2011883a 	mov	r8,r4
    d9b8:	2813883a 	mov	r9,r5
    d9bc:	dc000e15 	stw	r16,56(sp)
    d9c0:	d809883a 	mov	r4,sp
    d9c4:	980b883a 	mov	r5,r19
    d9c8:	dc000904 	addi	r16,sp,36
    d9cc:	dfc01215 	stw	ra,72(sp)
    d9d0:	da400115 	stw	r9,4(sp)
    d9d4:	d9c00315 	stw	r7,12(sp)
    d9d8:	da000015 	stw	r8,0(sp)
    d9dc:	d9800215 	stw	r6,8(sp)
    d9e0:	dc801015 	stw	r18,64(sp)
    d9e4:	dc400f15 	stw	r17,60(sp)
    d9e8:	000e7840 	call	e784 <__unpack_d>
    d9ec:	d9000204 	addi	r4,sp,8
    d9f0:	800b883a 	mov	r5,r16
    d9f4:	000e7840 	call	e784 <__unpack_d>
    d9f8:	d9000417 	ldw	r4,16(sp)
    d9fc:	00800044 	movi	r2,1
    da00:	11000b2e 	bgeu	r2,r4,da30 <__divdf3+0x88>
    da04:	d9400917 	ldw	r5,36(sp)
    da08:	1140762e 	bgeu	r2,r5,dbe4 <__divdf3+0x23c>
    da0c:	d8800517 	ldw	r2,20(sp)
    da10:	d8c00a17 	ldw	r3,40(sp)
    da14:	01800104 	movi	r6,4
    da18:	10c4f03a 	xor	r2,r2,r3
    da1c:	d8800515 	stw	r2,20(sp)
    da20:	21800226 	beq	r4,r6,da2c <__divdf3+0x84>
    da24:	00800084 	movi	r2,2
    da28:	2080141e 	bne	r4,r2,da7c <__divdf3+0xd4>
    da2c:	29000926 	beq	r5,r4,da54 <__divdf3+0xac>
    da30:	9809883a 	mov	r4,r19
    da34:	000e4700 	call	e470 <__pack_d>
    da38:	dfc01217 	ldw	ra,72(sp)
    da3c:	dcc01117 	ldw	r19,68(sp)
    da40:	dc801017 	ldw	r18,64(sp)
    da44:	dc400f17 	ldw	r17,60(sp)
    da48:	dc000e17 	ldw	r16,56(sp)
    da4c:	dec01304 	addi	sp,sp,76
    da50:	f800283a 	ret
    da54:	01020034 	movhi	r4,2048
    da58:	21009d04 	addi	r4,r4,628
    da5c:	000e4700 	call	e470 <__pack_d>
    da60:	dfc01217 	ldw	ra,72(sp)
    da64:	dcc01117 	ldw	r19,68(sp)
    da68:	dc801017 	ldw	r18,64(sp)
    da6c:	dc400f17 	ldw	r17,60(sp)
    da70:	dc000e17 	ldw	r16,56(sp)
    da74:	dec01304 	addi	sp,sp,76
    da78:	f800283a 	ret
    da7c:	29805b26 	beq	r5,r6,dbec <__divdf3+0x244>
    da80:	28802d26 	beq	r5,r2,db38 <__divdf3+0x190>
    da84:	d8c00617 	ldw	r3,24(sp)
    da88:	d8800b17 	ldw	r2,44(sp)
    da8c:	d9c00817 	ldw	r7,32(sp)
    da90:	dc400d17 	ldw	r17,52(sp)
    da94:	188bc83a 	sub	r5,r3,r2
    da98:	d9800717 	ldw	r6,28(sp)
    da9c:	dc000c17 	ldw	r16,48(sp)
    daa0:	d9400615 	stw	r5,24(sp)
    daa4:	3c403836 	bltu	r7,r17,db88 <__divdf3+0x1e0>
    daa8:	89c03626 	beq	r17,r7,db84 <__divdf3+0x1dc>
    daac:	0015883a 	mov	r10,zero
    dab0:	001d883a 	mov	r14,zero
    dab4:	02c40034 	movhi	r11,4096
    dab8:	001f883a 	mov	r15,zero
    dabc:	003f883a 	mov	ra,zero
    dac0:	04800f44 	movi	r18,61
    dac4:	00000f06 	br	db04 <__divdf3+0x15c>
    dac8:	601d883a 	mov	r14,r12
    dacc:	681f883a 	mov	r15,r13
    dad0:	400d883a 	mov	r6,r8
    dad4:	100f883a 	mov	r7,r2
    dad8:	3191883a 	add	r8,r6,r6
    dadc:	5808d07a 	srli	r4,r11,1
    dae0:	4185803a 	cmpltu	r2,r8,r6
    dae4:	39d3883a 	add	r9,r7,r7
    dae8:	28c6b03a 	or	r3,r5,r3
    daec:	1245883a 	add	r2,r2,r9
    daf0:	1815883a 	mov	r10,r3
    daf4:	2017883a 	mov	r11,r4
    daf8:	400d883a 	mov	r6,r8
    dafc:	100f883a 	mov	r7,r2
    db00:	fc801726 	beq	ra,r18,db60 <__divdf3+0x1b8>
    db04:	580a97fa 	slli	r5,r11,31
    db08:	5006d07a 	srli	r3,r10,1
    db0c:	ffc00044 	addi	ra,ra,1
    db10:	3c7ff136 	bltu	r7,r17,dad8 <__divdf3+0x130>
    db14:	3411c83a 	sub	r8,r6,r16
    db18:	3205803a 	cmpltu	r2,r6,r8
    db1c:	3c53c83a 	sub	r9,r7,r17
    db20:	7298b03a 	or	r12,r14,r10
    db24:	7adab03a 	or	r13,r15,r11
    db28:	4885c83a 	sub	r2,r9,r2
    db2c:	89ffe61e 	bne	r17,r7,dac8 <__divdf3+0x120>
    db30:	343fe936 	bltu	r6,r16,dad8 <__divdf3+0x130>
    db34:	003fe406 	br	dac8 <__divdf3+0x120>
    db38:	9809883a 	mov	r4,r19
    db3c:	d9800415 	stw	r6,16(sp)
    db40:	000e4700 	call	e470 <__pack_d>
    db44:	dfc01217 	ldw	ra,72(sp)
    db48:	dcc01117 	ldw	r19,68(sp)
    db4c:	dc801017 	ldw	r18,64(sp)
    db50:	dc400f17 	ldw	r17,60(sp)
    db54:	dc000e17 	ldw	r16,56(sp)
    db58:	dec01304 	addi	sp,sp,76
    db5c:	f800283a 	ret
    db60:	00803fc4 	movi	r2,255
    db64:	7090703a 	and	r8,r14,r2
    db68:	00802004 	movi	r2,128
    db6c:	0007883a 	mov	r3,zero
    db70:	0013883a 	mov	r9,zero
    db74:	40800d26 	beq	r8,r2,dbac <__divdf3+0x204>
    db78:	dbc00815 	stw	r15,32(sp)
    db7c:	db800715 	stw	r14,28(sp)
    db80:	003fab06 	br	da30 <__divdf3+0x88>
    db84:	343fc92e 	bgeu	r6,r16,daac <__divdf3+0x104>
    db88:	3185883a 	add	r2,r6,r6
    db8c:	1189803a 	cmpltu	r4,r2,r6
    db90:	39c7883a 	add	r3,r7,r7
    db94:	20c9883a 	add	r4,r4,r3
    db98:	297fffc4 	addi	r5,r5,-1
    db9c:	100d883a 	mov	r6,r2
    dba0:	200f883a 	mov	r7,r4
    dba4:	d9400615 	stw	r5,24(sp)
    dba8:	003fc006 	br	daac <__divdf3+0x104>
    dbac:	483ff21e 	bne	r9,zero,db78 <__divdf3+0x1d0>
    dbb0:	01004004 	movi	r4,256
    dbb4:	7104703a 	and	r2,r14,r4
    dbb8:	10c4b03a 	or	r2,r2,r3
    dbbc:	103fee1e 	bne	r2,zero,db78 <__divdf3+0x1d0>
    dbc0:	31c4b03a 	or	r2,r6,r7
    dbc4:	103fec26 	beq	r2,zero,db78 <__divdf3+0x1d0>
    dbc8:	7205883a 	add	r2,r14,r8
    dbcc:	1391803a 	cmpltu	r8,r2,r14
    dbd0:	43d1883a 	add	r8,r8,r15
    dbd4:	013fc004 	movi	r4,-256
    dbd8:	111c703a 	and	r14,r2,r4
    dbdc:	401f883a 	mov	r15,r8
    dbe0:	003fe506 	br	db78 <__divdf3+0x1d0>
    dbe4:	8009883a 	mov	r4,r16
    dbe8:	003f9206 	br	da34 <__divdf3+0x8c>
    dbec:	9809883a 	mov	r4,r19
    dbf0:	d8000715 	stw	zero,28(sp)
    dbf4:	d8000815 	stw	zero,32(sp)
    dbf8:	d8000615 	stw	zero,24(sp)
    dbfc:	003f8d06 	br	da34 <__divdf3+0x8c>

0000dc00 <__eqdf2>:
    dc00:	deffef04 	addi	sp,sp,-68
    dc04:	dc400f15 	stw	r17,60(sp)
    dc08:	dc400404 	addi	r17,sp,16
    dc0c:	2005883a 	mov	r2,r4
    dc10:	2807883a 	mov	r3,r5
    dc14:	dc000e15 	stw	r16,56(sp)
    dc18:	d809883a 	mov	r4,sp
    dc1c:	880b883a 	mov	r5,r17
    dc20:	dc000904 	addi	r16,sp,36
    dc24:	d8c00115 	stw	r3,4(sp)
    dc28:	d8800015 	stw	r2,0(sp)
    dc2c:	d9800215 	stw	r6,8(sp)
    dc30:	dfc01015 	stw	ra,64(sp)
    dc34:	d9c00315 	stw	r7,12(sp)
    dc38:	000e7840 	call	e784 <__unpack_d>
    dc3c:	d9000204 	addi	r4,sp,8
    dc40:	800b883a 	mov	r5,r16
    dc44:	000e7840 	call	e784 <__unpack_d>
    dc48:	d8800417 	ldw	r2,16(sp)
    dc4c:	00c00044 	movi	r3,1
    dc50:	180d883a 	mov	r6,r3
    dc54:	1880062e 	bgeu	r3,r2,dc70 <__eqdf2+0x70>
    dc58:	d8800917 	ldw	r2,36(sp)
    dc5c:	8809883a 	mov	r4,r17
    dc60:	800b883a 	mov	r5,r16
    dc64:	1880022e 	bgeu	r3,r2,dc70 <__eqdf2+0x70>
    dc68:	000e8bc0 	call	e8bc <__fpcmp_parts_d>
    dc6c:	100d883a 	mov	r6,r2
    dc70:	3005883a 	mov	r2,r6
    dc74:	dfc01017 	ldw	ra,64(sp)
    dc78:	dc400f17 	ldw	r17,60(sp)
    dc7c:	dc000e17 	ldw	r16,56(sp)
    dc80:	dec01104 	addi	sp,sp,68
    dc84:	f800283a 	ret

0000dc88 <__nedf2>:
    dc88:	deffef04 	addi	sp,sp,-68
    dc8c:	dc400f15 	stw	r17,60(sp)
    dc90:	dc400404 	addi	r17,sp,16
    dc94:	2005883a 	mov	r2,r4
    dc98:	2807883a 	mov	r3,r5
    dc9c:	dc000e15 	stw	r16,56(sp)
    dca0:	d809883a 	mov	r4,sp
    dca4:	880b883a 	mov	r5,r17
    dca8:	dc000904 	addi	r16,sp,36
    dcac:	d8c00115 	stw	r3,4(sp)
    dcb0:	d8800015 	stw	r2,0(sp)
    dcb4:	d9800215 	stw	r6,8(sp)
    dcb8:	dfc01015 	stw	ra,64(sp)
    dcbc:	d9c00315 	stw	r7,12(sp)
    dcc0:	000e7840 	call	e784 <__unpack_d>
    dcc4:	d9000204 	addi	r4,sp,8
    dcc8:	800b883a 	mov	r5,r16
    dccc:	000e7840 	call	e784 <__unpack_d>
    dcd0:	d8800417 	ldw	r2,16(sp)
    dcd4:	00c00044 	movi	r3,1
    dcd8:	180d883a 	mov	r6,r3
    dcdc:	1880062e 	bgeu	r3,r2,dcf8 <__nedf2+0x70>
    dce0:	d8800917 	ldw	r2,36(sp)
    dce4:	8809883a 	mov	r4,r17
    dce8:	800b883a 	mov	r5,r16
    dcec:	1880022e 	bgeu	r3,r2,dcf8 <__nedf2+0x70>
    dcf0:	000e8bc0 	call	e8bc <__fpcmp_parts_d>
    dcf4:	100d883a 	mov	r6,r2
    dcf8:	3005883a 	mov	r2,r6
    dcfc:	dfc01017 	ldw	ra,64(sp)
    dd00:	dc400f17 	ldw	r17,60(sp)
    dd04:	dc000e17 	ldw	r16,56(sp)
    dd08:	dec01104 	addi	sp,sp,68
    dd0c:	f800283a 	ret

0000dd10 <__gtdf2>:
    dd10:	deffef04 	addi	sp,sp,-68
    dd14:	dc400f15 	stw	r17,60(sp)
    dd18:	dc400404 	addi	r17,sp,16
    dd1c:	2005883a 	mov	r2,r4
    dd20:	2807883a 	mov	r3,r5
    dd24:	dc000e15 	stw	r16,56(sp)
    dd28:	d809883a 	mov	r4,sp
    dd2c:	880b883a 	mov	r5,r17
    dd30:	dc000904 	addi	r16,sp,36
    dd34:	d8c00115 	stw	r3,4(sp)
    dd38:	d8800015 	stw	r2,0(sp)
    dd3c:	d9800215 	stw	r6,8(sp)
    dd40:	dfc01015 	stw	ra,64(sp)
    dd44:	d9c00315 	stw	r7,12(sp)
    dd48:	000e7840 	call	e784 <__unpack_d>
    dd4c:	d9000204 	addi	r4,sp,8
    dd50:	800b883a 	mov	r5,r16
    dd54:	000e7840 	call	e784 <__unpack_d>
    dd58:	d8800417 	ldw	r2,16(sp)
    dd5c:	00c00044 	movi	r3,1
    dd60:	01bfffc4 	movi	r6,-1
    dd64:	1880062e 	bgeu	r3,r2,dd80 <__gtdf2+0x70>
    dd68:	d8800917 	ldw	r2,36(sp)
    dd6c:	8809883a 	mov	r4,r17
    dd70:	800b883a 	mov	r5,r16
    dd74:	1880022e 	bgeu	r3,r2,dd80 <__gtdf2+0x70>
    dd78:	000e8bc0 	call	e8bc <__fpcmp_parts_d>
    dd7c:	100d883a 	mov	r6,r2
    dd80:	3005883a 	mov	r2,r6
    dd84:	dfc01017 	ldw	ra,64(sp)
    dd88:	dc400f17 	ldw	r17,60(sp)
    dd8c:	dc000e17 	ldw	r16,56(sp)
    dd90:	dec01104 	addi	sp,sp,68
    dd94:	f800283a 	ret

0000dd98 <__gedf2>:
    dd98:	deffef04 	addi	sp,sp,-68
    dd9c:	dc400f15 	stw	r17,60(sp)
    dda0:	dc400404 	addi	r17,sp,16
    dda4:	2005883a 	mov	r2,r4
    dda8:	2807883a 	mov	r3,r5
    ddac:	dc000e15 	stw	r16,56(sp)
    ddb0:	d809883a 	mov	r4,sp
    ddb4:	880b883a 	mov	r5,r17
    ddb8:	dc000904 	addi	r16,sp,36
    ddbc:	d8c00115 	stw	r3,4(sp)
    ddc0:	d8800015 	stw	r2,0(sp)
    ddc4:	d9800215 	stw	r6,8(sp)
    ddc8:	dfc01015 	stw	ra,64(sp)
    ddcc:	d9c00315 	stw	r7,12(sp)
    ddd0:	000e7840 	call	e784 <__unpack_d>
    ddd4:	d9000204 	addi	r4,sp,8
    ddd8:	800b883a 	mov	r5,r16
    dddc:	000e7840 	call	e784 <__unpack_d>
    dde0:	d8800417 	ldw	r2,16(sp)
    dde4:	00c00044 	movi	r3,1
    dde8:	01bfffc4 	movi	r6,-1
    ddec:	1880062e 	bgeu	r3,r2,de08 <__gedf2+0x70>
    ddf0:	d8800917 	ldw	r2,36(sp)
    ddf4:	8809883a 	mov	r4,r17
    ddf8:	800b883a 	mov	r5,r16
    ddfc:	1880022e 	bgeu	r3,r2,de08 <__gedf2+0x70>
    de00:	000e8bc0 	call	e8bc <__fpcmp_parts_d>
    de04:	100d883a 	mov	r6,r2
    de08:	3005883a 	mov	r2,r6
    de0c:	dfc01017 	ldw	ra,64(sp)
    de10:	dc400f17 	ldw	r17,60(sp)
    de14:	dc000e17 	ldw	r16,56(sp)
    de18:	dec01104 	addi	sp,sp,68
    de1c:	f800283a 	ret

0000de20 <__ltdf2>:
    de20:	deffef04 	addi	sp,sp,-68
    de24:	dc400f15 	stw	r17,60(sp)
    de28:	dc400404 	addi	r17,sp,16
    de2c:	2005883a 	mov	r2,r4
    de30:	2807883a 	mov	r3,r5
    de34:	dc000e15 	stw	r16,56(sp)
    de38:	d809883a 	mov	r4,sp
    de3c:	880b883a 	mov	r5,r17
    de40:	dc000904 	addi	r16,sp,36
    de44:	d8c00115 	stw	r3,4(sp)
    de48:	d8800015 	stw	r2,0(sp)
    de4c:	d9800215 	stw	r6,8(sp)
    de50:	dfc01015 	stw	ra,64(sp)
    de54:	d9c00315 	stw	r7,12(sp)
    de58:	000e7840 	call	e784 <__unpack_d>
    de5c:	d9000204 	addi	r4,sp,8
    de60:	800b883a 	mov	r5,r16
    de64:	000e7840 	call	e784 <__unpack_d>
    de68:	d8800417 	ldw	r2,16(sp)
    de6c:	00c00044 	movi	r3,1
    de70:	180d883a 	mov	r6,r3
    de74:	1880062e 	bgeu	r3,r2,de90 <__ltdf2+0x70>
    de78:	d8800917 	ldw	r2,36(sp)
    de7c:	8809883a 	mov	r4,r17
    de80:	800b883a 	mov	r5,r16
    de84:	1880022e 	bgeu	r3,r2,de90 <__ltdf2+0x70>
    de88:	000e8bc0 	call	e8bc <__fpcmp_parts_d>
    de8c:	100d883a 	mov	r6,r2
    de90:	3005883a 	mov	r2,r6
    de94:	dfc01017 	ldw	ra,64(sp)
    de98:	dc400f17 	ldw	r17,60(sp)
    de9c:	dc000e17 	ldw	r16,56(sp)
    dea0:	dec01104 	addi	sp,sp,68
    dea4:	f800283a 	ret

0000dea8 <__floatsidf>:
    dea8:	2006d7fa 	srli	r3,r4,31
    deac:	defff604 	addi	sp,sp,-40
    deb0:	008000c4 	movi	r2,3
    deb4:	dfc00915 	stw	ra,36(sp)
    deb8:	dcc00815 	stw	r19,32(sp)
    debc:	dc800715 	stw	r18,28(sp)
    dec0:	dc400615 	stw	r17,24(sp)
    dec4:	dc000515 	stw	r16,20(sp)
    dec8:	d8800015 	stw	r2,0(sp)
    decc:	d8c00115 	stw	r3,4(sp)
    ded0:	20000f1e 	bne	r4,zero,df10 <__floatsidf+0x68>
    ded4:	00800084 	movi	r2,2
    ded8:	d8800015 	stw	r2,0(sp)
    dedc:	d809883a 	mov	r4,sp
    dee0:	000e4700 	call	e470 <__pack_d>
    dee4:	1009883a 	mov	r4,r2
    dee8:	180b883a 	mov	r5,r3
    deec:	2005883a 	mov	r2,r4
    def0:	2807883a 	mov	r3,r5
    def4:	dfc00917 	ldw	ra,36(sp)
    def8:	dcc00817 	ldw	r19,32(sp)
    defc:	dc800717 	ldw	r18,28(sp)
    df00:	dc400617 	ldw	r17,24(sp)
    df04:	dc000517 	ldw	r16,20(sp)
    df08:	dec00a04 	addi	sp,sp,40
    df0c:	f800283a 	ret
    df10:	00800f04 	movi	r2,60
    df14:	1807003a 	cmpeq	r3,r3,zero
    df18:	d8800215 	stw	r2,8(sp)
    df1c:	18001126 	beq	r3,zero,df64 <__floatsidf+0xbc>
    df20:	0027883a 	mov	r19,zero
    df24:	2025883a 	mov	r18,r4
    df28:	d9000315 	stw	r4,12(sp)
    df2c:	dcc00415 	stw	r19,16(sp)
    df30:	000e3f00 	call	e3f0 <__clzsi2>
    df34:	11000744 	addi	r4,r2,29
    df38:	013fe80e 	bge	zero,r4,dedc <__floatsidf+0x34>
    df3c:	10bfff44 	addi	r2,r2,-3
    df40:	10000c16 	blt	r2,zero,df74 <__floatsidf+0xcc>
    df44:	90a2983a 	sll	r17,r18,r2
    df48:	0021883a 	mov	r16,zero
    df4c:	d8800217 	ldw	r2,8(sp)
    df50:	dc400415 	stw	r17,16(sp)
    df54:	dc000315 	stw	r16,12(sp)
    df58:	1105c83a 	sub	r2,r2,r4
    df5c:	d8800215 	stw	r2,8(sp)
    df60:	003fde06 	br	dedc <__floatsidf+0x34>
    df64:	00a00034 	movhi	r2,32768
    df68:	20800a26 	beq	r4,r2,df94 <__floatsidf+0xec>
    df6c:	0109c83a 	sub	r4,zero,r4
    df70:	003feb06 	br	df20 <__floatsidf+0x78>
    df74:	9006d07a 	srli	r3,r18,1
    df78:	008007c4 	movi	r2,31
    df7c:	1105c83a 	sub	r2,r2,r4
    df80:	1886d83a 	srl	r3,r3,r2
    df84:	9922983a 	sll	r17,r19,r4
    df88:	9120983a 	sll	r16,r18,r4
    df8c:	1c62b03a 	or	r17,r3,r17
    df90:	003fee06 	br	df4c <__floatsidf+0xa4>
    df94:	0009883a 	mov	r4,zero
    df98:	01707834 	movhi	r5,49632
    df9c:	003fd306 	br	deec <__floatsidf+0x44>

0000dfa0 <__fixdfsi>:
    dfa0:	defff804 	addi	sp,sp,-32
    dfa4:	2005883a 	mov	r2,r4
    dfa8:	2807883a 	mov	r3,r5
    dfac:	d809883a 	mov	r4,sp
    dfb0:	d9400204 	addi	r5,sp,8
    dfb4:	d8c00115 	stw	r3,4(sp)
    dfb8:	d8800015 	stw	r2,0(sp)
    dfbc:	dfc00715 	stw	ra,28(sp)
    dfc0:	000e7840 	call	e784 <__unpack_d>
    dfc4:	d8c00217 	ldw	r3,8(sp)
    dfc8:	00800084 	movi	r2,2
    dfcc:	1880051e 	bne	r3,r2,dfe4 <__fixdfsi+0x44>
    dfd0:	0007883a 	mov	r3,zero
    dfd4:	1805883a 	mov	r2,r3
    dfd8:	dfc00717 	ldw	ra,28(sp)
    dfdc:	dec00804 	addi	sp,sp,32
    dfe0:	f800283a 	ret
    dfe4:	00800044 	movi	r2,1
    dfe8:	10fff92e 	bgeu	r2,r3,dfd0 <__fixdfsi+0x30>
    dfec:	00800104 	movi	r2,4
    dff0:	18800426 	beq	r3,r2,e004 <__fixdfsi+0x64>
    dff4:	d8c00417 	ldw	r3,16(sp)
    dff8:	183ff516 	blt	r3,zero,dfd0 <__fixdfsi+0x30>
    dffc:	00800784 	movi	r2,30
    e000:	10c0080e 	bge	r2,r3,e024 <__fixdfsi+0x84>
    e004:	d8800317 	ldw	r2,12(sp)
    e008:	1000121e 	bne	r2,zero,e054 <__fixdfsi+0xb4>
    e00c:	00e00034 	movhi	r3,32768
    e010:	18ffffc4 	addi	r3,r3,-1
    e014:	1805883a 	mov	r2,r3
    e018:	dfc00717 	ldw	ra,28(sp)
    e01c:	dec00804 	addi	sp,sp,32
    e020:	f800283a 	ret
    e024:	00800f04 	movi	r2,60
    e028:	10d1c83a 	sub	r8,r2,r3
    e02c:	40bff804 	addi	r2,r8,-32
    e030:	d9800517 	ldw	r6,20(sp)
    e034:	d9c00617 	ldw	r7,24(sp)
    e038:	10000816 	blt	r2,zero,e05c <__fixdfsi+0xbc>
    e03c:	3888d83a 	srl	r4,r7,r2
    e040:	d8800317 	ldw	r2,12(sp)
    e044:	2007883a 	mov	r3,r4
    e048:	103fe226 	beq	r2,zero,dfd4 <__fixdfsi+0x34>
    e04c:	0107c83a 	sub	r3,zero,r4
    e050:	003fe006 	br	dfd4 <__fixdfsi+0x34>
    e054:	00e00034 	movhi	r3,32768
    e058:	003fde06 	br	dfd4 <__fixdfsi+0x34>
    e05c:	39c7883a 	add	r3,r7,r7
    e060:	008007c4 	movi	r2,31
    e064:	1205c83a 	sub	r2,r2,r8
    e068:	1886983a 	sll	r3,r3,r2
    e06c:	3208d83a 	srl	r4,r6,r8
    e070:	1908b03a 	or	r4,r3,r4
    e074:	003ff206 	br	e040 <__fixdfsi+0xa0>

0000e078 <__floatunsidf>:
    e078:	defff204 	addi	sp,sp,-56
    e07c:	dfc00d15 	stw	ra,52(sp)
    e080:	ddc00c15 	stw	r23,48(sp)
    e084:	dd800b15 	stw	r22,44(sp)
    e088:	dd400a15 	stw	r21,40(sp)
    e08c:	dd000915 	stw	r20,36(sp)
    e090:	dcc00815 	stw	r19,32(sp)
    e094:	dc800715 	stw	r18,28(sp)
    e098:	dc400615 	stw	r17,24(sp)
    e09c:	dc000515 	stw	r16,20(sp)
    e0a0:	d8000115 	stw	zero,4(sp)
    e0a4:	20000f1e 	bne	r4,zero,e0e4 <__floatunsidf+0x6c>
    e0a8:	00800084 	movi	r2,2
    e0ac:	d8800015 	stw	r2,0(sp)
    e0b0:	d809883a 	mov	r4,sp
    e0b4:	000e4700 	call	e470 <__pack_d>
    e0b8:	dfc00d17 	ldw	ra,52(sp)
    e0bc:	ddc00c17 	ldw	r23,48(sp)
    e0c0:	dd800b17 	ldw	r22,44(sp)
    e0c4:	dd400a17 	ldw	r21,40(sp)
    e0c8:	dd000917 	ldw	r20,36(sp)
    e0cc:	dcc00817 	ldw	r19,32(sp)
    e0d0:	dc800717 	ldw	r18,28(sp)
    e0d4:	dc400617 	ldw	r17,24(sp)
    e0d8:	dc000517 	ldw	r16,20(sp)
    e0dc:	dec00e04 	addi	sp,sp,56
    e0e0:	f800283a 	ret
    e0e4:	008000c4 	movi	r2,3
    e0e8:	00c00f04 	movi	r3,60
    e0ec:	002f883a 	mov	r23,zero
    e0f0:	202d883a 	mov	r22,r4
    e0f4:	d8800015 	stw	r2,0(sp)
    e0f8:	d8c00215 	stw	r3,8(sp)
    e0fc:	d9000315 	stw	r4,12(sp)
    e100:	ddc00415 	stw	r23,16(sp)
    e104:	000e3f00 	call	e3f0 <__clzsi2>
    e108:	12400744 	addi	r9,r2,29
    e10c:	48000b16 	blt	r9,zero,e13c <__floatunsidf+0xc4>
    e110:	483fe726 	beq	r9,zero,e0b0 <__floatunsidf+0x38>
    e114:	10bfff44 	addi	r2,r2,-3
    e118:	10002e16 	blt	r2,zero,e1d4 <__floatunsidf+0x15c>
    e11c:	b0a2983a 	sll	r17,r22,r2
    e120:	0021883a 	mov	r16,zero
    e124:	d8800217 	ldw	r2,8(sp)
    e128:	dc400415 	stw	r17,16(sp)
    e12c:	dc000315 	stw	r16,12(sp)
    e130:	1245c83a 	sub	r2,r2,r9
    e134:	d8800215 	stw	r2,8(sp)
    e138:	003fdd06 	br	e0b0 <__floatunsidf+0x38>
    e13c:	0255c83a 	sub	r10,zero,r9
    e140:	51bff804 	addi	r6,r10,-32
    e144:	30001b16 	blt	r6,zero,e1b4 <__floatunsidf+0x13c>
    e148:	b9a8d83a 	srl	r20,r23,r6
    e14c:	002b883a 	mov	r21,zero
    e150:	000f883a 	mov	r7,zero
    e154:	01000044 	movi	r4,1
    e158:	0011883a 	mov	r8,zero
    e15c:	30002516 	blt	r6,zero,e1f4 <__floatunsidf+0x17c>
    e160:	21a6983a 	sll	r19,r4,r6
    e164:	0025883a 	mov	r18,zero
    e168:	00bfffc4 	movi	r2,-1
    e16c:	9089883a 	add	r4,r18,r2
    e170:	988b883a 	add	r5,r19,r2
    e174:	248d803a 	cmpltu	r6,r4,r18
    e178:	314b883a 	add	r5,r6,r5
    e17c:	b104703a 	and	r2,r22,r4
    e180:	b946703a 	and	r3,r23,r5
    e184:	10c4b03a 	or	r2,r2,r3
    e188:	10000226 	beq	r2,zero,e194 <__floatunsidf+0x11c>
    e18c:	01c00044 	movi	r7,1
    e190:	0011883a 	mov	r8,zero
    e194:	d9000217 	ldw	r4,8(sp)
    e198:	a1c4b03a 	or	r2,r20,r7
    e19c:	aa06b03a 	or	r3,r21,r8
    e1a0:	2249c83a 	sub	r4,r4,r9
    e1a4:	d8c00415 	stw	r3,16(sp)
    e1a8:	d9000215 	stw	r4,8(sp)
    e1ac:	d8800315 	stw	r2,12(sp)
    e1b0:	003fbf06 	br	e0b0 <__floatunsidf+0x38>
    e1b4:	bdc7883a 	add	r3,r23,r23
    e1b8:	008007c4 	movi	r2,31
    e1bc:	1285c83a 	sub	r2,r2,r10
    e1c0:	1886983a 	sll	r3,r3,r2
    e1c4:	b2a8d83a 	srl	r20,r22,r10
    e1c8:	baaad83a 	srl	r21,r23,r10
    e1cc:	1d28b03a 	or	r20,r3,r20
    e1d0:	003fdf06 	br	e150 <__floatunsidf+0xd8>
    e1d4:	b006d07a 	srli	r3,r22,1
    e1d8:	008007c4 	movi	r2,31
    e1dc:	1245c83a 	sub	r2,r2,r9
    e1e0:	1886d83a 	srl	r3,r3,r2
    e1e4:	ba62983a 	sll	r17,r23,r9
    e1e8:	b260983a 	sll	r16,r22,r9
    e1ec:	1c62b03a 	or	r17,r3,r17
    e1f0:	003fcc06 	br	e124 <__floatunsidf+0xac>
    e1f4:	2006d07a 	srli	r3,r4,1
    e1f8:	008007c4 	movi	r2,31
    e1fc:	1285c83a 	sub	r2,r2,r10
    e200:	18a6d83a 	srl	r19,r3,r2
    e204:	22a4983a 	sll	r18,r4,r10
    e208:	003fd706 	br	e168 <__floatunsidf+0xf0>

0000e20c <udivmodsi4>:
    e20c:	29001b2e 	bgeu	r5,r4,e27c <udivmodsi4+0x70>
    e210:	28001a16 	blt	r5,zero,e27c <udivmodsi4+0x70>
    e214:	00800044 	movi	r2,1
    e218:	0007883a 	mov	r3,zero
    e21c:	01c007c4 	movi	r7,31
    e220:	00000306 	br	e230 <udivmodsi4+0x24>
    e224:	19c01326 	beq	r3,r7,e274 <udivmodsi4+0x68>
    e228:	18c00044 	addi	r3,r3,1
    e22c:	28000416 	blt	r5,zero,e240 <udivmodsi4+0x34>
    e230:	294b883a 	add	r5,r5,r5
    e234:	1085883a 	add	r2,r2,r2
    e238:	293ffa36 	bltu	r5,r4,e224 <udivmodsi4+0x18>
    e23c:	10000d26 	beq	r2,zero,e274 <udivmodsi4+0x68>
    e240:	0007883a 	mov	r3,zero
    e244:	21400236 	bltu	r4,r5,e250 <udivmodsi4+0x44>
    e248:	2149c83a 	sub	r4,r4,r5
    e24c:	1886b03a 	or	r3,r3,r2
    e250:	1004d07a 	srli	r2,r2,1
    e254:	280ad07a 	srli	r5,r5,1
    e258:	103ffa1e 	bne	r2,zero,e244 <udivmodsi4+0x38>
    e25c:	30000226 	beq	r6,zero,e268 <udivmodsi4+0x5c>
    e260:	2005883a 	mov	r2,r4
    e264:	f800283a 	ret
    e268:	1809883a 	mov	r4,r3
    e26c:	2005883a 	mov	r2,r4
    e270:	f800283a 	ret
    e274:	0007883a 	mov	r3,zero
    e278:	003ff806 	br	e25c <udivmodsi4+0x50>
    e27c:	00800044 	movi	r2,1
    e280:	0007883a 	mov	r3,zero
    e284:	003fef06 	br	e244 <udivmodsi4+0x38>

0000e288 <__divsi3>:
    e288:	defffe04 	addi	sp,sp,-8
    e28c:	dc000015 	stw	r16,0(sp)
    e290:	dfc00115 	stw	ra,4(sp)
    e294:	0021883a 	mov	r16,zero
    e298:	20000c16 	blt	r4,zero,e2cc <__divsi3+0x44>
    e29c:	000d883a 	mov	r6,zero
    e2a0:	28000e16 	blt	r5,zero,e2dc <__divsi3+0x54>
    e2a4:	000e20c0 	call	e20c <udivmodsi4>
    e2a8:	1007883a 	mov	r3,r2
    e2ac:	8005003a 	cmpeq	r2,r16,zero
    e2b0:	1000011e 	bne	r2,zero,e2b8 <__divsi3+0x30>
    e2b4:	00c7c83a 	sub	r3,zero,r3
    e2b8:	1805883a 	mov	r2,r3
    e2bc:	dfc00117 	ldw	ra,4(sp)
    e2c0:	dc000017 	ldw	r16,0(sp)
    e2c4:	dec00204 	addi	sp,sp,8
    e2c8:	f800283a 	ret
    e2cc:	0109c83a 	sub	r4,zero,r4
    e2d0:	04000044 	movi	r16,1
    e2d4:	000d883a 	mov	r6,zero
    e2d8:	283ff20e 	bge	r5,zero,e2a4 <__divsi3+0x1c>
    e2dc:	014bc83a 	sub	r5,zero,r5
    e2e0:	8021003a 	cmpeq	r16,r16,zero
    e2e4:	003fef06 	br	e2a4 <__divsi3+0x1c>

0000e2e8 <__modsi3>:
    e2e8:	deffff04 	addi	sp,sp,-4
    e2ec:	dfc00015 	stw	ra,0(sp)
    e2f0:	01800044 	movi	r6,1
    e2f4:	2807883a 	mov	r3,r5
    e2f8:	20000416 	blt	r4,zero,e30c <__modsi3+0x24>
    e2fc:	28000c16 	blt	r5,zero,e330 <__modsi3+0x48>
    e300:	dfc00017 	ldw	ra,0(sp)
    e304:	dec00104 	addi	sp,sp,4
    e308:	000e20c1 	jmpi	e20c <udivmodsi4>
    e30c:	0109c83a 	sub	r4,zero,r4
    e310:	28000b16 	blt	r5,zero,e340 <__modsi3+0x58>
    e314:	180b883a 	mov	r5,r3
    e318:	01800044 	movi	r6,1
    e31c:	000e20c0 	call	e20c <udivmodsi4>
    e320:	0085c83a 	sub	r2,zero,r2
    e324:	dfc00017 	ldw	ra,0(sp)
    e328:	dec00104 	addi	sp,sp,4
    e32c:	f800283a 	ret
    e330:	014bc83a 	sub	r5,zero,r5
    e334:	dfc00017 	ldw	ra,0(sp)
    e338:	dec00104 	addi	sp,sp,4
    e33c:	000e20c1 	jmpi	e20c <udivmodsi4>
    e340:	0147c83a 	sub	r3,zero,r5
    e344:	003ff306 	br	e314 <__modsi3+0x2c>

0000e348 <__udivsi3>:
    e348:	000d883a 	mov	r6,zero
    e34c:	000e20c1 	jmpi	e20c <udivmodsi4>

0000e350 <__umodsi3>:
    e350:	01800044 	movi	r6,1
    e354:	000e20c1 	jmpi	e20c <udivmodsi4>

0000e358 <__muldi3>:
    e358:	2011883a 	mov	r8,r4
    e35c:	427fffcc 	andi	r9,r8,65535
    e360:	4018d43a 	srli	r12,r8,16
    e364:	32bfffcc 	andi	r10,r6,65535
    e368:	3016d43a 	srli	r11,r6,16
    e36c:	4a85383a 	mul	r2,r9,r10
    e370:	6295383a 	mul	r10,r12,r10
    e374:	4ad3383a 	mul	r9,r9,r11
    e378:	113fffcc 	andi	r4,r2,65535
    e37c:	1004d43a 	srli	r2,r2,16
    e380:	4a93883a 	add	r9,r9,r10
    e384:	3807883a 	mov	r3,r7
    e388:	1245883a 	add	r2,r2,r9
    e38c:	280f883a 	mov	r7,r5
    e390:	180b883a 	mov	r5,r3
    e394:	1006943a 	slli	r3,r2,16
    e398:	defffd04 	addi	sp,sp,-12
    e39c:	dc800215 	stw	r18,8(sp)
    e3a0:	1907883a 	add	r3,r3,r4
    e3a4:	dc400115 	stw	r17,4(sp)
    e3a8:	dc000015 	stw	r16,0(sp)
    e3ac:	4165383a 	mul	r18,r8,r5
    e3b0:	31e3383a 	mul	r17,r6,r7
    e3b4:	1012d43a 	srli	r9,r2,16
    e3b8:	62d9383a 	mul	r12,r12,r11
    e3bc:	181f883a 	mov	r15,r3
    e3c0:	1280022e 	bgeu	r2,r10,e3cc <__muldi3+0x74>
    e3c4:	00800074 	movhi	r2,1
    e3c8:	6099883a 	add	r12,r12,r2
    e3cc:	624d883a 	add	r6,r12,r9
    e3d0:	9187883a 	add	r3,r18,r6
    e3d4:	88c7883a 	add	r3,r17,r3
    e3d8:	7805883a 	mov	r2,r15
    e3dc:	dc800217 	ldw	r18,8(sp)
    e3e0:	dc400117 	ldw	r17,4(sp)
    e3e4:	dc000017 	ldw	r16,0(sp)
    e3e8:	dec00304 	addi	sp,sp,12
    e3ec:	f800283a 	ret

0000e3f0 <__clzsi2>:
    e3f0:	00bfffd4 	movui	r2,65535
    e3f4:	11000e36 	bltu	r2,r4,e430 <__clzsi2+0x40>
    e3f8:	00803fc4 	movi	r2,255
    e3fc:	01400204 	movi	r5,8
    e400:	0007883a 	mov	r3,zero
    e404:	11001036 	bltu	r2,r4,e448 <__clzsi2+0x58>
    e408:	000b883a 	mov	r5,zero
    e40c:	20c6d83a 	srl	r3,r4,r3
    e410:	00820034 	movhi	r2,2048
    e414:	1080a204 	addi	r2,r2,648
    e418:	1887883a 	add	r3,r3,r2
    e41c:	18800003 	ldbu	r2,0(r3)
    e420:	00c00804 	movi	r3,32
    e424:	2885883a 	add	r2,r5,r2
    e428:	1885c83a 	sub	r2,r3,r2
    e42c:	f800283a 	ret
    e430:	01400404 	movi	r5,16
    e434:	00804034 	movhi	r2,256
    e438:	10bfffc4 	addi	r2,r2,-1
    e43c:	2807883a 	mov	r3,r5
    e440:	113ff22e 	bgeu	r2,r4,e40c <__clzsi2+0x1c>
    e444:	01400604 	movi	r5,24
    e448:	2807883a 	mov	r3,r5
    e44c:	20c6d83a 	srl	r3,r4,r3
    e450:	00820034 	movhi	r2,2048
    e454:	1080a204 	addi	r2,r2,648
    e458:	1887883a 	add	r3,r3,r2
    e45c:	18800003 	ldbu	r2,0(r3)
    e460:	00c00804 	movi	r3,32
    e464:	2885883a 	add	r2,r5,r2
    e468:	1885c83a 	sub	r2,r3,r2
    e46c:	f800283a 	ret

0000e470 <__pack_d>:
    e470:	20c00017 	ldw	r3,0(r4)
    e474:	defffd04 	addi	sp,sp,-12
    e478:	dc000015 	stw	r16,0(sp)
    e47c:	dc800215 	stw	r18,8(sp)
    e480:	dc400115 	stw	r17,4(sp)
    e484:	00800044 	movi	r2,1
    e488:	22000317 	ldw	r8,12(r4)
    e48c:	001f883a 	mov	r15,zero
    e490:	22400417 	ldw	r9,16(r4)
    e494:	24000117 	ldw	r16,4(r4)
    e498:	10c0552e 	bgeu	r2,r3,e5f0 <__pack_d+0x180>
    e49c:	00800104 	movi	r2,4
    e4a0:	18804f26 	beq	r3,r2,e5e0 <__pack_d+0x170>
    e4a4:	00800084 	movi	r2,2
    e4a8:	18800226 	beq	r3,r2,e4b4 <__pack_d+0x44>
    e4ac:	4244b03a 	or	r2,r8,r9
    e4b0:	10001a1e 	bne	r2,zero,e51c <__pack_d+0xac>
    e4b4:	000d883a 	mov	r6,zero
    e4b8:	000f883a 	mov	r7,zero
    e4bc:	0011883a 	mov	r8,zero
    e4c0:	00800434 	movhi	r2,16
    e4c4:	10bfffc4 	addi	r2,r2,-1
    e4c8:	301d883a 	mov	r14,r6
    e4cc:	3884703a 	and	r2,r7,r2
    e4d0:	400a953a 	slli	r5,r8,20
    e4d4:	79bffc2c 	andhi	r6,r15,65520
    e4d8:	308cb03a 	or	r6,r6,r2
    e4dc:	00e00434 	movhi	r3,32784
    e4e0:	18ffffc4 	addi	r3,r3,-1
    e4e4:	800497fa 	slli	r2,r16,31
    e4e8:	30c6703a 	and	r3,r6,r3
    e4ec:	1946b03a 	or	r3,r3,r5
    e4f0:	01600034 	movhi	r5,32768
    e4f4:	297fffc4 	addi	r5,r5,-1
    e4f8:	194a703a 	and	r5,r3,r5
    e4fc:	288ab03a 	or	r5,r5,r2
    e500:	2807883a 	mov	r3,r5
    e504:	7005883a 	mov	r2,r14
    e508:	dc800217 	ldw	r18,8(sp)
    e50c:	dc400117 	ldw	r17,4(sp)
    e510:	dc000017 	ldw	r16,0(sp)
    e514:	dec00304 	addi	sp,sp,12
    e518:	f800283a 	ret
    e51c:	21000217 	ldw	r4,8(r4)
    e520:	00bf0084 	movi	r2,-1022
    e524:	20803f16 	blt	r4,r2,e624 <__pack_d+0x1b4>
    e528:	0080ffc4 	movi	r2,1023
    e52c:	11002c16 	blt	r2,r4,e5e0 <__pack_d+0x170>
    e530:	00803fc4 	movi	r2,255
    e534:	408c703a 	and	r6,r8,r2
    e538:	00802004 	movi	r2,128
    e53c:	0007883a 	mov	r3,zero
    e540:	000f883a 	mov	r7,zero
    e544:	2280ffc4 	addi	r10,r4,1023
    e548:	30801e26 	beq	r6,r2,e5c4 <__pack_d+0x154>
    e54c:	00801fc4 	movi	r2,127
    e550:	4089883a 	add	r4,r8,r2
    e554:	220d803a 	cmpltu	r6,r4,r8
    e558:	324d883a 	add	r6,r6,r9
    e55c:	2011883a 	mov	r8,r4
    e560:	3013883a 	mov	r9,r6
    e564:	00880034 	movhi	r2,8192
    e568:	10bfffc4 	addi	r2,r2,-1
    e56c:	12400d36 	bltu	r2,r9,e5a4 <__pack_d+0x134>
    e570:	4804963a 	slli	r2,r9,24
    e574:	400cd23a 	srli	r6,r8,8
    e578:	480ed23a 	srli	r7,r9,8
    e57c:	013fffc4 	movi	r4,-1
    e580:	118cb03a 	or	r6,r2,r6
    e584:	01400434 	movhi	r5,16
    e588:	297fffc4 	addi	r5,r5,-1
    e58c:	3104703a 	and	r2,r6,r4
    e590:	3946703a 	and	r3,r7,r5
    e594:	5201ffcc 	andi	r8,r10,2047
    e598:	100d883a 	mov	r6,r2
    e59c:	180f883a 	mov	r7,r3
    e5a0:	003fc706 	br	e4c0 <__pack_d+0x50>
    e5a4:	480897fa 	slli	r4,r9,31
    e5a8:	4004d07a 	srli	r2,r8,1
    e5ac:	4806d07a 	srli	r3,r9,1
    e5b0:	52800044 	addi	r10,r10,1
    e5b4:	2084b03a 	or	r2,r4,r2
    e5b8:	1011883a 	mov	r8,r2
    e5bc:	1813883a 	mov	r9,r3
    e5c0:	003feb06 	br	e570 <__pack_d+0x100>
    e5c4:	383fe11e 	bne	r7,zero,e54c <__pack_d+0xdc>
    e5c8:	01004004 	movi	r4,256
    e5cc:	4104703a 	and	r2,r8,r4
    e5d0:	10c4b03a 	or	r2,r2,r3
    e5d4:	103fe326 	beq	r2,zero,e564 <__pack_d+0xf4>
    e5d8:	3005883a 	mov	r2,r6
    e5dc:	003fdc06 	br	e550 <__pack_d+0xe0>
    e5e0:	000d883a 	mov	r6,zero
    e5e4:	000f883a 	mov	r7,zero
    e5e8:	0201ffc4 	movi	r8,2047
    e5ec:	003fb406 	br	e4c0 <__pack_d+0x50>
    e5f0:	0005883a 	mov	r2,zero
    e5f4:	00c00234 	movhi	r3,8
    e5f8:	408cb03a 	or	r6,r8,r2
    e5fc:	48ceb03a 	or	r7,r9,r3
    e600:	013fffc4 	movi	r4,-1
    e604:	01400434 	movhi	r5,16
    e608:	297fffc4 	addi	r5,r5,-1
    e60c:	3104703a 	and	r2,r6,r4
    e610:	3946703a 	and	r3,r7,r5
    e614:	100d883a 	mov	r6,r2
    e618:	180f883a 	mov	r7,r3
    e61c:	0201ffc4 	movi	r8,2047
    e620:	003fa706 	br	e4c0 <__pack_d+0x50>
    e624:	1109c83a 	sub	r4,r2,r4
    e628:	00800e04 	movi	r2,56
    e62c:	11004316 	blt	r2,r4,e73c <__pack_d+0x2cc>
    e630:	21fff804 	addi	r7,r4,-32
    e634:	38004516 	blt	r7,zero,e74c <__pack_d+0x2dc>
    e638:	49d8d83a 	srl	r12,r9,r7
    e63c:	001b883a 	mov	r13,zero
    e640:	0023883a 	mov	r17,zero
    e644:	01400044 	movi	r5,1
    e648:	0025883a 	mov	r18,zero
    e64c:	38004716 	blt	r7,zero,e76c <__pack_d+0x2fc>
    e650:	29d6983a 	sll	r11,r5,r7
    e654:	0015883a 	mov	r10,zero
    e658:	00bfffc4 	movi	r2,-1
    e65c:	5089883a 	add	r4,r10,r2
    e660:	588b883a 	add	r5,r11,r2
    e664:	228d803a 	cmpltu	r6,r4,r10
    e668:	314b883a 	add	r5,r6,r5
    e66c:	4104703a 	and	r2,r8,r4
    e670:	4946703a 	and	r3,r9,r5
    e674:	10c4b03a 	or	r2,r2,r3
    e678:	10000226 	beq	r2,zero,e684 <__pack_d+0x214>
    e67c:	04400044 	movi	r17,1
    e680:	0025883a 	mov	r18,zero
    e684:	00803fc4 	movi	r2,255
    e688:	644eb03a 	or	r7,r12,r17
    e68c:	3892703a 	and	r9,r7,r2
    e690:	00802004 	movi	r2,128
    e694:	6c90b03a 	or	r8,r13,r18
    e698:	0015883a 	mov	r10,zero
    e69c:	48801626 	beq	r9,r2,e6f8 <__pack_d+0x288>
    e6a0:	01001fc4 	movi	r4,127
    e6a4:	3905883a 	add	r2,r7,r4
    e6a8:	11cd803a 	cmpltu	r6,r2,r7
    e6ac:	320d883a 	add	r6,r6,r8
    e6b0:	100f883a 	mov	r7,r2
    e6b4:	00840034 	movhi	r2,4096
    e6b8:	10bfffc4 	addi	r2,r2,-1
    e6bc:	3011883a 	mov	r8,r6
    e6c0:	0007883a 	mov	r3,zero
    e6c4:	11801b36 	bltu	r2,r6,e734 <__pack_d+0x2c4>
    e6c8:	4004963a 	slli	r2,r8,24
    e6cc:	3808d23a 	srli	r4,r7,8
    e6d0:	400ad23a 	srli	r5,r8,8
    e6d4:	1813883a 	mov	r9,r3
    e6d8:	1108b03a 	or	r4,r2,r4
    e6dc:	00bfffc4 	movi	r2,-1
    e6e0:	00c00434 	movhi	r3,16
    e6e4:	18ffffc4 	addi	r3,r3,-1
    e6e8:	208c703a 	and	r6,r4,r2
    e6ec:	28ce703a 	and	r7,r5,r3
    e6f0:	4a01ffcc 	andi	r8,r9,2047
    e6f4:	003f7206 	br	e4c0 <__pack_d+0x50>
    e6f8:	503fe91e 	bne	r10,zero,e6a0 <__pack_d+0x230>
    e6fc:	01004004 	movi	r4,256
    e700:	3904703a 	and	r2,r7,r4
    e704:	0007883a 	mov	r3,zero
    e708:	10c4b03a 	or	r2,r2,r3
    e70c:	10000626 	beq	r2,zero,e728 <__pack_d+0x2b8>
    e710:	3a45883a 	add	r2,r7,r9
    e714:	11cd803a 	cmpltu	r6,r2,r7
    e718:	320d883a 	add	r6,r6,r8
    e71c:	100f883a 	mov	r7,r2
    e720:	3011883a 	mov	r8,r6
    e724:	0007883a 	mov	r3,zero
    e728:	00840034 	movhi	r2,4096
    e72c:	10bfffc4 	addi	r2,r2,-1
    e730:	123fe52e 	bgeu	r2,r8,e6c8 <__pack_d+0x258>
    e734:	00c00044 	movi	r3,1
    e738:	003fe306 	br	e6c8 <__pack_d+0x258>
    e73c:	0009883a 	mov	r4,zero
    e740:	0013883a 	mov	r9,zero
    e744:	000b883a 	mov	r5,zero
    e748:	003fe406 	br	e6dc <__pack_d+0x26c>
    e74c:	4a47883a 	add	r3,r9,r9
    e750:	008007c4 	movi	r2,31
    e754:	1105c83a 	sub	r2,r2,r4
    e758:	1886983a 	sll	r3,r3,r2
    e75c:	4118d83a 	srl	r12,r8,r4
    e760:	491ad83a 	srl	r13,r9,r4
    e764:	1b18b03a 	or	r12,r3,r12
    e768:	003fb506 	br	e640 <__pack_d+0x1d0>
    e76c:	2806d07a 	srli	r3,r5,1
    e770:	008007c4 	movi	r2,31
    e774:	1105c83a 	sub	r2,r2,r4
    e778:	1896d83a 	srl	r11,r3,r2
    e77c:	2914983a 	sll	r10,r5,r4
    e780:	003fb506 	br	e658 <__pack_d+0x1e8>

0000e784 <__unpack_d>:
    e784:	20c00117 	ldw	r3,4(r4)
    e788:	22400017 	ldw	r9,0(r4)
    e78c:	00800434 	movhi	r2,16
    e790:	10bfffc4 	addi	r2,r2,-1
    e794:	1808d53a 	srli	r4,r3,20
    e798:	180cd7fa 	srli	r6,r3,31
    e79c:	1894703a 	and	r10,r3,r2
    e7a0:	2201ffcc 	andi	r8,r4,2047
    e7a4:	281b883a 	mov	r13,r5
    e7a8:	4817883a 	mov	r11,r9
    e7ac:	29800115 	stw	r6,4(r5)
    e7b0:	5019883a 	mov	r12,r10
    e7b4:	40001e1e 	bne	r8,zero,e830 <__unpack_d+0xac>
    e7b8:	4a84b03a 	or	r2,r9,r10
    e7bc:	10001926 	beq	r2,zero,e824 <__unpack_d+0xa0>
    e7c0:	4804d63a 	srli	r2,r9,24
    e7c4:	500c923a 	slli	r6,r10,8
    e7c8:	013f0084 	movi	r4,-1022
    e7cc:	00c40034 	movhi	r3,4096
    e7d0:	18ffffc4 	addi	r3,r3,-1
    e7d4:	118cb03a 	or	r6,r2,r6
    e7d8:	008000c4 	movi	r2,3
    e7dc:	480a923a 	slli	r5,r9,8
    e7e0:	68800015 	stw	r2,0(r13)
    e7e4:	69000215 	stw	r4,8(r13)
    e7e8:	19800b36 	bltu	r3,r6,e818 <__unpack_d+0x94>
    e7ec:	200f883a 	mov	r7,r4
    e7f0:	1811883a 	mov	r8,r3
    e7f4:	2945883a 	add	r2,r5,r5
    e7f8:	1149803a 	cmpltu	r4,r2,r5
    e7fc:	3187883a 	add	r3,r6,r6
    e800:	20c9883a 	add	r4,r4,r3
    e804:	100b883a 	mov	r5,r2
    e808:	200d883a 	mov	r6,r4
    e80c:	39ffffc4 	addi	r7,r7,-1
    e810:	413ff82e 	bgeu	r8,r4,e7f4 <__unpack_d+0x70>
    e814:	69c00215 	stw	r7,8(r13)
    e818:	69800415 	stw	r6,16(r13)
    e81c:	69400315 	stw	r5,12(r13)
    e820:	f800283a 	ret
    e824:	00800084 	movi	r2,2
    e828:	28800015 	stw	r2,0(r5)
    e82c:	f800283a 	ret
    e830:	0081ffc4 	movi	r2,2047
    e834:	40800f26 	beq	r8,r2,e874 <__unpack_d+0xf0>
    e838:	480cd63a 	srli	r6,r9,24
    e83c:	5006923a 	slli	r3,r10,8
    e840:	4804923a 	slli	r2,r9,8
    e844:	0009883a 	mov	r4,zero
    e848:	30c6b03a 	or	r3,r6,r3
    e84c:	01440034 	movhi	r5,4096
    e850:	110cb03a 	or	r6,r2,r4
    e854:	423f0044 	addi	r8,r8,-1023
    e858:	194eb03a 	or	r7,r3,r5
    e85c:	008000c4 	movi	r2,3
    e860:	69c00415 	stw	r7,16(r13)
    e864:	6a000215 	stw	r8,8(r13)
    e868:	68800015 	stw	r2,0(r13)
    e86c:	69800315 	stw	r6,12(r13)
    e870:	f800283a 	ret
    e874:	4a84b03a 	or	r2,r9,r10
    e878:	1000031e 	bne	r2,zero,e888 <__unpack_d+0x104>
    e87c:	00800104 	movi	r2,4
    e880:	28800015 	stw	r2,0(r5)
    e884:	f800283a 	ret
    e888:	0009883a 	mov	r4,zero
    e88c:	01400234 	movhi	r5,8
    e890:	4904703a 	and	r2,r9,r4
    e894:	5146703a 	and	r3,r10,r5
    e898:	10c4b03a 	or	r2,r2,r3
    e89c:	10000526 	beq	r2,zero,e8b4 <__unpack_d+0x130>
    e8a0:	00800044 	movi	r2,1
    e8a4:	68800015 	stw	r2,0(r13)
    e8a8:	6b000415 	stw	r12,16(r13)
    e8ac:	6ac00315 	stw	r11,12(r13)
    e8b0:	f800283a 	ret
    e8b4:	68000015 	stw	zero,0(r13)
    e8b8:	003ffb06 	br	e8a8 <__unpack_d+0x124>

0000e8bc <__fpcmp_parts_d>:
    e8bc:	21800017 	ldw	r6,0(r4)
    e8c0:	00c00044 	movi	r3,1
    e8c4:	19800a2e 	bgeu	r3,r6,e8f0 <__fpcmp_parts_d+0x34>
    e8c8:	28800017 	ldw	r2,0(r5)
    e8cc:	1880082e 	bgeu	r3,r2,e8f0 <__fpcmp_parts_d+0x34>
    e8d0:	00c00104 	movi	r3,4
    e8d4:	30c02626 	beq	r6,r3,e970 <__fpcmp_parts_d+0xb4>
    e8d8:	10c02226 	beq	r2,r3,e964 <__fpcmp_parts_d+0xa8>
    e8dc:	00c00084 	movi	r3,2
    e8e0:	30c00526 	beq	r6,r3,e8f8 <__fpcmp_parts_d+0x3c>
    e8e4:	10c0071e 	bne	r2,r3,e904 <__fpcmp_parts_d+0x48>
    e8e8:	20800117 	ldw	r2,4(r4)
    e8ec:	1000091e 	bne	r2,zero,e914 <__fpcmp_parts_d+0x58>
    e8f0:	00800044 	movi	r2,1
    e8f4:	f800283a 	ret
    e8f8:	10c01a1e 	bne	r2,r3,e964 <__fpcmp_parts_d+0xa8>
    e8fc:	0005883a 	mov	r2,zero
    e900:	f800283a 	ret
    e904:	22000117 	ldw	r8,4(r4)
    e908:	28800117 	ldw	r2,4(r5)
    e90c:	40800326 	beq	r8,r2,e91c <__fpcmp_parts_d+0x60>
    e910:	403ff726 	beq	r8,zero,e8f0 <__fpcmp_parts_d+0x34>
    e914:	00bfffc4 	movi	r2,-1
    e918:	f800283a 	ret
    e91c:	20c00217 	ldw	r3,8(r4)
    e920:	28800217 	ldw	r2,8(r5)
    e924:	10fffa16 	blt	r2,r3,e910 <__fpcmp_parts_d+0x54>
    e928:	18800916 	blt	r3,r2,e950 <__fpcmp_parts_d+0x94>
    e92c:	21c00417 	ldw	r7,16(r4)
    e930:	28c00417 	ldw	r3,16(r5)
    e934:	21800317 	ldw	r6,12(r4)
    e938:	28800317 	ldw	r2,12(r5)
    e93c:	19fff436 	bltu	r3,r7,e910 <__fpcmp_parts_d+0x54>
    e940:	38c00526 	beq	r7,r3,e958 <__fpcmp_parts_d+0x9c>
    e944:	38c00236 	bltu	r7,r3,e950 <__fpcmp_parts_d+0x94>
    e948:	19ffec1e 	bne	r3,r7,e8fc <__fpcmp_parts_d+0x40>
    e94c:	30bfeb2e 	bgeu	r6,r2,e8fc <__fpcmp_parts_d+0x40>
    e950:	403fe71e 	bne	r8,zero,e8f0 <__fpcmp_parts_d+0x34>
    e954:	003fef06 	br	e914 <__fpcmp_parts_d+0x58>
    e958:	11bffa2e 	bgeu	r2,r6,e944 <__fpcmp_parts_d+0x88>
    e95c:	403fe426 	beq	r8,zero,e8f0 <__fpcmp_parts_d+0x34>
    e960:	003fec06 	br	e914 <__fpcmp_parts_d+0x58>
    e964:	28800117 	ldw	r2,4(r5)
    e968:	103fe11e 	bne	r2,zero,e8f0 <__fpcmp_parts_d+0x34>
    e96c:	003fe906 	br	e914 <__fpcmp_parts_d+0x58>
    e970:	11bfdd1e 	bne	r2,r6,e8e8 <__fpcmp_parts_d+0x2c>
    e974:	28c00117 	ldw	r3,4(r5)
    e978:	20800117 	ldw	r2,4(r4)
    e97c:	1885c83a 	sub	r2,r3,r2
    e980:	f800283a 	ret

0000e984 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    e984:	defff804 	addi	sp,sp,-32
    e988:	dfc00715 	stw	ra,28(sp)
    e98c:	df000615 	stw	fp,24(sp)
    e990:	df000604 	addi	fp,sp,24
    e994:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    e998:	e0bffc17 	ldw	r2,-16(fp)
    e99c:	1004803a 	cmplt	r2,r2,zero
    e9a0:	1000081e 	bne	r2,zero,e9c4 <close+0x40>
    e9a4:	e0bffc17 	ldw	r2,-16(fp)
    e9a8:	10800324 	muli	r2,r2,12
    e9ac:	1007883a 	mov	r3,r2
    e9b0:	00820034 	movhi	r2,2048
    e9b4:	1083ab04 	addi	r2,r2,3756
    e9b8:	1887883a 	add	r3,r3,r2
    e9bc:	e0ffff15 	stw	r3,-4(fp)
    e9c0:	00000106 	br	e9c8 <close+0x44>
    e9c4:	e03fff15 	stw	zero,-4(fp)
    e9c8:	e0bfff17 	ldw	r2,-4(fp)
    e9cc:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    e9d0:	e0bffb17 	ldw	r2,-20(fp)
    e9d4:	1005003a 	cmpeq	r2,r2,zero
    e9d8:	10001d1e 	bne	r2,zero,ea50 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    e9dc:	e0bffb17 	ldw	r2,-20(fp)
    e9e0:	10800017 	ldw	r2,0(r2)
    e9e4:	10800417 	ldw	r2,16(r2)
    e9e8:	1005003a 	cmpeq	r2,r2,zero
    e9ec:	1000071e 	bne	r2,zero,ea0c <close+0x88>
    e9f0:	e0bffb17 	ldw	r2,-20(fp)
    e9f4:	10800017 	ldw	r2,0(r2)
    e9f8:	10800417 	ldw	r2,16(r2)
    e9fc:	e13ffb17 	ldw	r4,-20(fp)
    ea00:	103ee83a 	callr	r2
    ea04:	e0bffe15 	stw	r2,-8(fp)
    ea08:	00000106 	br	ea10 <close+0x8c>
    ea0c:	e03ffe15 	stw	zero,-8(fp)
    ea10:	e0bffe17 	ldw	r2,-8(fp)
    ea14:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    ea18:	e13ffc17 	ldw	r4,-16(fp)
    ea1c:	000f3a80 	call	f3a8 <alt_release_fd>
    if (rval < 0)
    ea20:	e0bffa17 	ldw	r2,-24(fp)
    ea24:	1004403a 	cmpge	r2,r2,zero
    ea28:	1000071e 	bne	r2,zero,ea48 <close+0xc4>
    {
      ALT_ERRNO = -rval;
    ea2c:	000ea800 	call	ea80 <alt_get_errno>
    ea30:	e0fffa17 	ldw	r3,-24(fp)
    ea34:	00c7c83a 	sub	r3,zero,r3
    ea38:	10c00015 	stw	r3,0(r2)
      return -1;
    ea3c:	00bfffc4 	movi	r2,-1
    ea40:	e0bffd15 	stw	r2,-12(fp)
    ea44:	00000806 	br	ea68 <close+0xe4>
    }
    return 0;
    ea48:	e03ffd15 	stw	zero,-12(fp)
    ea4c:	00000606 	br	ea68 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ea50:	000ea800 	call	ea80 <alt_get_errno>
    ea54:	1007883a 	mov	r3,r2
    ea58:	00801444 	movi	r2,81
    ea5c:	18800015 	stw	r2,0(r3)
    return -1;
    ea60:	00bfffc4 	movi	r2,-1
    ea64:	e0bffd15 	stw	r2,-12(fp)
    ea68:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    ea6c:	e037883a 	mov	sp,fp
    ea70:	dfc00117 	ldw	ra,4(sp)
    ea74:	df000017 	ldw	fp,0(sp)
    ea78:	dec00204 	addi	sp,sp,8
    ea7c:	f800283a 	ret

0000ea80 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ea80:	defffd04 	addi	sp,sp,-12
    ea84:	dfc00215 	stw	ra,8(sp)
    ea88:	df000115 	stw	fp,4(sp)
    ea8c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ea90:	00820034 	movhi	r2,2048
    ea94:	1088e104 	addi	r2,r2,9092
    ea98:	10800017 	ldw	r2,0(r2)
    ea9c:	1005003a 	cmpeq	r2,r2,zero
    eaa0:	1000061e 	bne	r2,zero,eabc <alt_get_errno+0x3c>
    eaa4:	00820034 	movhi	r2,2048
    eaa8:	1088e104 	addi	r2,r2,9092
    eaac:	10800017 	ldw	r2,0(r2)
    eab0:	103ee83a 	callr	r2
    eab4:	e0bfff15 	stw	r2,-4(fp)
    eab8:	00000306 	br	eac8 <alt_get_errno+0x48>
    eabc:	00820034 	movhi	r2,2048
    eac0:	10890d04 	addi	r2,r2,9268
    eac4:	e0bfff15 	stw	r2,-4(fp)
    eac8:	e0bfff17 	ldw	r2,-4(fp)
}
    eacc:	e037883a 	mov	sp,fp
    ead0:	dfc00117 	ldw	ra,4(sp)
    ead4:	df000017 	ldw	fp,0(sp)
    ead8:	dec00204 	addi	sp,sp,8
    eadc:	f800283a 	ret

0000eae0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    eae0:	defffc04 	addi	sp,sp,-16
    eae4:	df000315 	stw	fp,12(sp)
    eae8:	df000304 	addi	fp,sp,12
    eaec:	e13ffd15 	stw	r4,-12(fp)
    eaf0:	e17ffe15 	stw	r5,-8(fp)
    eaf4:	e1bfff15 	stw	r6,-4(fp)
  return len;
    eaf8:	e0bfff17 	ldw	r2,-4(fp)
}
    eafc:	e037883a 	mov	sp,fp
    eb00:	df000017 	ldw	fp,0(sp)
    eb04:	dec00104 	addi	sp,sp,4
    eb08:	f800283a 	ret

0000eb0c <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    eb0c:	defff904 	addi	sp,sp,-28
    eb10:	dfc00615 	stw	ra,24(sp)
    eb14:	df000515 	stw	fp,20(sp)
    eb18:	df000504 	addi	fp,sp,20
    eb1c:	e13ffc15 	stw	r4,-16(fp)
    eb20:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    eb24:	e0bffc17 	ldw	r2,-16(fp)
    eb28:	1004803a 	cmplt	r2,r2,zero
    eb2c:	1000081e 	bne	r2,zero,eb50 <fstat+0x44>
    eb30:	e0bffc17 	ldw	r2,-16(fp)
    eb34:	10800324 	muli	r2,r2,12
    eb38:	1007883a 	mov	r3,r2
    eb3c:	00820034 	movhi	r2,2048
    eb40:	1083ab04 	addi	r2,r2,3756
    eb44:	1887883a 	add	r3,r3,r2
    eb48:	e0ffff15 	stw	r3,-4(fp)
    eb4c:	00000106 	br	eb54 <fstat+0x48>
    eb50:	e03fff15 	stw	zero,-4(fp)
    eb54:	e0bfff17 	ldw	r2,-4(fp)
    eb58:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    eb5c:	e0bffb17 	ldw	r2,-20(fp)
    eb60:	1005003a 	cmpeq	r2,r2,zero
    eb64:	1000121e 	bne	r2,zero,ebb0 <fstat+0xa4>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    eb68:	e0bffb17 	ldw	r2,-20(fp)
    eb6c:	10800017 	ldw	r2,0(r2)
    eb70:	10800817 	ldw	r2,32(r2)
    eb74:	1005003a 	cmpeq	r2,r2,zero
    eb78:	1000081e 	bne	r2,zero,eb9c <fstat+0x90>
    {
      return fd->dev->fstat(fd, st);
    eb7c:	e0bffb17 	ldw	r2,-20(fp)
    eb80:	10800017 	ldw	r2,0(r2)
    eb84:	10800817 	ldw	r2,32(r2)
    eb88:	e13ffb17 	ldw	r4,-20(fp)
    eb8c:	e17ffd17 	ldw	r5,-12(fp)
    eb90:	103ee83a 	callr	r2
    eb94:	e0bffe15 	stw	r2,-8(fp)
    eb98:	00000b06 	br	ebc8 <fstat+0xbc>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    eb9c:	e0fffd17 	ldw	r3,-12(fp)
    eba0:	00880004 	movi	r2,8192
    eba4:	18800115 	stw	r2,4(r3)
      return 0;
    eba8:	e03ffe15 	stw	zero,-8(fp)
    ebac:	00000606 	br	ebc8 <fstat+0xbc>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    ebb0:	000ebe00 	call	ebe0 <alt_get_errno>
    ebb4:	1007883a 	mov	r3,r2
    ebb8:	00801444 	movi	r2,81
    ebbc:	18800015 	stw	r2,0(r3)
    return -1;
    ebc0:	00bfffc4 	movi	r2,-1
    ebc4:	e0bffe15 	stw	r2,-8(fp)
    ebc8:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    ebcc:	e037883a 	mov	sp,fp
    ebd0:	dfc00117 	ldw	ra,4(sp)
    ebd4:	df000017 	ldw	fp,0(sp)
    ebd8:	dec00204 	addi	sp,sp,8
    ebdc:	f800283a 	ret

0000ebe0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ebe0:	defffd04 	addi	sp,sp,-12
    ebe4:	dfc00215 	stw	ra,8(sp)
    ebe8:	df000115 	stw	fp,4(sp)
    ebec:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    ebf0:	00820034 	movhi	r2,2048
    ebf4:	1088e104 	addi	r2,r2,9092
    ebf8:	10800017 	ldw	r2,0(r2)
    ebfc:	1005003a 	cmpeq	r2,r2,zero
    ec00:	1000061e 	bne	r2,zero,ec1c <alt_get_errno+0x3c>
    ec04:	00820034 	movhi	r2,2048
    ec08:	1088e104 	addi	r2,r2,9092
    ec0c:	10800017 	ldw	r2,0(r2)
    ec10:	103ee83a 	callr	r2
    ec14:	e0bfff15 	stw	r2,-4(fp)
    ec18:	00000306 	br	ec28 <alt_get_errno+0x48>
    ec1c:	00820034 	movhi	r2,2048
    ec20:	10890d04 	addi	r2,r2,9268
    ec24:	e0bfff15 	stw	r2,-4(fp)
    ec28:	e0bfff17 	ldw	r2,-4(fp)
}
    ec2c:	e037883a 	mov	sp,fp
    ec30:	dfc00117 	ldw	ra,4(sp)
    ec34:	df000017 	ldw	fp,0(sp)
    ec38:	dec00204 	addi	sp,sp,8
    ec3c:	f800283a 	ret

0000ec40 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    ec40:	defff904 	addi	sp,sp,-28
    ec44:	dfc00615 	stw	ra,24(sp)
    ec48:	df000515 	stw	fp,20(sp)
    ec4c:	df000504 	addi	fp,sp,20
    ec50:	e13ffc15 	stw	r4,-16(fp)
    ec54:	e17ffd15 	stw	r5,-12(fp)
    ec58:	e1bffe15 	stw	r6,-8(fp)
    ec5c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    ec60:	e0800217 	ldw	r2,8(fp)
    ec64:	d8800015 	stw	r2,0(sp)
    ec68:	e13ffc17 	ldw	r4,-16(fp)
    ec6c:	e17ffd17 	ldw	r5,-12(fp)
    ec70:	e1bffe17 	ldw	r6,-8(fp)
    ec74:	e1ffff17 	ldw	r7,-4(fp)
    ec78:	000ee140 	call	ee14 <alt_iic_isr_register>
}  
    ec7c:	e037883a 	mov	sp,fp
    ec80:	dfc00117 	ldw	ra,4(sp)
    ec84:	df000017 	ldw	fp,0(sp)
    ec88:	dec00204 	addi	sp,sp,8
    ec8c:	f800283a 	ret

0000ec90 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    ec90:	defff904 	addi	sp,sp,-28
    ec94:	df000615 	stw	fp,24(sp)
    ec98:	df000604 	addi	fp,sp,24
    ec9c:	e13ffe15 	stw	r4,-8(fp)
    eca0:	e17fff15 	stw	r5,-4(fp)
    eca4:	e0bfff17 	ldw	r2,-4(fp)
    eca8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    ecac:	0005303a 	rdctl	r2,status
    ecb0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    ecb4:	e0fffb17 	ldw	r3,-20(fp)
    ecb8:	00bfff84 	movi	r2,-2
    ecbc:	1884703a 	and	r2,r3,r2
    ecc0:	1001703a 	wrctl	status,r2
  
  return context;
    ecc4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    ecc8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    eccc:	e0fffc17 	ldw	r3,-16(fp)
    ecd0:	00800044 	movi	r2,1
    ecd4:	10c4983a 	sll	r2,r2,r3
    ecd8:	1007883a 	mov	r3,r2
    ecdc:	00820034 	movhi	r2,2048
    ece0:	10890e04 	addi	r2,r2,9272
    ece4:	10800017 	ldw	r2,0(r2)
    ece8:	1886b03a 	or	r3,r3,r2
    ecec:	00820034 	movhi	r2,2048
    ecf0:	10890e04 	addi	r2,r2,9272
    ecf4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    ecf8:	00820034 	movhi	r2,2048
    ecfc:	10890e04 	addi	r2,r2,9272
    ed00:	10800017 	ldw	r2,0(r2)
    ed04:	100170fa 	wrctl	ienable,r2
    ed08:	e0bffd17 	ldw	r2,-12(fp)
    ed0c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    ed10:	e0bffa17 	ldw	r2,-24(fp)
    ed14:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    ed18:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
    ed1c:	e037883a 	mov	sp,fp
    ed20:	df000017 	ldw	fp,0(sp)
    ed24:	dec00104 	addi	sp,sp,4
    ed28:	f800283a 	ret

0000ed2c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    ed2c:	defff904 	addi	sp,sp,-28
    ed30:	df000615 	stw	fp,24(sp)
    ed34:	df000604 	addi	fp,sp,24
    ed38:	e13ffe15 	stw	r4,-8(fp)
    ed3c:	e17fff15 	stw	r5,-4(fp)
    ed40:	e0bfff17 	ldw	r2,-4(fp)
    ed44:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    ed48:	0005303a 	rdctl	r2,status
    ed4c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    ed50:	e0fffb17 	ldw	r3,-20(fp)
    ed54:	00bfff84 	movi	r2,-2
    ed58:	1884703a 	and	r2,r3,r2
    ed5c:	1001703a 	wrctl	status,r2
  
  return context;
    ed60:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    ed64:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
    ed68:	e0fffc17 	ldw	r3,-16(fp)
    ed6c:	00800044 	movi	r2,1
    ed70:	10c4983a 	sll	r2,r2,r3
    ed74:	0084303a 	nor	r2,zero,r2
    ed78:	1007883a 	mov	r3,r2
    ed7c:	00820034 	movhi	r2,2048
    ed80:	10890e04 	addi	r2,r2,9272
    ed84:	10800017 	ldw	r2,0(r2)
    ed88:	1886703a 	and	r3,r3,r2
    ed8c:	00820034 	movhi	r2,2048
    ed90:	10890e04 	addi	r2,r2,9272
    ed94:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    ed98:	00820034 	movhi	r2,2048
    ed9c:	10890e04 	addi	r2,r2,9272
    eda0:	10800017 	ldw	r2,0(r2)
    eda4:	100170fa 	wrctl	ienable,r2
    eda8:	e0bffd17 	ldw	r2,-12(fp)
    edac:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    edb0:	e0bffa17 	ldw	r2,-24(fp)
    edb4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    edb8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
    edbc:	e037883a 	mov	sp,fp
    edc0:	df000017 	ldw	fp,0(sp)
    edc4:	dec00104 	addi	sp,sp,4
    edc8:	f800283a 	ret

0000edcc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    edcc:	defffc04 	addi	sp,sp,-16
    edd0:	df000315 	stw	fp,12(sp)
    edd4:	df000304 	addi	fp,sp,12
    edd8:	e13ffe15 	stw	r4,-8(fp)
    eddc:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    ede0:	000530fa 	rdctl	r2,ienable
    ede4:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    ede8:	e0ffff17 	ldw	r3,-4(fp)
    edec:	00800044 	movi	r2,1
    edf0:	10c4983a 	sll	r2,r2,r3
    edf4:	1007883a 	mov	r3,r2
    edf8:	e0bffd17 	ldw	r2,-12(fp)
    edfc:	1884703a 	and	r2,r3,r2
    ee00:	1004c03a 	cmpne	r2,r2,zero
}
    ee04:	e037883a 	mov	sp,fp
    ee08:	df000017 	ldw	fp,0(sp)
    ee0c:	dec00104 	addi	sp,sp,4
    ee10:	f800283a 	ret

0000ee14 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    ee14:	defff404 	addi	sp,sp,-48
    ee18:	dfc00b15 	stw	ra,44(sp)
    ee1c:	df000a15 	stw	fp,40(sp)
    ee20:	df000a04 	addi	fp,sp,40
    ee24:	e13ffb15 	stw	r4,-20(fp)
    ee28:	e17ffc15 	stw	r5,-16(fp)
    ee2c:	e1bffd15 	stw	r6,-12(fp)
    ee30:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
    ee34:	00bffa84 	movi	r2,-22
    ee38:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    ee3c:	e0bffc17 	ldw	r2,-16(fp)
    ee40:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    ee44:	e0bff917 	ldw	r2,-28(fp)
    ee48:	10800808 	cmpgei	r2,r2,32
    ee4c:	1000291e 	bne	r2,zero,eef4 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    ee50:	0005303a 	rdctl	r2,status
    ee54:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    ee58:	e0fff717 	ldw	r3,-36(fp)
    ee5c:	00bfff84 	movi	r2,-2
    ee60:	1884703a 	and	r2,r3,r2
    ee64:	1001703a 	wrctl	status,r2
  
  return context;
    ee68:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    ee6c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
    ee70:	e0bff917 	ldw	r2,-28(fp)
    ee74:	00c20234 	movhi	r3,2056
    ee78:	18fd9104 	addi	r3,r3,-2492
    ee7c:	100490fa 	slli	r2,r2,3
    ee80:	10c7883a 	add	r3,r2,r3
    ee84:	e0bffd17 	ldw	r2,-12(fp)
    ee88:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
    ee8c:	e0bff917 	ldw	r2,-28(fp)
    ee90:	00c20234 	movhi	r3,2056
    ee94:	18fd9104 	addi	r3,r3,-2492
    ee98:	100490fa 	slli	r2,r2,3
    ee9c:	10c5883a 	add	r2,r2,r3
    eea0:	10c00104 	addi	r3,r2,4
    eea4:	e0bffe17 	ldw	r2,-8(fp)
    eea8:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    eeac:	e0bffd17 	ldw	r2,-12(fp)
    eeb0:	1005003a 	cmpeq	r2,r2,zero
    eeb4:	1000051e 	bne	r2,zero,eecc <alt_iic_isr_register+0xb8>
    eeb8:	e17ff917 	ldw	r5,-28(fp)
    eebc:	e13ffb17 	ldw	r4,-20(fp)
    eec0:	000ec900 	call	ec90 <alt_ic_irq_enable>
    eec4:	e0bfff15 	stw	r2,-4(fp)
    eec8:	00000406 	br	eedc <alt_iic_isr_register+0xc8>
    eecc:	e17ff917 	ldw	r5,-28(fp)
    eed0:	e13ffb17 	ldw	r4,-20(fp)
    eed4:	000ed2c0 	call	ed2c <alt_ic_irq_disable>
    eed8:	e0bfff15 	stw	r2,-4(fp)
    eedc:	e0bfff17 	ldw	r2,-4(fp)
    eee0:	e0bffa15 	stw	r2,-24(fp)
    eee4:	e0bff817 	ldw	r2,-32(fp)
    eee8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    eeec:	e0bff617 	ldw	r2,-40(fp)
    eef0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    eef4:	e0bffa17 	ldw	r2,-24(fp)
}
    eef8:	e037883a 	mov	sp,fp
    eefc:	dfc00117 	ldw	ra,4(sp)
    ef00:	df000017 	ldw	fp,0(sp)
    ef04:	dec00204 	addi	sp,sp,8
    ef08:	f800283a 	ret

0000ef0c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    ef0c:	deffeb04 	addi	sp,sp,-84
    ef10:	dfc01415 	stw	ra,80(sp)
    ef14:	df001315 	stw	fp,76(sp)
    ef18:	df001304 	addi	fp,sp,76
    ef1c:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    ef20:	e0bffd17 	ldw	r2,-12(fp)
    ef24:	1004803a 	cmplt	r2,r2,zero
    ef28:	1000081e 	bne	r2,zero,ef4c <isatty+0x40>
    ef2c:	e0bffd17 	ldw	r2,-12(fp)
    ef30:	10800324 	muli	r2,r2,12
    ef34:	1007883a 	mov	r3,r2
    ef38:	00820034 	movhi	r2,2048
    ef3c:	1083ab04 	addi	r2,r2,3756
    ef40:	1887883a 	add	r3,r3,r2
    ef44:	e0ffff15 	stw	r3,-4(fp)
    ef48:	00000106 	br	ef50 <isatty+0x44>
    ef4c:	e03fff15 	stw	zero,-4(fp)
    ef50:	e0bfff17 	ldw	r2,-4(fp)
    ef54:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
    ef58:	e0bfed17 	ldw	r2,-76(fp)
    ef5c:	1005003a 	cmpeq	r2,r2,zero
    ef60:	10000f1e 	bne	r2,zero,efa0 <isatty+0x94>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    ef64:	e0bfed17 	ldw	r2,-76(fp)
    ef68:	10800017 	ldw	r2,0(r2)
    ef6c:	10800817 	ldw	r2,32(r2)
    ef70:	1004c03a 	cmpne	r2,r2,zero
    ef74:	1000031e 	bne	r2,zero,ef84 <isatty+0x78>
    {
      return 1;
    ef78:	00800044 	movi	r2,1
    ef7c:	e0bffe15 	stw	r2,-8(fp)
    ef80:	00000c06 	br	efb4 <isatty+0xa8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    ef84:	e17fee04 	addi	r5,fp,-72
    ef88:	e13ffd17 	ldw	r4,-12(fp)
    ef8c:	000eb0c0 	call	eb0c <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    ef90:	e0bfef17 	ldw	r2,-68(fp)
    ef94:	10880020 	cmpeqi	r2,r2,8192
    ef98:	e0bffe15 	stw	r2,-8(fp)
    ef9c:	00000506 	br	efb4 <isatty+0xa8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    efa0:	000efcc0 	call	efcc <alt_get_errno>
    efa4:	1007883a 	mov	r3,r2
    efa8:	00801444 	movi	r2,81
    efac:	18800015 	stw	r2,0(r3)
    return 0;
    efb0:	e03ffe15 	stw	zero,-8(fp)
    efb4:	e0bffe17 	ldw	r2,-8(fp)
  }
}
    efb8:	e037883a 	mov	sp,fp
    efbc:	dfc00117 	ldw	ra,4(sp)
    efc0:	df000017 	ldw	fp,0(sp)
    efc4:	dec00204 	addi	sp,sp,8
    efc8:	f800283a 	ret

0000efcc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    efcc:	defffd04 	addi	sp,sp,-12
    efd0:	dfc00215 	stw	ra,8(sp)
    efd4:	df000115 	stw	fp,4(sp)
    efd8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    efdc:	00820034 	movhi	r2,2048
    efe0:	1088e104 	addi	r2,r2,9092
    efe4:	10800017 	ldw	r2,0(r2)
    efe8:	1005003a 	cmpeq	r2,r2,zero
    efec:	1000061e 	bne	r2,zero,f008 <alt_get_errno+0x3c>
    eff0:	00820034 	movhi	r2,2048
    eff4:	1088e104 	addi	r2,r2,9092
    eff8:	10800017 	ldw	r2,0(r2)
    effc:	103ee83a 	callr	r2
    f000:	e0bfff15 	stw	r2,-4(fp)
    f004:	00000306 	br	f014 <alt_get_errno+0x48>
    f008:	00820034 	movhi	r2,2048
    f00c:	10890d04 	addi	r2,r2,9268
    f010:	e0bfff15 	stw	r2,-4(fp)
    f014:	e0bfff17 	ldw	r2,-4(fp)
}
    f018:	e037883a 	mov	sp,fp
    f01c:	dfc00117 	ldw	ra,4(sp)
    f020:	df000017 	ldw	fp,0(sp)
    f024:	dec00204 	addi	sp,sp,8
    f028:	f800283a 	ret

0000f02c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    f02c:	defff804 	addi	sp,sp,-32
    f030:	dfc00715 	stw	ra,28(sp)
    f034:	df000615 	stw	fp,24(sp)
    f038:	df000604 	addi	fp,sp,24
    f03c:	e13ffc15 	stw	r4,-16(fp)
    f040:	e17ffd15 	stw	r5,-12(fp)
    f044:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    f048:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f04c:	e0bffc17 	ldw	r2,-16(fp)
    f050:	1004803a 	cmplt	r2,r2,zero
    f054:	1000081e 	bne	r2,zero,f078 <lseek+0x4c>
    f058:	e0bffc17 	ldw	r2,-16(fp)
    f05c:	10800324 	muli	r2,r2,12
    f060:	1007883a 	mov	r3,r2
    f064:	00820034 	movhi	r2,2048
    f068:	1083ab04 	addi	r2,r2,3756
    f06c:	1887883a 	add	r3,r3,r2
    f070:	e0ffff15 	stw	r3,-4(fp)
    f074:	00000106 	br	f07c <lseek+0x50>
    f078:	e03fff15 	stw	zero,-4(fp)
    f07c:	e0bfff17 	ldw	r2,-4(fp)
    f080:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
    f084:	e0bffb17 	ldw	r2,-20(fp)
    f088:	1005003a 	cmpeq	r2,r2,zero
    f08c:	1000111e 	bne	r2,zero,f0d4 <lseek+0xa8>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    f090:	e0bffb17 	ldw	r2,-20(fp)
    f094:	10800017 	ldw	r2,0(r2)
    f098:	10800717 	ldw	r2,28(r2)
    f09c:	1005003a 	cmpeq	r2,r2,zero
    f0a0:	1000091e 	bne	r2,zero,f0c8 <lseek+0x9c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    f0a4:	e0bffb17 	ldw	r2,-20(fp)
    f0a8:	10800017 	ldw	r2,0(r2)
    f0ac:	10800717 	ldw	r2,28(r2)
    f0b0:	e13ffb17 	ldw	r4,-20(fp)
    f0b4:	e17ffd17 	ldw	r5,-12(fp)
    f0b8:	e1bffe17 	ldw	r6,-8(fp)
    f0bc:	103ee83a 	callr	r2
    f0c0:	e0bffa15 	stw	r2,-24(fp)
    f0c4:	00000506 	br	f0dc <lseek+0xb0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    f0c8:	00bfde84 	movi	r2,-134
    f0cc:	e0bffa15 	stw	r2,-24(fp)
    f0d0:	00000206 	br	f0dc <lseek+0xb0>
    }
  }
  else  
  {
    rc = -EBADFD;
    f0d4:	00bfebc4 	movi	r2,-81
    f0d8:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
    f0dc:	e0bffa17 	ldw	r2,-24(fp)
    f0e0:	1004403a 	cmpge	r2,r2,zero
    f0e4:	1000071e 	bne	r2,zero,f104 <lseek+0xd8>
  {
    ALT_ERRNO = -rc;
    f0e8:	000f11c0 	call	f11c <alt_get_errno>
    f0ec:	1007883a 	mov	r3,r2
    f0f0:	e0bffa17 	ldw	r2,-24(fp)
    f0f4:	0085c83a 	sub	r2,zero,r2
    f0f8:	18800015 	stw	r2,0(r3)
    rc = -1;
    f0fc:	00bfffc4 	movi	r2,-1
    f100:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
    f104:	e0bffa17 	ldw	r2,-24(fp)
}
    f108:	e037883a 	mov	sp,fp
    f10c:	dfc00117 	ldw	ra,4(sp)
    f110:	df000017 	ldw	fp,0(sp)
    f114:	dec00204 	addi	sp,sp,8
    f118:	f800283a 	ret

0000f11c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f11c:	defffd04 	addi	sp,sp,-12
    f120:	dfc00215 	stw	ra,8(sp)
    f124:	df000115 	stw	fp,4(sp)
    f128:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f12c:	00820034 	movhi	r2,2048
    f130:	1088e104 	addi	r2,r2,9092
    f134:	10800017 	ldw	r2,0(r2)
    f138:	1005003a 	cmpeq	r2,r2,zero
    f13c:	1000061e 	bne	r2,zero,f158 <alt_get_errno+0x3c>
    f140:	00820034 	movhi	r2,2048
    f144:	1088e104 	addi	r2,r2,9092
    f148:	10800017 	ldw	r2,0(r2)
    f14c:	103ee83a 	callr	r2
    f150:	e0bfff15 	stw	r2,-4(fp)
    f154:	00000306 	br	f164 <alt_get_errno+0x48>
    f158:	00820034 	movhi	r2,2048
    f15c:	10890d04 	addi	r2,r2,9268
    f160:	e0bfff15 	stw	r2,-4(fp)
    f164:	e0bfff17 	ldw	r2,-4(fp)
}
    f168:	e037883a 	mov	sp,fp
    f16c:	dfc00117 	ldw	ra,4(sp)
    f170:	df000017 	ldw	fp,0(sp)
    f174:	dec00204 	addi	sp,sp,8
    f178:	f800283a 	ret

0000f17c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    f17c:	defffd04 	addi	sp,sp,-12
    f180:	dfc00215 	stw	ra,8(sp)
    f184:	df000115 	stw	fp,4(sp)
    f188:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    f18c:	0009883a 	mov	r4,zero
    f190:	000f6440 	call	f644 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    f194:	000f6780 	call	f678 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    f198:	01020034 	movhi	r4,2048
    f19c:	2100e504 	addi	r4,r4,916
    f1a0:	01420034 	movhi	r5,2048
    f1a4:	2940e504 	addi	r5,r5,916
    f1a8:	01820034 	movhi	r6,2048
    f1ac:	3180e504 	addi	r6,r6,916
    f1b0:	0013ea00 	call	13ea0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    f1b4:	0013c440 	call	13c44 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    f1b8:	01000074 	movhi	r4,1
    f1bc:	210f2a04 	addi	r4,r4,15528
    f1c0:	00150280 	call	15028 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    f1c4:	d1203d17 	ldw	r4,-32524(gp)
    f1c8:	d1603e17 	ldw	r5,-32520(gp)
    f1cc:	d1a03f17 	ldw	r6,-32516(gp)
    f1d0:	00051c40 	call	51c4 <main>
    f1d4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    f1d8:	01000044 	movi	r4,1
    f1dc:	000e9840 	call	e984 <close>
  exit (result);
    f1e0:	e13fff17 	ldw	r4,-4(fp)
    f1e4:	001503c0 	call	1503c <exit>

0000f1e8 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    f1e8:	defffe04 	addi	sp,sp,-8
    f1ec:	df000115 	stw	fp,4(sp)
    f1f0:	df000104 	addi	fp,sp,4
    f1f4:	e13fff15 	stw	r4,-4(fp)
}
    f1f8:	e037883a 	mov	sp,fp
    f1fc:	df000017 	ldw	fp,0(sp)
    f200:	dec00104 	addi	sp,sp,4
    f204:	f800283a 	ret

0000f208 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    f208:	defffe04 	addi	sp,sp,-8
    f20c:	df000115 	stw	fp,4(sp)
    f210:	df000104 	addi	fp,sp,4
    f214:	e13fff15 	stw	r4,-4(fp)
}
    f218:	e037883a 	mov	sp,fp
    f21c:	df000017 	ldw	fp,0(sp)
    f220:	dec00104 	addi	sp,sp,4
    f224:	f800283a 	ret

0000f228 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    f228:	defff704 	addi	sp,sp,-36
    f22c:	dfc00815 	stw	ra,32(sp)
    f230:	df000715 	stw	fp,28(sp)
    f234:	df000704 	addi	fp,sp,28
    f238:	e13ffb15 	stw	r4,-20(fp)
    f23c:	e17ffc15 	stw	r5,-16(fp)
    f240:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f244:	e0bffb17 	ldw	r2,-20(fp)
    f248:	1004803a 	cmplt	r2,r2,zero
    f24c:	1000081e 	bne	r2,zero,f270 <read+0x48>
    f250:	e0bffb17 	ldw	r2,-20(fp)
    f254:	10800324 	muli	r2,r2,12
    f258:	1007883a 	mov	r3,r2
    f25c:	00820034 	movhi	r2,2048
    f260:	1083ab04 	addi	r2,r2,3756
    f264:	1887883a 	add	r3,r3,r2
    f268:	e0ffff15 	stw	r3,-4(fp)
    f26c:	00000106 	br	f274 <read+0x4c>
    f270:	e03fff15 	stw	zero,-4(fp)
    f274:	e0bfff17 	ldw	r2,-4(fp)
    f278:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f27c:	e0bffa17 	ldw	r2,-24(fp)
    f280:	1005003a 	cmpeq	r2,r2,zero
    f284:	1000241e 	bne	r2,zero,f318 <read+0xf0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    f288:	e0bffa17 	ldw	r2,-24(fp)
    f28c:	10800217 	ldw	r2,8(r2)
    f290:	108000cc 	andi	r2,r2,3
    f294:	10800060 	cmpeqi	r2,r2,1
    f298:	10001a1e 	bne	r2,zero,f304 <read+0xdc>
    f29c:	e0bffa17 	ldw	r2,-24(fp)
    f2a0:	10800017 	ldw	r2,0(r2)
    f2a4:	10800517 	ldw	r2,20(r2)
    f2a8:	1005003a 	cmpeq	r2,r2,zero
    f2ac:	1000151e 	bne	r2,zero,f304 <read+0xdc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    f2b0:	e0bffa17 	ldw	r2,-24(fp)
    f2b4:	10800017 	ldw	r2,0(r2)
    f2b8:	10800517 	ldw	r2,20(r2)
    f2bc:	e17ffc17 	ldw	r5,-16(fp)
    f2c0:	e1bffd17 	ldw	r6,-12(fp)
    f2c4:	e13ffa17 	ldw	r4,-24(fp)
    f2c8:	103ee83a 	callr	r2
    f2cc:	e0bff915 	stw	r2,-28(fp)
    f2d0:	e0bff917 	ldw	r2,-28(fp)
    f2d4:	1004403a 	cmpge	r2,r2,zero
    f2d8:	1000071e 	bne	r2,zero,f2f8 <read+0xd0>
        {
          ALT_ERRNO = -rval;
    f2dc:	000f3480 	call	f348 <alt_get_errno>
    f2e0:	e0fff917 	ldw	r3,-28(fp)
    f2e4:	00c7c83a 	sub	r3,zero,r3
    f2e8:	10c00015 	stw	r3,0(r2)
          return -1;
    f2ec:	00bfffc4 	movi	r2,-1
    f2f0:	e0bffe15 	stw	r2,-8(fp)
    f2f4:	00000e06 	br	f330 <read+0x108>
        }
        return rval;
    f2f8:	e0bff917 	ldw	r2,-28(fp)
    f2fc:	e0bffe15 	stw	r2,-8(fp)
    f300:	00000b06 	br	f330 <read+0x108>
      }
      else
      {
        ALT_ERRNO = EACCES;
    f304:	000f3480 	call	f348 <alt_get_errno>
    f308:	1007883a 	mov	r3,r2
    f30c:	00800344 	movi	r2,13
    f310:	18800015 	stw	r2,0(r3)
    f314:	00000406 	br	f328 <read+0x100>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    f318:	000f3480 	call	f348 <alt_get_errno>
    f31c:	1007883a 	mov	r3,r2
    f320:	00801444 	movi	r2,81
    f324:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f328:	00bfffc4 	movi	r2,-1
    f32c:	e0bffe15 	stw	r2,-8(fp)
    f330:	e0bffe17 	ldw	r2,-8(fp)
}
    f334:	e037883a 	mov	sp,fp
    f338:	dfc00117 	ldw	ra,4(sp)
    f33c:	df000017 	ldw	fp,0(sp)
    f340:	dec00204 	addi	sp,sp,8
    f344:	f800283a 	ret

0000f348 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f348:	defffd04 	addi	sp,sp,-12
    f34c:	dfc00215 	stw	ra,8(sp)
    f350:	df000115 	stw	fp,4(sp)
    f354:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f358:	00820034 	movhi	r2,2048
    f35c:	1088e104 	addi	r2,r2,9092
    f360:	10800017 	ldw	r2,0(r2)
    f364:	1005003a 	cmpeq	r2,r2,zero
    f368:	1000061e 	bne	r2,zero,f384 <alt_get_errno+0x3c>
    f36c:	00820034 	movhi	r2,2048
    f370:	1088e104 	addi	r2,r2,9092
    f374:	10800017 	ldw	r2,0(r2)
    f378:	103ee83a 	callr	r2
    f37c:	e0bfff15 	stw	r2,-4(fp)
    f380:	00000306 	br	f390 <alt_get_errno+0x48>
    f384:	00820034 	movhi	r2,2048
    f388:	10890d04 	addi	r2,r2,9268
    f38c:	e0bfff15 	stw	r2,-4(fp)
    f390:	e0bfff17 	ldw	r2,-4(fp)
}
    f394:	e037883a 	mov	sp,fp
    f398:	dfc00117 	ldw	ra,4(sp)
    f39c:	df000017 	ldw	fp,0(sp)
    f3a0:	dec00204 	addi	sp,sp,8
    f3a4:	f800283a 	ret

0000f3a8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    f3a8:	defffe04 	addi	sp,sp,-8
    f3ac:	df000115 	stw	fp,4(sp)
    f3b0:	df000104 	addi	fp,sp,4
    f3b4:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    f3b8:	e0bfff17 	ldw	r2,-4(fp)
    f3bc:	108000d0 	cmplti	r2,r2,3
    f3c0:	10000d1e 	bne	r2,zero,f3f8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    f3c4:	e0bfff17 	ldw	r2,-4(fp)
    f3c8:	00c20034 	movhi	r3,2048
    f3cc:	18c3ab04 	addi	r3,r3,3756
    f3d0:	10800324 	muli	r2,r2,12
    f3d4:	10c5883a 	add	r2,r2,r3
    f3d8:	10800204 	addi	r2,r2,8
    f3dc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    f3e0:	e0bfff17 	ldw	r2,-4(fp)
    f3e4:	00c20034 	movhi	r3,2048
    f3e8:	18c3ab04 	addi	r3,r3,3756
    f3ec:	10800324 	muli	r2,r2,12
    f3f0:	10c5883a 	add	r2,r2,r3
    f3f4:	10000015 	stw	zero,0(r2)
  }
}
    f3f8:	e037883a 	mov	sp,fp
    f3fc:	df000017 	ldw	fp,0(sp)
    f400:	dec00104 	addi	sp,sp,4
    f404:	f800283a 	ret

0000f408 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    f408:	defff804 	addi	sp,sp,-32
    f40c:	df000715 	stw	fp,28(sp)
    f410:	df000704 	addi	fp,sp,28
    f414:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    f418:	0005303a 	rdctl	r2,status
    f41c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    f420:	e0fffb17 	ldw	r3,-20(fp)
    f424:	00bfff84 	movi	r2,-2
    f428:	1884703a 	and	r2,r3,r2
    f42c:	1001703a 	wrctl	status,r2
  
  return context;
    f430:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    f434:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    f438:	d0a01117 	ldw	r2,-32700(gp)
    f43c:	10c000c4 	addi	r3,r2,3
    f440:	00bfff04 	movi	r2,-4
    f444:	1884703a 	and	r2,r3,r2
    f448:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    f44c:	d0e01117 	ldw	r3,-32700(gp)
    f450:	e0bffe17 	ldw	r2,-8(fp)
    f454:	1887883a 	add	r3,r3,r2
    f458:	00840034 	movhi	r2,4096
    f45c:	10800004 	addi	r2,r2,0
    f460:	10c0072e 	bgeu	r2,r3,f480 <sbrk+0x78>
    f464:	e0bffd17 	ldw	r2,-12(fp)
    f468:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    f46c:	e0bffa17 	ldw	r2,-24(fp)
    f470:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    f474:	00bfffc4 	movi	r2,-1
    f478:	e0bfff15 	stw	r2,-4(fp)
    f47c:	00000c06 	br	f4b0 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
    f480:	d0a01117 	ldw	r2,-32700(gp)
    f484:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
    f488:	d0e01117 	ldw	r3,-32700(gp)
    f48c:	e0bffe17 	ldw	r2,-8(fp)
    f490:	1885883a 	add	r2,r3,r2
    f494:	d0a01115 	stw	r2,-32700(gp)
    f498:	e0bffd17 	ldw	r2,-12(fp)
    f49c:	e0bff915 	stw	r2,-28(fp)
    f4a0:	e0bff917 	ldw	r2,-28(fp)
    f4a4:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    f4a8:	e0bffc17 	ldw	r2,-16(fp)
    f4ac:	e0bfff15 	stw	r2,-4(fp)
    f4b0:	e0bfff17 	ldw	r2,-4(fp)
} 
    f4b4:	e037883a 	mov	sp,fp
    f4b8:	df000017 	ldw	fp,0(sp)
    f4bc:	dec00104 	addi	sp,sp,4
    f4c0:	f800283a 	ret

0000f4c4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    f4c4:	defff704 	addi	sp,sp,-36
    f4c8:	dfc00815 	stw	ra,32(sp)
    f4cc:	df000715 	stw	fp,28(sp)
    f4d0:	df000704 	addi	fp,sp,28
    f4d4:	e13ffb15 	stw	r4,-20(fp)
    f4d8:	e17ffc15 	stw	r5,-16(fp)
    f4dc:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    f4e0:	e0bffb17 	ldw	r2,-20(fp)
    f4e4:	1004803a 	cmplt	r2,r2,zero
    f4e8:	1000081e 	bne	r2,zero,f50c <write+0x48>
    f4ec:	e0bffb17 	ldw	r2,-20(fp)
    f4f0:	10800324 	muli	r2,r2,12
    f4f4:	1007883a 	mov	r3,r2
    f4f8:	00820034 	movhi	r2,2048
    f4fc:	1083ab04 	addi	r2,r2,3756
    f500:	1887883a 	add	r3,r3,r2
    f504:	e0ffff15 	stw	r3,-4(fp)
    f508:	00000106 	br	f510 <write+0x4c>
    f50c:	e03fff15 	stw	zero,-4(fp)
    f510:	e0bfff17 	ldw	r2,-4(fp)
    f514:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
    f518:	e0bffa17 	ldw	r2,-24(fp)
    f51c:	1005003a 	cmpeq	r2,r2,zero
    f520:	1000241e 	bne	r2,zero,f5b4 <write+0xf0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    f524:	e0bffa17 	ldw	r2,-24(fp)
    f528:	10800217 	ldw	r2,8(r2)
    f52c:	108000cc 	andi	r2,r2,3
    f530:	1005003a 	cmpeq	r2,r2,zero
    f534:	10001a1e 	bne	r2,zero,f5a0 <write+0xdc>
    f538:	e0bffa17 	ldw	r2,-24(fp)
    f53c:	10800017 	ldw	r2,0(r2)
    f540:	10800617 	ldw	r2,24(r2)
    f544:	1005003a 	cmpeq	r2,r2,zero
    f548:	1000151e 	bne	r2,zero,f5a0 <write+0xdc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    f54c:	e0bffa17 	ldw	r2,-24(fp)
    f550:	10800017 	ldw	r2,0(r2)
    f554:	10800617 	ldw	r2,24(r2)
    f558:	e17ffc17 	ldw	r5,-16(fp)
    f55c:	e1bffd17 	ldw	r6,-12(fp)
    f560:	e13ffa17 	ldw	r4,-24(fp)
    f564:	103ee83a 	callr	r2
    f568:	e0bff915 	stw	r2,-28(fp)
    f56c:	e0bff917 	ldw	r2,-28(fp)
    f570:	1004403a 	cmpge	r2,r2,zero
    f574:	1000071e 	bne	r2,zero,f594 <write+0xd0>
      {
        ALT_ERRNO = -rval;
    f578:	000f5e40 	call	f5e4 <alt_get_errno>
    f57c:	e0fff917 	ldw	r3,-28(fp)
    f580:	00c7c83a 	sub	r3,zero,r3
    f584:	10c00015 	stw	r3,0(r2)
        return -1;
    f588:	00bfffc4 	movi	r2,-1
    f58c:	e0bffe15 	stw	r2,-8(fp)
    f590:	00000e06 	br	f5cc <write+0x108>
      }
      return rval;
    f594:	e0bff917 	ldw	r2,-28(fp)
    f598:	e0bffe15 	stw	r2,-8(fp)
    f59c:	00000b06 	br	f5cc <write+0x108>
    }
    else
    {
      ALT_ERRNO = EACCES;
    f5a0:	000f5e40 	call	f5e4 <alt_get_errno>
    f5a4:	1007883a 	mov	r3,r2
    f5a8:	00800344 	movi	r2,13
    f5ac:	18800015 	stw	r2,0(r3)
    f5b0:	00000406 	br	f5c4 <write+0x100>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    f5b4:	000f5e40 	call	f5e4 <alt_get_errno>
    f5b8:	1007883a 	mov	r3,r2
    f5bc:	00801444 	movi	r2,81
    f5c0:	18800015 	stw	r2,0(r3)
  }
  return -1;
    f5c4:	00bfffc4 	movi	r2,-1
    f5c8:	e0bffe15 	stw	r2,-8(fp)
    f5cc:	e0bffe17 	ldw	r2,-8(fp)
}
    f5d0:	e037883a 	mov	sp,fp
    f5d4:	dfc00117 	ldw	ra,4(sp)
    f5d8:	df000017 	ldw	fp,0(sp)
    f5dc:	dec00204 	addi	sp,sp,8
    f5e0:	f800283a 	ret

0000f5e4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    f5e4:	defffd04 	addi	sp,sp,-12
    f5e8:	dfc00215 	stw	ra,8(sp)
    f5ec:	df000115 	stw	fp,4(sp)
    f5f0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    f5f4:	00820034 	movhi	r2,2048
    f5f8:	1088e104 	addi	r2,r2,9092
    f5fc:	10800017 	ldw	r2,0(r2)
    f600:	1005003a 	cmpeq	r2,r2,zero
    f604:	1000061e 	bne	r2,zero,f620 <alt_get_errno+0x3c>
    f608:	00820034 	movhi	r2,2048
    f60c:	1088e104 	addi	r2,r2,9092
    f610:	10800017 	ldw	r2,0(r2)
    f614:	103ee83a 	callr	r2
    f618:	e0bfff15 	stw	r2,-4(fp)
    f61c:	00000306 	br	f62c <alt_get_errno+0x48>
    f620:	00820034 	movhi	r2,2048
    f624:	10890d04 	addi	r2,r2,9268
    f628:	e0bfff15 	stw	r2,-4(fp)
    f62c:	e0bfff17 	ldw	r2,-4(fp)
}
    f630:	e037883a 	mov	sp,fp
    f634:	dfc00117 	ldw	ra,4(sp)
    f638:	df000017 	ldw	fp,0(sp)
    f63c:	dec00204 	addi	sp,sp,8
    f640:	f800283a 	ret

0000f644 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    f644:	defffd04 	addi	sp,sp,-12
    f648:	dfc00215 	stw	ra,8(sp)
    f64c:	df000115 	stw	fp,4(sp)
    f650:	df000104 	addi	fp,sp,4
    f654:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
    f658:	00143b00 	call	143b0 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    f65c:	00800044 	movi	r2,1
    f660:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    f664:	e037883a 	mov	sp,fp
    f668:	dfc00117 	ldw	ra,4(sp)
    f66c:	df000017 	ldw	fp,0(sp)
    f670:	dec00204 	addi	sp,sp,8
    f674:	f800283a 	ret

0000f678 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    f678:	defffe04 	addi	sp,sp,-8
    f67c:	dfc00115 	stw	ra,4(sp)
    f680:	df000015 	stw	fp,0(sp)
    f684:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
    f688:	01000134 	movhi	r4,4
    f68c:	210c1004 	addi	r4,r4,12352
    f690:	000b883a 	mov	r5,zero
    f694:	000d883a 	mov	r6,zero
    f698:	01c0fa04 	movi	r7,1000
    f69c:	0012f240 	call	12f24 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
    f6a0:	01020034 	movhi	r4,2048
    f6a4:	21040b04 	addi	r4,r4,4140
    f6a8:	000f7500 	call	f750 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    f6ac:	01020034 	movhi	r4,2048
    f6b0:	21044b04 	addi	r4,r4,4396
    f6b4:	000b883a 	mov	r5,zero
    f6b8:	01800144 	movi	r6,5
    f6bc:	00116180 	call	11618 <altera_avalon_jtag_uart_init>
    f6c0:	01020034 	movhi	r4,2048
    f6c4:	21044104 	addi	r4,r4,4356
    f6c8:	000f7180 	call	f718 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
    f6cc:	01020034 	movhi	r4,2048
    f6d0:	21086304 	addi	r4,r4,8588
    f6d4:	0012d200 	call	12d20 <altera_avalon_lcd_16207_init>
    f6d8:	01020034 	movhi	r4,2048
    f6dc:	21085904 	addi	r4,r4,8548
    f6e0:	000f7180 	call	f718 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
    ALTERA_AVALON_UART_INIT ( UART, uart);
    f6e4:	01020034 	movhi	r4,2048
    f6e8:	2108ab04 	addi	r4,r4,8876
    f6ec:	000b883a 	mov	r5,zero
    f6f0:	018000c4 	movi	r6,3
    f6f4:	00130ac0 	call	130ac <altera_avalon_uart_init>
    f6f8:	01020034 	movhi	r4,2048
    f6fc:	2108a104 	addi	r4,r4,8836
    f700:	000f7180 	call	f718 <alt_dev_reg>
}
    f704:	e037883a 	mov	sp,fp
    f708:	dfc00117 	ldw	ra,4(sp)
    f70c:	df000017 	ldw	fp,0(sp)
    f710:	dec00204 	addi	sp,sp,8
    f714:	f800283a 	ret

0000f718 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    f718:	defffd04 	addi	sp,sp,-12
    f71c:	dfc00215 	stw	ra,8(sp)
    f720:	df000115 	stw	fp,4(sp)
    f724:	df000104 	addi	fp,sp,4
    f728:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    f72c:	e13fff17 	ldw	r4,-4(fp)
    f730:	01420034 	movhi	r5,2048
    f734:	2948de04 	addi	r5,r5,9080
    f738:	0013b300 	call	13b30 <alt_dev_llist_insert>
}
    f73c:	e037883a 	mov	sp,fp
    f740:	dfc00117 	ldw	ra,4(sp)
    f744:	df000017 	ldw	fp,0(sp)
    f748:	dec00204 	addi	sp,sp,8
    f74c:	f800283a 	ret

0000f750 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    f750:	defffc04 	addi	sp,sp,-16
    f754:	dfc00315 	stw	ra,12(sp)
    f758:	df000215 	stw	fp,8(sp)
    f75c:	df000204 	addi	fp,sp,8
    f760:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    f764:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    f768:	e13fff17 	ldw	r4,-4(fp)
    f76c:	0010c480 	call	10c48 <alt_read_cfi_width>
    f770:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f774:	e0bffe17 	ldw	r2,-8(fp)
    f778:	1004c03a 	cmpne	r2,r2,zero
    f77c:	1000031e 	bne	r2,zero,f78c <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
    f780:	e13fff17 	ldw	r4,-4(fp)
    f784:	00103600 	call	10360 <alt_set_flash_width_func>
    f788:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    f78c:	e0bffe17 	ldw	r2,-8(fp)
    f790:	1004c03a 	cmpne	r2,r2,zero
    f794:	1000031e 	bne	r2,zero,f7a4 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
    f798:	e13fff17 	ldw	r4,-4(fp)
    f79c:	00106680 	call	10668 <alt_read_cfi_table>
    f7a0:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    f7a4:	e0bffe17 	ldw	r2,-8(fp)
    f7a8:	1004c03a 	cmpne	r2,r2,zero
    f7ac:	1000031e 	bne	r2,zero,f7bc <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
    f7b0:	e13fff17 	ldw	r4,-4(fp)
    f7b4:	00105400 	call	10540 <alt_set_flash_algorithm_func>
    f7b8:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    f7bc:	e0bffe17 	ldw	r2,-8(fp)
    f7c0:	1004c03a 	cmpne	r2,r2,zero
    f7c4:	1000031e 	bne	r2,zero,f7d4 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
    f7c8:	e13fff17 	ldw	r4,-4(fp)
    f7cc:	000f7ec0 	call	f7ec <alt_flash_device_register>
    f7d0:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    f7d4:	e0bffe17 	ldw	r2,-8(fp)
}
    f7d8:	e037883a 	mov	sp,fp
    f7dc:	dfc00117 	ldw	ra,4(sp)
    f7e0:	df000017 	ldw	fp,0(sp)
    f7e4:	dec00204 	addi	sp,sp,8
    f7e8:	f800283a 	ret

0000f7ec <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    f7ec:	defffd04 	addi	sp,sp,-12
    f7f0:	dfc00215 	stw	ra,8(sp)
    f7f4:	df000115 	stw	fp,4(sp)
    f7f8:	df000104 	addi	fp,sp,4
    f7fc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    f800:	e13fff17 	ldw	r4,-4(fp)
    f804:	01420034 	movhi	r5,2048
    f808:	2948e504 	addi	r5,r5,9108
    f80c:	0013b300 	call	13b30 <alt_dev_llist_insert>
}
    f810:	e037883a 	mov	sp,fp
    f814:	dfc00117 	ldw	ra,4(sp)
    f818:	df000017 	ldw	fp,0(sp)
    f81c:	dec00204 	addi	sp,sp,8
    f820:	f800283a 	ret

0000f824 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    f824:	deffef04 	addi	sp,sp,-68
    f828:	dfc01015 	stw	ra,64(sp)
    f82c:	df000f15 	stw	fp,60(sp)
    f830:	df000f04 	addi	fp,sp,60
    f834:	e13ffa15 	stw	r4,-24(fp)
    f838:	e17ffb15 	stw	r5,-20(fp)
    f83c:	e1bffc15 	stw	r6,-16(fp)
    f840:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
    f844:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    f848:	e0bffd17 	ldw	r2,-12(fp)
    f84c:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
    f850:	e0bffb17 	ldw	r2,-20(fp)
    f854:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    f858:	e0bffa17 	ldw	r2,-24(fp)
    f85c:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    f860:	e03ff815 	stw	zero,-32(fp)
    f864:	00008e06 	br	faa0 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    f868:	e0bff817 	ldw	r2,-32(fp)
    f86c:	e0fff217 	ldw	r3,-56(fp)
    f870:	1004913a 	slli	r2,r2,4
    f874:	10c5883a 	add	r2,r2,r3
    f878:	10800d04 	addi	r2,r2,52
    f87c:	10c00017 	ldw	r3,0(r2)
    f880:	e0bffb17 	ldw	r2,-20(fp)
    f884:	10c08316 	blt	r2,r3,fa94 <alt_flash_cfi_write+0x270>
    f888:	e0bff817 	ldw	r2,-32(fp)
    f88c:	e0fff217 	ldw	r3,-56(fp)
    f890:	1004913a 	slli	r2,r2,4
    f894:	10c5883a 	add	r2,r2,r3
    f898:	10800d04 	addi	r2,r2,52
    f89c:	11000017 	ldw	r4,0(r2)
    f8a0:	e0bff817 	ldw	r2,-32(fp)
    f8a4:	e0fff217 	ldw	r3,-56(fp)
    f8a8:	1004913a 	slli	r2,r2,4
    f8ac:	10c5883a 	add	r2,r2,r3
    f8b0:	10800e04 	addi	r2,r2,56
    f8b4:	10800017 	ldw	r2,0(r2)
    f8b8:	2087883a 	add	r3,r4,r2
    f8bc:	e0bffb17 	ldw	r2,-20(fp)
    f8c0:	10c0740e 	bge	r2,r3,fa94 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    f8c4:	e0bff817 	ldw	r2,-32(fp)
    f8c8:	e0fff217 	ldw	r3,-56(fp)
    f8cc:	1004913a 	slli	r2,r2,4
    f8d0:	10c5883a 	add	r2,r2,r3
    f8d4:	10800d04 	addi	r2,r2,52
    f8d8:	10800017 	ldw	r2,0(r2)
    f8dc:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    f8e0:	e03ff715 	stw	zero,-36(fp)
    f8e4:	00006306 	br	fa74 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
    f8e8:	e0fffb17 	ldw	r3,-20(fp)
    f8ec:	e0bff417 	ldw	r2,-48(fp)
    f8f0:	18805416 	blt	r3,r2,fa44 <alt_flash_cfi_write+0x220>
    f8f4:	e0bff817 	ldw	r2,-32(fp)
    f8f8:	e0fff217 	ldw	r3,-56(fp)
    f8fc:	1004913a 	slli	r2,r2,4
    f900:	10c5883a 	add	r2,r2,r3
    f904:	10801004 	addi	r2,r2,64
    f908:	10c00017 	ldw	r3,0(r2)
    f90c:	e0bff417 	ldw	r2,-48(fp)
    f910:	1887883a 	add	r3,r3,r2
    f914:	e0bffb17 	ldw	r2,-20(fp)
    f918:	10c04a0e 	bge	r2,r3,fa44 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    f91c:	e0bff817 	ldw	r2,-32(fp)
    f920:	e0fff217 	ldw	r3,-56(fp)
    f924:	1004913a 	slli	r2,r2,4
    f928:	10c5883a 	add	r2,r2,r3
    f92c:	10801004 	addi	r2,r2,64
    f930:	10c00017 	ldw	r3,0(r2)
    f934:	e0bff417 	ldw	r2,-48(fp)
    f938:	1887883a 	add	r3,r3,r2
    f93c:	e0bffb17 	ldw	r2,-20(fp)
    f940:	1885c83a 	sub	r2,r3,r2
    f944:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    f948:	e0bff617 	ldw	r2,-40(fp)
    f94c:	e0bfff15 	stw	r2,-4(fp)
    f950:	e0fffd17 	ldw	r3,-12(fp)
    f954:	e0fffe15 	stw	r3,-8(fp)
    f958:	e0bfff17 	ldw	r2,-4(fp)
    f95c:	e0fffe17 	ldw	r3,-8(fp)
    f960:	10c0020e 	bge	r2,r3,f96c <alt_flash_cfi_write+0x148>
    f964:	e0bfff17 	ldw	r2,-4(fp)
    f968:	e0bffe15 	stw	r2,-8(fp)
    f96c:	e0fffe17 	ldw	r3,-8(fp)
    f970:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
    f974:	e0bff217 	ldw	r2,-56(fp)
    f978:	10800a17 	ldw	r2,40(r2)
    f97c:	1007883a 	mov	r3,r2
    f980:	e0bffb17 	ldw	r2,-20(fp)
    f984:	188b883a 	add	r5,r3,r2
    f988:	e1bff617 	ldw	r6,-40(fp)
    f98c:	e13ffc17 	ldw	r4,-16(fp)
    f990:	00052800 	call	5280 <memcmp>
    f994:	1005003a 	cmpeq	r2,r2,zero
    f998:	1000131e 	bne	r2,zero,f9e8 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    f99c:	e0bff217 	ldw	r2,-56(fp)
    f9a0:	10800817 	ldw	r2,32(r2)
    f9a4:	e13ff217 	ldw	r4,-56(fp)
    f9a8:	e17ff417 	ldw	r5,-48(fp)
    f9ac:	103ee83a 	callr	r2
    f9b0:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
    f9b4:	e0bff917 	ldw	r2,-28(fp)
    f9b8:	1004c03a 	cmpne	r2,r2,zero
    f9bc:	10000a1e 	bne	r2,zero,f9e8 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
    f9c0:	e0bff217 	ldw	r2,-56(fp)
    f9c4:	10c00917 	ldw	r3,36(r2)
    f9c8:	e13ff217 	ldw	r4,-56(fp)
    f9cc:	e0bff617 	ldw	r2,-40(fp)
    f9d0:	d8800015 	stw	r2,0(sp)
    f9d4:	e17ff417 	ldw	r5,-48(fp)
    f9d8:	e1bffb17 	ldw	r6,-20(fp)
    f9dc:	e1fffc17 	ldw	r7,-16(fp)
    f9e0:	183ee83a 	callr	r3
    f9e4:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    f9e8:	e0fffd17 	ldw	r3,-12(fp)
    f9ec:	e0bff617 	ldw	r2,-40(fp)
    f9f0:	18802f26 	beq	r3,r2,fab0 <alt_flash_cfi_write+0x28c>
    f9f4:	e0bff917 	ldw	r2,-28(fp)
    f9f8:	1004c03a 	cmpne	r2,r2,zero
    f9fc:	10002c1e 	bne	r2,zero,fab0 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
    fa00:	e0fffd17 	ldw	r3,-12(fp)
    fa04:	e0bff617 	ldw	r2,-40(fp)
    fa08:	1885c83a 	sub	r2,r3,r2
    fa0c:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    fa10:	e0bff817 	ldw	r2,-32(fp)
    fa14:	e0fff217 	ldw	r3,-56(fp)
    fa18:	1004913a 	slli	r2,r2,4
    fa1c:	10c5883a 	add	r2,r2,r3
    fa20:	10801004 	addi	r2,r2,64
    fa24:	10c00017 	ldw	r3,0(r2)
    fa28:	e0bff417 	ldw	r2,-48(fp)
    fa2c:	1885883a 	add	r2,r3,r2
    fa30:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    fa34:	e0fffc17 	ldw	r3,-16(fp)
    fa38:	e0bff617 	ldw	r2,-40(fp)
    fa3c:	1885883a 	add	r2,r3,r2
    fa40:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    fa44:	e0bff817 	ldw	r2,-32(fp)
    fa48:	e0fff217 	ldw	r3,-56(fp)
    fa4c:	1004913a 	slli	r2,r2,4
    fa50:	10c5883a 	add	r2,r2,r3
    fa54:	10801004 	addi	r2,r2,64
    fa58:	10c00017 	ldw	r3,0(r2)
    fa5c:	e0bff417 	ldw	r2,-48(fp)
    fa60:	10c5883a 	add	r2,r2,r3
    fa64:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    fa68:	e0bff717 	ldw	r2,-36(fp)
    fa6c:	10800044 	addi	r2,r2,1
    fa70:	e0bff715 	stw	r2,-36(fp)
    fa74:	e0bff817 	ldw	r2,-32(fp)
    fa78:	e0fff217 	ldw	r3,-56(fp)
    fa7c:	1004913a 	slli	r2,r2,4
    fa80:	10c5883a 	add	r2,r2,r3
    fa84:	10800f04 	addi	r2,r2,60
    fa88:	10c00017 	ldw	r3,0(r2)
    fa8c:	e0bff717 	ldw	r2,-36(fp)
    fa90:	10ff9516 	blt	r2,r3,f8e8 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    fa94:	e0bff817 	ldw	r2,-32(fp)
    fa98:	10800044 	addi	r2,r2,1
    fa9c:	e0bff815 	stw	r2,-32(fp)
    faa0:	e0bff217 	ldw	r2,-56(fp)
    faa4:	10c00c17 	ldw	r3,48(r2)
    faa8:	e0bff817 	ldw	r2,-32(fp)
    faac:	10ff6e16 	blt	r2,r3,f868 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    fab0:	e0bff217 	ldw	r2,-56(fp)
    fab4:	10800a17 	ldw	r2,40(r2)
    fab8:	1007883a 	mov	r3,r2
    fabc:	e0bff317 	ldw	r2,-52(fp)
    fac0:	1889883a 	add	r4,r3,r2
    fac4:	e17ff517 	ldw	r5,-44(fp)
    fac8:	0013ab80 	call	13ab8 <alt_dcache_flush>
  return ret_code;
    facc:	e0bff917 	ldw	r2,-28(fp)
}
    fad0:	e037883a 	mov	sp,fp
    fad4:	dfc00117 	ldw	ra,4(sp)
    fad8:	df000017 	ldw	fp,0(sp)
    fadc:	dec00204 	addi	sp,sp,8
    fae0:	f800283a 	ret

0000fae4 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    fae4:	defffa04 	addi	sp,sp,-24
    fae8:	df000515 	stw	fp,20(sp)
    faec:	df000504 	addi	fp,sp,20
    faf0:	e13ffd15 	stw	r4,-12(fp)
    faf4:	e17ffe15 	stw	r5,-8(fp)
    faf8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    fafc:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    fb00:	e0bffd17 	ldw	r2,-12(fp)
    fb04:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
    fb08:	e0bffb17 	ldw	r2,-20(fp)
    fb0c:	10c00c17 	ldw	r3,48(r2)
    fb10:	e0bfff17 	ldw	r2,-4(fp)
    fb14:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    fb18:	e0bffb17 	ldw	r2,-20(fp)
    fb1c:	10800c17 	ldw	r2,48(r2)
    fb20:	1004c03a 	cmpne	r2,r2,zero
    fb24:	1000031e 	bne	r2,zero,fb34 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
    fb28:	00bffec4 	movi	r2,-5
    fb2c:	e0bffc15 	stw	r2,-16(fp)
    fb30:	00000b06 	br	fb60 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    fb34:	e0bffb17 	ldw	r2,-20(fp)
    fb38:	10800c17 	ldw	r2,48(r2)
    fb3c:	10800250 	cmplti	r2,r2,9
    fb40:	1000031e 	bne	r2,zero,fb50 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
    fb44:	00bffd04 	movi	r2,-12
    fb48:	e0bffc15 	stw	r2,-16(fp)
    fb4c:	00000406 	br	fb60 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
    fb50:	e0bffb17 	ldw	r2,-20(fp)
    fb54:	10c00d04 	addi	r3,r2,52
    fb58:	e0bffe17 	ldw	r2,-8(fp)
    fb5c:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    fb60:	e0bffc17 	ldw	r2,-16(fp)
}
    fb64:	e037883a 	mov	sp,fp
    fb68:	df000017 	ldw	fp,0(sp)
    fb6c:	dec00104 	addi	sp,sp,4
    fb70:	f800283a 	ret

0000fb74 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    fb74:	defff904 	addi	sp,sp,-28
    fb78:	dfc00615 	stw	ra,24(sp)
    fb7c:	df000515 	stw	fp,20(sp)
    fb80:	df000504 	addi	fp,sp,20
    fb84:	e13ffc15 	stw	r4,-16(fp)
    fb88:	e17ffd15 	stw	r5,-12(fp)
    fb8c:	e1bffe15 	stw	r6,-8(fp)
    fb90:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    fb94:	e0bffc17 	ldw	r2,-16(fp)
    fb98:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    fb9c:	e0bffb17 	ldw	r2,-20(fp)
    fba0:	10800a17 	ldw	r2,40(r2)
    fba4:	1007883a 	mov	r3,r2
    fba8:	e0bffd17 	ldw	r2,-12(fp)
    fbac:	1887883a 	add	r3,r3,r2
    fbb0:	e1bfff17 	ldw	r6,-4(fp)
    fbb4:	e0bffe17 	ldw	r2,-8(fp)
    fbb8:	1009883a 	mov	r4,r2
    fbbc:	180b883a 	mov	r5,r3
    fbc0:	00052f40 	call	52f4 <memcpy>
  return 0;
    fbc4:	0005883a 	mov	r2,zero
}
    fbc8:	e037883a 	mov	sp,fp
    fbcc:	dfc00117 	ldw	ra,4(sp)
    fbd0:	df000017 	ldw	fp,0(sp)
    fbd4:	dec00204 	addi	sp,sp,8
    fbd8:	f800283a 	ret

0000fbdc <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    fbdc:	defffa04 	addi	sp,sp,-24
    fbe0:	df000515 	stw	fp,20(sp)
    fbe4:	df000504 	addi	fp,sp,20
    fbe8:	e13ffd15 	stw	r4,-12(fp)
    fbec:	e17ffe15 	stw	r5,-8(fp)
    fbf0:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    fbf4:	e0bffd17 	ldw	r2,-12(fp)
    fbf8:	10802e17 	ldw	r2,184(r2)
    fbfc:	10800058 	cmpnei	r2,r2,1
    fc00:	10000b1e 	bne	r2,zero,fc30 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    fc04:	e0bffd17 	ldw	r2,-12(fp)
    fc08:	10800a17 	ldw	r2,40(r2)
    fc0c:	1007883a 	mov	r3,r2
    fc10:	e0bffe17 	ldw	r2,-8(fp)
    fc14:	1889883a 	add	r4,r3,r2
    fc18:	e0bfff17 	ldw	r2,-4(fp)
    fc1c:	10800003 	ldbu	r2,0(r2)
    fc20:	10c03fcc 	andi	r3,r2,255
    fc24:	2005883a 	mov	r2,r4
    fc28:	10c00025 	stbio	r3,0(r2)
    fc2c:	00004006 	br	fd30 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
    fc30:	e0bffd17 	ldw	r2,-12(fp)
    fc34:	10802e17 	ldw	r2,184(r2)
    fc38:	10800098 	cmpnei	r2,r2,2
    fc3c:	1000151e 	bne	r2,zero,fc94 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
    fc40:	e0bfff17 	ldw	r2,-4(fp)
    fc44:	10800003 	ldbu	r2,0(r2)
    fc48:	10803fcc 	andi	r2,r2,255
    fc4c:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    fc50:	e0bfff17 	ldw	r2,-4(fp)
    fc54:	10800044 	addi	r2,r2,1
    fc58:	10800003 	ldbu	r2,0(r2)
    fc5c:	10803fcc 	andi	r2,r2,255
    fc60:	1004923a 	slli	r2,r2,8
    fc64:	1007883a 	mov	r3,r2
    fc68:	e0bffc0b 	ldhu	r2,-16(fp)
    fc6c:	1884b03a 	or	r2,r3,r2
    fc70:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    fc74:	e0bffd17 	ldw	r2,-12(fp)
    fc78:	10800a17 	ldw	r2,40(r2)
    fc7c:	1007883a 	mov	r3,r2
    fc80:	e0bffe17 	ldw	r2,-8(fp)
    fc84:	1885883a 	add	r2,r3,r2
    fc88:	e0fffc0b 	ldhu	r3,-16(fp)
    fc8c:	10c0002d 	sthio	r3,0(r2)
    fc90:	00002706 	br	fd30 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
    fc94:	e0bffd17 	ldw	r2,-12(fp)
    fc98:	10802e17 	ldw	r2,184(r2)
    fc9c:	10800118 	cmpnei	r2,r2,4
    fca0:	1000231e 	bne	r2,zero,fd30 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
    fca4:	e0bfff17 	ldw	r2,-4(fp)
    fca8:	10800003 	ldbu	r2,0(r2)
    fcac:	10803fcc 	andi	r2,r2,255
    fcb0:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    fcb4:	e0bfff17 	ldw	r2,-4(fp)
    fcb8:	10800044 	addi	r2,r2,1
    fcbc:	10800003 	ldbu	r2,0(r2)
    fcc0:	10803fcc 	andi	r2,r2,255
    fcc4:	1006923a 	slli	r3,r2,8
    fcc8:	e0bffb17 	ldw	r2,-20(fp)
    fccc:	10c4b03a 	or	r2,r2,r3
    fcd0:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    fcd4:	e0bfff17 	ldw	r2,-4(fp)
    fcd8:	10800084 	addi	r2,r2,2
    fcdc:	10800003 	ldbu	r2,0(r2)
    fce0:	10803fcc 	andi	r2,r2,255
    fce4:	1006943a 	slli	r3,r2,16
    fce8:	e0bffb17 	ldw	r2,-20(fp)
    fcec:	10c4b03a 	or	r2,r2,r3
    fcf0:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    fcf4:	e0bfff17 	ldw	r2,-4(fp)
    fcf8:	108000c4 	addi	r2,r2,3
    fcfc:	10800003 	ldbu	r2,0(r2)
    fd00:	10803fcc 	andi	r2,r2,255
    fd04:	1006963a 	slli	r3,r2,24
    fd08:	e0bffb17 	ldw	r2,-20(fp)
    fd0c:	10c4b03a 	or	r2,r2,r3
    fd10:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    fd14:	e0bffd17 	ldw	r2,-12(fp)
    fd18:	10800a17 	ldw	r2,40(r2)
    fd1c:	1007883a 	mov	r3,r2
    fd20:	e0bffe17 	ldw	r2,-8(fp)
    fd24:	1885883a 	add	r2,r3,r2
    fd28:	e0fffb17 	ldw	r3,-20(fp)
    fd2c:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
    fd30:	e037883a 	mov	sp,fp
    fd34:	df000017 	ldw	fp,0(sp)
    fd38:	dec00104 	addi	sp,sp,4
    fd3c:	f800283a 	ret

0000fd40 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    fd40:	defff304 	addi	sp,sp,-52
    fd44:	dfc00c15 	stw	ra,48(sp)
    fd48:	df000b15 	stw	fp,44(sp)
    fd4c:	df000b04 	addi	fp,sp,44
    fd50:	e13ffc15 	stw	r4,-16(fp)
    fd54:	e17ffd15 	stw	r5,-12(fp)
    fd58:	e1bffe15 	stw	r6,-8(fp)
    fd5c:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    fd60:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    fd64:	e0bffc17 	ldw	r2,-16(fp)
    fd68:	10800a17 	ldw	r2,40(r2)
    fd6c:	1007883a 	mov	r3,r2
    fd70:	e0bffd17 	ldw	r2,-12(fp)
    fd74:	1885883a 	add	r2,r3,r2
    fd78:	1009883a 	mov	r4,r2
    fd7c:	e0bffc17 	ldw	r2,-16(fp)
    fd80:	10c02e17 	ldw	r3,184(r2)
    fd84:	20c5283a 	div	r2,r4,r3
    fd88:	10c5383a 	mul	r2,r2,r3
    fd8c:	2085c83a 	sub	r2,r4,r2
    fd90:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    fd94:	e0bff917 	ldw	r2,-28(fp)
    fd98:	1005003a 	cmpeq	r2,r2,zero
    fd9c:	10003a1e 	bne	r2,zero,fe88 <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    fda0:	e0bffc17 	ldw	r2,-16(fp)
    fda4:	10c02e17 	ldw	r3,184(r2)
    fda8:	e0bff917 	ldw	r2,-28(fp)
    fdac:	1885c83a 	sub	r2,r3,r2
    fdb0:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    fdb4:	e03ff615 	stw	zero,-40(fp)
    fdb8:	00001206 	br	fe04 <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    fdbc:	e17ff617 	ldw	r5,-40(fp)
    fdc0:	e0bffc17 	ldw	r2,-16(fp)
    fdc4:	10800a17 	ldw	r2,40(r2)
    fdc8:	1009883a 	mov	r4,r2
    fdcc:	e0fffd17 	ldw	r3,-12(fp)
    fdd0:	e0bff917 	ldw	r2,-28(fp)
    fdd4:	1887c83a 	sub	r3,r3,r2
    fdd8:	e0bff617 	ldw	r2,-40(fp)
    fddc:	1885883a 	add	r2,r3,r2
    fde0:	2085883a 	add	r2,r4,r2
    fde4:	10800023 	ldbuio	r2,0(r2)
    fde8:	1007883a 	mov	r3,r2
    fdec:	e0bffb04 	addi	r2,fp,-20
    fdf0:	1145883a 	add	r2,r2,r5
    fdf4:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    fdf8:	e0bff617 	ldw	r2,-40(fp)
    fdfc:	10800044 	addi	r2,r2,1
    fe00:	e0bff615 	stw	r2,-40(fp)
    fe04:	e0fff617 	ldw	r3,-40(fp)
    fe08:	e0bff917 	ldw	r2,-28(fp)
    fe0c:	18bfeb16 	blt	r3,r2,fdbc <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    fe10:	e03ff615 	stw	zero,-40(fp)
    fe14:	00000e06 	br	fe50 <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    fe18:	e0fff917 	ldw	r3,-28(fp)
    fe1c:	e0bff617 	ldw	r2,-40(fp)
    fe20:	1889883a 	add	r4,r3,r2
    fe24:	e0bff617 	ldw	r2,-40(fp)
    fe28:	1007883a 	mov	r3,r2
    fe2c:	e0bffe17 	ldw	r2,-8(fp)
    fe30:	1885883a 	add	r2,r3,r2
    fe34:	10c00003 	ldbu	r3,0(r2)
    fe38:	e0bffb04 	addi	r2,fp,-20
    fe3c:	1105883a 	add	r2,r2,r4
    fe40:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    fe44:	e0bff617 	ldw	r2,-40(fp)
    fe48:	10800044 	addi	r2,r2,1
    fe4c:	e0bff615 	stw	r2,-40(fp)
    fe50:	e0fff617 	ldw	r3,-40(fp)
    fe54:	e0bff817 	ldw	r2,-32(fp)
    fe58:	18bfef16 	blt	r3,r2,fe18 <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    fe5c:	e0fffd17 	ldw	r3,-12(fp)
    fe60:	e0bff917 	ldw	r2,-28(fp)
    fe64:	188bc83a 	sub	r5,r3,r2
    fe68:	e1bffb04 	addi	r6,fp,-20
    fe6c:	e0800217 	ldw	r2,8(fp)
    fe70:	e13ffc17 	ldw	r4,-16(fp)
    fe74:	103ee83a 	callr	r2
    fe78:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
    fe7c:	e0bff817 	ldw	r2,-32(fp)
    fe80:	e0bff615 	stw	r2,-40(fp)
    fe84:	00000106 	br	fe8c <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
    fe88:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
    fe8c:	e0fffd17 	ldw	r3,-12(fp)
    fe90:	e0bfff17 	ldw	r2,-4(fp)
    fe94:	1889883a 	add	r4,r3,r2
    fe98:	e0bffc17 	ldw	r2,-16(fp)
    fe9c:	10c02e17 	ldw	r3,184(r2)
    fea0:	20c5283a 	div	r2,r4,r3
    fea4:	10c5383a 	mul	r2,r2,r3
    fea8:	2085c83a 	sub	r2,r4,r2
    feac:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    feb0:	00001006 	br	fef4 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    feb4:	e0fffd17 	ldw	r3,-12(fp)
    feb8:	e0bff617 	ldw	r2,-40(fp)
    febc:	188b883a 	add	r5,r3,r2
    fec0:	e0bff617 	ldw	r2,-40(fp)
    fec4:	1007883a 	mov	r3,r2
    fec8:	e0bffe17 	ldw	r2,-8(fp)
    fecc:	188d883a 	add	r6,r3,r2
    fed0:	e0800217 	ldw	r2,8(fp)
    fed4:	e13ffc17 	ldw	r4,-16(fp)
    fed8:	103ee83a 	callr	r2
    fedc:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
    fee0:	e0bffc17 	ldw	r2,-16(fp)
    fee4:	10c02e17 	ldw	r3,184(r2)
    fee8:	e0bff617 	ldw	r2,-40(fp)
    feec:	10c5883a 	add	r2,r2,r3
    fef0:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    fef4:	e0bffa17 	ldw	r2,-24(fp)
    fef8:	1004c03a 	cmpne	r2,r2,zero
    fefc:	1000051e 	bne	r2,zero,ff14 <alt_flash_program_block+0x1d4>
    ff00:	e0ffff17 	ldw	r3,-4(fp)
    ff04:	e0bff717 	ldw	r2,-36(fp)
    ff08:	1887c83a 	sub	r3,r3,r2
    ff0c:	e0bff617 	ldw	r2,-40(fp)
    ff10:	10ffe816 	blt	r2,r3,feb4 <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
    ff14:	e0bff717 	ldw	r2,-36(fp)
    ff18:	1005003a 	cmpeq	r2,r2,zero
    ff1c:	10003c1e 	bne	r2,zero,10010 <alt_flash_program_block+0x2d0>
    ff20:	e0bffa17 	ldw	r2,-24(fp)
    ff24:	1004c03a 	cmpne	r2,r2,zero
    ff28:	1000391e 	bne	r2,zero,10010 <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    ff2c:	e0bffc17 	ldw	r2,-16(fp)
    ff30:	10c02e17 	ldw	r3,184(r2)
    ff34:	e0bff717 	ldw	r2,-36(fp)
    ff38:	1885c83a 	sub	r2,r3,r2
    ff3c:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
    ff40:	e03ff515 	stw	zero,-44(fp)
    ff44:	00000e06 	br	ff80 <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    ff48:	e13ff517 	ldw	r4,-44(fp)
    ff4c:	e0bff617 	ldw	r2,-40(fp)
    ff50:	1007883a 	mov	r3,r2
    ff54:	e0bffe17 	ldw	r2,-8(fp)
    ff58:	1887883a 	add	r3,r3,r2
    ff5c:	e0bff517 	ldw	r2,-44(fp)
    ff60:	1885883a 	add	r2,r3,r2
    ff64:	10c00003 	ldbu	r3,0(r2)
    ff68:	e0bffb04 	addi	r2,fp,-20
    ff6c:	1105883a 	add	r2,r2,r4
    ff70:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
    ff74:	e0bff517 	ldw	r2,-44(fp)
    ff78:	10800044 	addi	r2,r2,1
    ff7c:	e0bff515 	stw	r2,-44(fp)
    ff80:	e0fff517 	ldw	r3,-44(fp)
    ff84:	e0bff717 	ldw	r2,-36(fp)
    ff88:	18bfef16 	blt	r3,r2,ff48 <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    ff8c:	e03ff515 	stw	zero,-44(fp)
    ff90:	00001406 	br	ffe4 <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
    ff94:	e0fff717 	ldw	r3,-36(fp)
    ff98:	e0bff517 	ldw	r2,-44(fp)
    ff9c:	188b883a 	add	r5,r3,r2
    ffa0:	e0bffc17 	ldw	r2,-16(fp)
    ffa4:	10800a17 	ldw	r2,40(r2)
    ffa8:	1009883a 	mov	r4,r2
    ffac:	e0fffd17 	ldw	r3,-12(fp)
    ffb0:	e0bfff17 	ldw	r2,-4(fp)
    ffb4:	1887883a 	add	r3,r3,r2
    ffb8:	e0bff517 	ldw	r2,-44(fp)
    ffbc:	1885883a 	add	r2,r3,r2
    ffc0:	2085883a 	add	r2,r4,r2
    ffc4:	10800023 	ldbuio	r2,0(r2)
    ffc8:	1007883a 	mov	r3,r2
    ffcc:	e0bffb04 	addi	r2,fp,-20
    ffd0:	1145883a 	add	r2,r2,r5
    ffd4:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    ffd8:	e0bff517 	ldw	r2,-44(fp)
    ffdc:	10800044 	addi	r2,r2,1
    ffe0:	e0bff515 	stw	r2,-44(fp)
    ffe4:	e0fff517 	ldw	r3,-44(fp)
    ffe8:	e0bff917 	ldw	r2,-28(fp)
    ffec:	18bfe916 	blt	r3,r2,ff94 <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
    fff0:	e0fffd17 	ldw	r3,-12(fp)
    fff4:	e0bff617 	ldw	r2,-40(fp)
    fff8:	188b883a 	add	r5,r3,r2
    fffc:	e1bffb04 	addi	r6,fp,-20
   10000:	e0800217 	ldw	r2,8(fp)
   10004:	e13ffc17 	ldw	r4,-16(fp)
   10008:	103ee83a 	callr	r2
   1000c:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
   10010:	e0bffa17 	ldw	r2,-24(fp)
}
   10014:	e037883a 	mov	sp,fp
   10018:	dfc00117 	ldw	ra,4(sp)
   1001c:	df000017 	ldw	fp,0(sp)
   10020:	dec00204 	addi	sp,sp,8
   10024:	f800283a 	ret

00010028 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   10028:	defffd04 	addi	sp,sp,-12
   1002c:	df000215 	stw	fp,8(sp)
   10030:	df000204 	addi	fp,sp,8
   10034:	e13ffe15 	stw	r4,-8(fp)
   10038:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   1003c:	e0bffe17 	ldw	r2,-8(fp)
   10040:	10800a17 	ldw	r2,40(r2)
   10044:	1007883a 	mov	r3,r2
   10048:	e0bfff17 	ldw	r2,-4(fp)
   1004c:	1885883a 	add	r2,r3,r2
   10050:	10800023 	ldbuio	r2,0(r2)
   10054:	10803fcc 	andi	r2,r2,255
}
   10058:	e037883a 	mov	sp,fp
   1005c:	df000017 	ldw	fp,0(sp)
   10060:	dec00104 	addi	sp,sp,4
   10064:	f800283a 	ret

00010068 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   10068:	defffd04 	addi	sp,sp,-12
   1006c:	df000215 	stw	fp,8(sp)
   10070:	df000204 	addi	fp,sp,8
   10074:	e13ffe15 	stw	r4,-8(fp)
   10078:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   1007c:	e0bffe17 	ldw	r2,-8(fp)
   10080:	10800a17 	ldw	r2,40(r2)
   10084:	1007883a 	mov	r3,r2
   10088:	e0bfff17 	ldw	r2,-4(fp)
   1008c:	1085883a 	add	r2,r2,r2
   10090:	1885883a 	add	r2,r3,r2
   10094:	1080002b 	ldhuio	r2,0(r2)
   10098:	10803fcc 	andi	r2,r2,255
}
   1009c:	e037883a 	mov	sp,fp
   100a0:	df000017 	ldw	fp,0(sp)
   100a4:	dec00104 	addi	sp,sp,4
   100a8:	f800283a 	ret

000100ac <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   100ac:	defffd04 	addi	sp,sp,-12
   100b0:	df000215 	stw	fp,8(sp)
   100b4:	df000204 	addi	fp,sp,8
   100b8:	e13ffe15 	stw	r4,-8(fp)
   100bc:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   100c0:	e0bffe17 	ldw	r2,-8(fp)
   100c4:	10800a17 	ldw	r2,40(r2)
   100c8:	1007883a 	mov	r3,r2
   100cc:	e0bfff17 	ldw	r2,-4(fp)
   100d0:	1085883a 	add	r2,r2,r2
   100d4:	1085883a 	add	r2,r2,r2
   100d8:	1885883a 	add	r2,r3,r2
   100dc:	10800037 	ldwio	r2,0(r2)
   100e0:	10803fcc 	andi	r2,r2,255
}
   100e4:	e037883a 	mov	sp,fp
   100e8:	df000017 	ldw	fp,0(sp)
   100ec:	dec00104 	addi	sp,sp,4
   100f0:	f800283a 	ret

000100f4 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   100f4:	defffc04 	addi	sp,sp,-16
   100f8:	df000315 	stw	fp,12(sp)
   100fc:	df000304 	addi	fp,sp,12
   10100:	e13ffd15 	stw	r4,-12(fp)
   10104:	e17ffe15 	stw	r5,-8(fp)
   10108:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   1010c:	e0fffd17 	ldw	r3,-12(fp)
   10110:	e0bffe17 	ldw	r2,-8(fp)
   10114:	1885883a 	add	r2,r3,r2
   10118:	e0ffff03 	ldbu	r3,-4(fp)
   1011c:	10c00025 	stbio	r3,0(r2)
  return;
}
   10120:	e037883a 	mov	sp,fp
   10124:	df000017 	ldw	fp,0(sp)
   10128:	dec00104 	addi	sp,sp,4
   1012c:	f800283a 	ret

00010130 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10130:	defffc04 	addi	sp,sp,-16
   10134:	df000315 	stw	fp,12(sp)
   10138:	df000304 	addi	fp,sp,12
   1013c:	e13ffd15 	stw	r4,-12(fp)
   10140:	e17ffe15 	stw	r5,-8(fp)
   10144:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
   10148:	e0bffe17 	ldw	r2,-8(fp)
   1014c:	1080004c 	andi	r2,r2,1
   10150:	10803fcc 	andi	r2,r2,255
   10154:	1005003a 	cmpeq	r2,r2,zero
   10158:	1000081e 	bne	r2,zero,1017c <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   1015c:	e0bffe17 	ldw	r2,-8(fp)
   10160:	1085883a 	add	r2,r2,r2
   10164:	1007883a 	mov	r3,r2
   10168:	e0bffd17 	ldw	r2,-12(fp)
   1016c:	1885883a 	add	r2,r3,r2
   10170:	e0ffff03 	ldbu	r3,-4(fp)
   10174:	10c00025 	stbio	r3,0(r2)
   10178:	00000806 	br	1019c <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   1017c:	e0bffe17 	ldw	r2,-8(fp)
   10180:	1085883a 	add	r2,r2,r2
   10184:	1007883a 	mov	r3,r2
   10188:	e0bffd17 	ldw	r2,-12(fp)
   1018c:	1885883a 	add	r2,r3,r2
   10190:	10800044 	addi	r2,r2,1
   10194:	e0ffff03 	ldbu	r3,-4(fp)
   10198:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
   1019c:	e037883a 	mov	sp,fp
   101a0:	df000017 	ldw	fp,0(sp)
   101a4:	dec00104 	addi	sp,sp,4
   101a8:	f800283a 	ret

000101ac <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   101ac:	defffc04 	addi	sp,sp,-16
   101b0:	df000315 	stw	fp,12(sp)
   101b4:	df000304 	addi	fp,sp,12
   101b8:	e13ffd15 	stw	r4,-12(fp)
   101bc:	e17ffe15 	stw	r5,-8(fp)
   101c0:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   101c4:	e0bffe17 	ldw	r2,-8(fp)
   101c8:	1085883a 	add	r2,r2,r2
   101cc:	1085883a 	add	r2,r2,r2
   101d0:	1007883a 	mov	r3,r2
   101d4:	e0bffd17 	ldw	r2,-12(fp)
   101d8:	1885883a 	add	r2,r3,r2
   101dc:	e0ffff03 	ldbu	r3,-4(fp)
   101e0:	10c00025 	stbio	r3,0(r2)
  return;
}
   101e4:	e037883a 	mov	sp,fp
   101e8:	df000017 	ldw	fp,0(sp)
   101ec:	dec00104 	addi	sp,sp,4
   101f0:	f800283a 	ret

000101f4 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   101f4:	defffc04 	addi	sp,sp,-16
   101f8:	df000315 	stw	fp,12(sp)
   101fc:	df000304 	addi	fp,sp,12
   10200:	e13ffd15 	stw	r4,-12(fp)
   10204:	e17ffe15 	stw	r5,-8(fp)
   10208:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   1020c:	e0bffe17 	ldw	r2,-8(fp)
   10210:	1085883a 	add	r2,r2,r2
   10214:	1007883a 	mov	r3,r2
   10218:	e0bffd17 	ldw	r2,-12(fp)
   1021c:	1885883a 	add	r2,r3,r2
   10220:	e0ffff03 	ldbu	r3,-4(fp)
   10224:	10c0002d 	sthio	r3,0(r2)
  return;
}
   10228:	e037883a 	mov	sp,fp
   1022c:	df000017 	ldw	fp,0(sp)
   10230:	dec00104 	addi	sp,sp,4
   10234:	f800283a 	ret

00010238 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10238:	defffc04 	addi	sp,sp,-16
   1023c:	df000315 	stw	fp,12(sp)
   10240:	df000304 	addi	fp,sp,12
   10244:	e13ffd15 	stw	r4,-12(fp)
   10248:	e17ffe15 	stw	r5,-8(fp)
   1024c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   10250:	e0bffe17 	ldw	r2,-8(fp)
   10254:	1085883a 	add	r2,r2,r2
   10258:	1085883a 	add	r2,r2,r2
   1025c:	1007883a 	mov	r3,r2
   10260:	e0bffd17 	ldw	r2,-12(fp)
   10264:	1885883a 	add	r2,r3,r2
   10268:	e0ffff03 	ldbu	r3,-4(fp)
   1026c:	10c0002d 	sthio	r3,0(r2)
  return;
}
   10270:	e037883a 	mov	sp,fp
   10274:	df000017 	ldw	fp,0(sp)
   10278:	dec00104 	addi	sp,sp,4
   1027c:	f800283a 	ret

00010280 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   10280:	defffc04 	addi	sp,sp,-16
   10284:	df000315 	stw	fp,12(sp)
   10288:	df000304 	addi	fp,sp,12
   1028c:	e13ffd15 	stw	r4,-12(fp)
   10290:	e17ffe15 	stw	r5,-8(fp)
   10294:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   10298:	e0bffe17 	ldw	r2,-8(fp)
   1029c:	1085883a 	add	r2,r2,r2
   102a0:	1085883a 	add	r2,r2,r2
   102a4:	1007883a 	mov	r3,r2
   102a8:	e0bffd17 	ldw	r2,-12(fp)
   102ac:	1885883a 	add	r2,r3,r2
   102b0:	e0ffff03 	ldbu	r3,-4(fp)
   102b4:	10c00035 	stwio	r3,0(r2)
  return;
}
   102b8:	e037883a 	mov	sp,fp
   102bc:	df000017 	ldw	fp,0(sp)
   102c0:	dec00104 	addi	sp,sp,4
   102c4:	f800283a 	ret

000102c8 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   102c8:	defffd04 	addi	sp,sp,-12
   102cc:	df000215 	stw	fp,8(sp)
   102d0:	df000204 	addi	fp,sp,8
   102d4:	e13ffe15 	stw	r4,-8(fp)
   102d8:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   102dc:	e0bfff17 	ldw	r2,-4(fp)
   102e0:	10c03fcc 	andi	r3,r2,255
   102e4:	e0bffe17 	ldw	r2,-8(fp)
   102e8:	10c00025 	stbio	r3,0(r2)
  return;
}
   102ec:	e037883a 	mov	sp,fp
   102f0:	df000017 	ldw	fp,0(sp)
   102f4:	dec00104 	addi	sp,sp,4
   102f8:	f800283a 	ret

000102fc <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   102fc:	defffd04 	addi	sp,sp,-12
   10300:	df000215 	stw	fp,8(sp)
   10304:	df000204 	addi	fp,sp,8
   10308:	e13ffe15 	stw	r4,-8(fp)
   1030c:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   10310:	e0bfff17 	ldw	r2,-4(fp)
   10314:	10ffffcc 	andi	r3,r2,65535
   10318:	e0bffe17 	ldw	r2,-8(fp)
   1031c:	10c0002d 	sthio	r3,0(r2)
  return;
}
   10320:	e037883a 	mov	sp,fp
   10324:	df000017 	ldw	fp,0(sp)
   10328:	dec00104 	addi	sp,sp,4
   1032c:	f800283a 	ret

00010330 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   10330:	defffd04 	addi	sp,sp,-12
   10334:	df000215 	stw	fp,8(sp)
   10338:	df000204 	addi	fp,sp,8
   1033c:	e13ffe15 	stw	r4,-8(fp)
   10340:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   10344:	e0ffff17 	ldw	r3,-4(fp)
   10348:	e0bffe17 	ldw	r2,-8(fp)
   1034c:	10c00035 	stwio	r3,0(r2)
  return;
}
   10350:	e037883a 	mov	sp,fp
   10354:	df000017 	ldw	fp,0(sp)
   10358:	dec00104 	addi	sp,sp,4
   1035c:	f800283a 	ret

00010360 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   10360:	defffb04 	addi	sp,sp,-20
   10364:	df000415 	stw	fp,16(sp)
   10368:	df000404 	addi	fp,sp,16
   1036c:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
   10370:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
   10374:	e0bffd17 	ldw	r2,-12(fp)
   10378:	10802e17 	ldw	r2,184(r2)
   1037c:	e0bfff15 	stw	r2,-4(fp)
   10380:	e0ffff17 	ldw	r3,-4(fp)
   10384:	188000a0 	cmpeqi	r2,r3,2
   10388:	1000261e 	bne	r2,zero,10424 <alt_set_flash_width_func+0xc4>
   1038c:	e0ffff17 	ldw	r3,-4(fp)
   10390:	18800120 	cmpeqi	r2,r3,4
   10394:	1000391e 	bne	r2,zero,1047c <alt_set_flash_width_func+0x11c>
   10398:	e0ffff17 	ldw	r3,-4(fp)
   1039c:	18800060 	cmpeqi	r2,r3,1
   103a0:	1000011e 	bne	r2,zero,103a8 <alt_set_flash_width_func+0x48>
   103a4:	00003e06 	br	104a0 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   103a8:	e0fffd17 	ldw	r3,-12(fp)
   103ac:	00800074 	movhi	r2,1
   103b0:	1080b204 	addi	r2,r2,712
   103b4:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
   103b8:	e0bffd17 	ldw	r2,-12(fp)
   103bc:	10802f17 	ldw	r2,188(r2)
   103c0:	10800058 	cmpnei	r2,r2,1
   103c4:	1000051e 	bne	r2,zero,103dc <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   103c8:	e0fffd17 	ldw	r3,-12(fp)
   103cc:	00800074 	movhi	r2,1
   103d0:	10803d04 	addi	r2,r2,244
   103d4:	18803315 	stw	r2,204(r3)
   103d8:	00003306 	br	104a8 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
   103dc:	e0bffd17 	ldw	r2,-12(fp)
   103e0:	10802f17 	ldw	r2,188(r2)
   103e4:	10800098 	cmpnei	r2,r2,2
   103e8:	1000051e 	bne	r2,zero,10400 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   103ec:	e0fffd17 	ldw	r3,-12(fp)
   103f0:	00800074 	movhi	r2,1
   103f4:	10804c04 	addi	r2,r2,304
   103f8:	18803315 	stw	r2,204(r3)
   103fc:	00002a06 	br	104a8 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   10400:	e0bffd17 	ldw	r2,-12(fp)
   10404:	10802f17 	ldw	r2,188(r2)
   10408:	10800118 	cmpnei	r2,r2,4
   1040c:	1000261e 	bne	r2,zero,104a8 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   10410:	e0fffd17 	ldw	r3,-12(fp)
   10414:	00800074 	movhi	r2,1
   10418:	10806b04 	addi	r2,r2,428
   1041c:	18803315 	stw	r2,204(r3)
      }
      break;
   10420:	00002106 	br	104a8 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   10424:	e0fffd17 	ldw	r3,-12(fp)
   10428:	00800074 	movhi	r2,1
   1042c:	1080bf04 	addi	r2,r2,764
   10430:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
   10434:	e0bffd17 	ldw	r2,-12(fp)
   10438:	10802f17 	ldw	r2,188(r2)
   1043c:	10800098 	cmpnei	r2,r2,2
   10440:	1000051e 	bne	r2,zero,10458 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   10444:	e0fffd17 	ldw	r3,-12(fp)
   10448:	00800074 	movhi	r2,1
   1044c:	10807d04 	addi	r2,r2,500
   10450:	18803315 	stw	r2,204(r3)
   10454:	00001406 	br	104a8 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
   10458:	e0bffd17 	ldw	r2,-12(fp)
   1045c:	10802f17 	ldw	r2,188(r2)
   10460:	10800118 	cmpnei	r2,r2,4
   10464:	1000101e 	bne	r2,zero,104a8 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   10468:	e0fffd17 	ldw	r3,-12(fp)
   1046c:	00800074 	movhi	r2,1
   10470:	10808e04 	addi	r2,r2,568
   10474:	18803315 	stw	r2,204(r3)
      }

      break;
   10478:	00000b06 	br	104a8 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   1047c:	e0fffd17 	ldw	r3,-12(fp)
   10480:	00800074 	movhi	r2,1
   10484:	1080cc04 	addi	r2,r2,816
   10488:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   1048c:	e0fffd17 	ldw	r3,-12(fp)
   10490:	00800074 	movhi	r2,1
   10494:	1080a004 	addi	r2,r2,640
   10498:	18803315 	stw	r2,204(r3)
      break;
   1049c:	00000206 	br	104a8 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
   104a0:	00bffcc4 	movi	r2,-13
   104a4:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
   104a8:	e0bffc17 	ldw	r2,-16(fp)
   104ac:	1004c03a 	cmpne	r2,r2,zero
   104b0:	10001e1e 	bne	r2,zero,1052c <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
   104b4:	e0bffd17 	ldw	r2,-12(fp)
   104b8:	10802f17 	ldw	r2,188(r2)
   104bc:	e0bffe15 	stw	r2,-8(fp)
   104c0:	e0fffe17 	ldw	r3,-8(fp)
   104c4:	188000a0 	cmpeqi	r2,r3,2
   104c8:	10000c1e 	bne	r2,zero,104fc <alt_set_flash_width_func+0x19c>
   104cc:	e0fffe17 	ldw	r3,-8(fp)
   104d0:	18800120 	cmpeqi	r2,r3,4
   104d4:	10000e1e 	bne	r2,zero,10510 <alt_set_flash_width_func+0x1b0>
   104d8:	e0fffe17 	ldw	r3,-8(fp)
   104dc:	18800060 	cmpeqi	r2,r3,1
   104e0:	1000011e 	bne	r2,zero,104e8 <alt_set_flash_width_func+0x188>
   104e4:	00000f06 	br	10524 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   104e8:	e0fffd17 	ldw	r3,-12(fp)
   104ec:	00800074 	movhi	r2,1
   104f0:	10800a04 	addi	r2,r2,40
   104f4:	18803415 	stw	r2,208(r3)
        break;
   104f8:	00000c06 	br	1052c <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   104fc:	e0fffd17 	ldw	r3,-12(fp)
   10500:	00800074 	movhi	r2,1
   10504:	10801a04 	addi	r2,r2,104
   10508:	18803415 	stw	r2,208(r3)
        break;
   1050c:	00000706 	br	1052c <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   10510:	e0fffd17 	ldw	r3,-12(fp)
   10514:	00800074 	movhi	r2,1
   10518:	10802b04 	addi	r2,r2,172
   1051c:	18803415 	stw	r2,208(r3)
        break;
   10520:	00000206 	br	1052c <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
   10524:	00bffcc4 	movi	r2,-13
   10528:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
   1052c:	e0bffc17 	ldw	r2,-16(fp)
}
   10530:	e037883a 	mov	sp,fp
   10534:	df000017 	ldw	fp,0(sp)
   10538:	dec00104 	addi	sp,sp,4
   1053c:	f800283a 	ret

00010540 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   10540:	defffc04 	addi	sp,sp,-16
   10544:	df000315 	stw	fp,12(sp)
   10548:	df000304 	addi	fp,sp,12
   1054c:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
   10550:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
   10554:	e0bffe17 	ldw	r2,-8(fp)
   10558:	10802d17 	ldw	r2,180(r2)
   1055c:	e0bfff15 	stw	r2,-4(fp)
   10560:	e0ffff17 	ldw	r3,-4(fp)
   10564:	188000a0 	cmpeqi	r2,r3,2
   10568:	1000071e 	bne	r2,zero,10588 <alt_set_flash_algorithm_func+0x48>
   1056c:	e0ffff17 	ldw	r3,-4(fp)
   10570:	188000e0 	cmpeqi	r2,r3,3
   10574:	10000d1e 	bne	r2,zero,105ac <alt_set_flash_algorithm_func+0x6c>
   10578:	e0ffff17 	ldw	r3,-4(fp)
   1057c:	18800060 	cmpeqi	r2,r3,1
   10580:	10000a1e 	bne	r2,zero,105ac <alt_set_flash_algorithm_func+0x6c>
   10584:	00001206 	br	105d0 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   10588:	e0fffe17 	ldw	r3,-8(fp)
   1058c:	00800074 	movhi	r2,1
   10590:	10910e04 	addi	r2,r2,17464
   10594:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   10598:	e0fffe17 	ldw	r3,-8(fp)
   1059c:	00800074 	movhi	r2,1
   105a0:	1090f404 	addi	r2,r2,17360
   105a4:	18800915 	stw	r2,36(r3)
      break;
   105a8:	00000b06 	br	105d8 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   105ac:	e0fffe17 	ldw	r3,-8(fp)
   105b0:	00800074 	movhi	r2,1
   105b4:	10922d04 	addi	r2,r2,18612
   105b8:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   105bc:	e0fffe17 	ldw	r3,-8(fp)
   105c0:	00800074 	movhi	r2,1
   105c4:	10920c04 	addi	r2,r2,18480
   105c8:	18800915 	stw	r2,36(r3)
      break;
   105cc:	00000206 	br	105d8 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
   105d0:	00bffec4 	movi	r2,-5
   105d4:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
   105d8:	e0bffd17 	ldw	r2,-12(fp)
}
   105dc:	e037883a 	mov	sp,fp
   105e0:	df000017 	ldw	fp,0(sp)
   105e4:	dec00104 	addi	sp,sp,4
   105e8:	f800283a 	ret

000105ec <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   105ec:	defffb04 	addi	sp,sp,-20
   105f0:	dfc00415 	stw	ra,16(sp)
   105f4:	df000315 	stw	fp,12(sp)
   105f8:	df000304 	addi	fp,sp,12
   105fc:	e13ffe15 	stw	r4,-8(fp)
   10600:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   10604:	e0bffe17 	ldw	r2,-8(fp)
   10608:	10803417 	ldw	r2,208(r2)
   1060c:	e13ffe17 	ldw	r4,-8(fp)
   10610:	e17fff17 	ldw	r5,-4(fp)
   10614:	103ee83a 	callr	r2
   10618:	10803fcc 	andi	r2,r2,255
   1061c:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   10620:	e0bffe17 	ldw	r2,-8(fp)
   10624:	10c03417 	ldw	r3,208(r2)
   10628:	e0bfff17 	ldw	r2,-4(fp)
   1062c:	11400044 	addi	r5,r2,1
   10630:	e13ffe17 	ldw	r4,-8(fp)
   10634:	183ee83a 	callr	r3
   10638:	10803fcc 	andi	r2,r2,255
   1063c:	1004923a 	slli	r2,r2,8
   10640:	1007883a 	mov	r3,r2
   10644:	e0bffd0b 	ldhu	r2,-12(fp)
   10648:	1884b03a 	or	r2,r3,r2
   1064c:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   10650:	e0bffd0b 	ldhu	r2,-12(fp)
}
   10654:	e037883a 	mov	sp,fp
   10658:	dfc00117 	ldw	ra,4(sp)
   1065c:	df000017 	ldw	fp,0(sp)
   10660:	dec00204 	addi	sp,sp,8
   10664:	f800283a 	ret

00010668 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   10668:	defff104 	addi	sp,sp,-60
   1066c:	dfc00e15 	stw	ra,56(sp)
   10670:	df000d15 	stw	fp,52(sp)
   10674:	dc000c15 	stw	r16,48(sp)
   10678:	df000c04 	addi	fp,sp,48
   1067c:	e13ffe15 	stw	r4,-8(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   10680:	e03ffa15 	stw	zero,-24(fp)
  int   size = 0;
   10684:	e03ff915 	stw	zero,-28(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   10688:	e03ff515 	stw	zero,-44(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   1068c:	e13ffe17 	ldw	r4,-8(fp)
   10690:	00113f40 	call	113f4 <alt_check_primary_table>
   10694:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   10698:	e0bffa17 	ldw	r2,-24(fp)
   1069c:	1004c03a 	cmpne	r2,r2,zero
   106a0:	1001621e 	bne	r2,zero,10c2c <alt_read_cfi_table+0x5c4>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   106a4:	e0bffe17 	ldw	r2,-8(fp)
   106a8:	10803417 	ldw	r2,208(r2)
   106ac:	e13ffe17 	ldw	r4,-8(fp)
   106b0:	014004c4 	movi	r5,19
   106b4:	103ee83a 	callr	r2
   106b8:	10c03fcc 	andi	r3,r2,255
   106bc:	e0bffe17 	ldw	r2,-8(fp)
   106c0:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   106c4:	e0bffe17 	ldw	r2,-8(fp)
   106c8:	10803417 	ldw	r2,208(r2)
   106cc:	e13ffe17 	ldw	r4,-8(fp)
   106d0:	014007c4 	movi	r5,31
   106d4:	103ee83a 	callr	r2
   106d8:	10803fcc 	andi	r2,r2,255
   106dc:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   106e0:	e0bffe17 	ldw	r2,-8(fp)
   106e4:	10803417 	ldw	r2,208(r2)
   106e8:	e13ffe17 	ldw	r4,-8(fp)
   106ec:	014008c4 	movi	r5,35
   106f0:	103ee83a 	callr	r2
   106f4:	10803fcc 	andi	r2,r2,255
   106f8:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   106fc:	e0bff717 	ldw	r2,-36(fp)
   10700:	1005003a 	cmpeq	r2,r2,zero
   10704:	1000031e 	bne	r2,zero,10714 <alt_read_cfi_table+0xac>
   10708:	e0bff617 	ldw	r2,-40(fp)
   1070c:	1004c03a 	cmpne	r2,r2,zero
   10710:	1000041e 	bne	r2,zero,10724 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   10714:	e0fffe17 	ldw	r3,-8(fp)
   10718:	0080fa04 	movi	r2,1000
   1071c:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10720:	00000706 	br	10740 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   10724:	00c00044 	movi	r3,1
   10728:	e0bff717 	ldw	r2,-36(fp)
   1072c:	1886983a 	sll	r3,r3,r2
   10730:	e0bff617 	ldw	r2,-40(fp)
   10734:	1886983a 	sll	r3,r3,r2
   10738:	e0bffe17 	ldw	r2,-8(fp)
   1073c:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   10740:	e0bffe17 	ldw	r2,-8(fp)
   10744:	10803417 	ldw	r2,208(r2)
   10748:	e13ffe17 	ldw	r4,-8(fp)
   1074c:	01400844 	movi	r5,33
   10750:	103ee83a 	callr	r2
   10754:	10803fcc 	andi	r2,r2,255
   10758:	e0bff715 	stw	r2,-36(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   1075c:	e0bffe17 	ldw	r2,-8(fp)
   10760:	10803417 	ldw	r2,208(r2)
   10764:	e13ffe17 	ldw	r4,-8(fp)
   10768:	01400944 	movi	r5,37
   1076c:	103ee83a 	callr	r2
   10770:	10803fcc 	andi	r2,r2,255
   10774:	e0bff615 	stw	r2,-40(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   10778:	e0bff717 	ldw	r2,-36(fp)
   1077c:	1005003a 	cmpeq	r2,r2,zero
   10780:	1000031e 	bne	r2,zero,10790 <alt_read_cfi_table+0x128>
   10784:	e0bff617 	ldw	r2,-40(fp)
   10788:	1004c03a 	cmpne	r2,r2,zero
   1078c:	1000051e 	bne	r2,zero,107a4 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   10790:	e0fffe17 	ldw	r3,-8(fp)
   10794:	00804c74 	movhi	r2,305
   10798:	108b4004 	addi	r2,r2,11520
   1079c:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   107a0:	00000806 	br	107c4 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   107a4:	00c00044 	movi	r3,1
   107a8:	e0bff717 	ldw	r2,-36(fp)
   107ac:	1886983a 	sll	r3,r3,r2
   107b0:	e0bff617 	ldw	r2,-40(fp)
   107b4:	1884983a 	sll	r2,r3,r2
   107b8:	10c0fa24 	muli	r3,r2,1000
   107bc:	e0bffe17 	ldw	r2,-8(fp)
   107c0:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   107c4:	e0bffe17 	ldw	r2,-8(fp)
   107c8:	10803417 	ldw	r2,208(r2)
   107cc:	e13ffe17 	ldw	r4,-8(fp)
   107d0:	014009c4 	movi	r5,39
   107d4:	103ee83a 	callr	r2
   107d8:	10c03fcc 	andi	r3,r2,255
   107dc:	00800044 	movi	r2,1
   107e0:	10c4983a 	sll	r2,r2,r3
   107e4:	e0bffb15 	stw	r2,-20(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   107e8:	e0bffe17 	ldw	r2,-8(fp)
   107ec:	10803417 	ldw	r2,208(r2)
   107f0:	e13ffe17 	ldw	r4,-8(fp)
   107f4:	01400b04 	movi	r5,44
   107f8:	103ee83a 	callr	r2
   107fc:	10c03fcc 	andi	r3,r2,255
   10800:	e0bffe17 	ldw	r2,-8(fp)
   10804:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   10808:	e0bffe17 	ldw	r2,-8(fp)
   1080c:	10800c17 	ldw	r2,48(r2)
   10810:	10800250 	cmplti	r2,r2,9
   10814:	1000031e 	bne	r2,zero,10824 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
   10818:	00bffd04 	movi	r2,-12
   1081c:	e0bffa15 	stw	r2,-24(fp)
   10820:	00005e06 	br	1099c <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   10824:	e03ffd15 	stw	zero,-12(fp)
   10828:	00005306 	br	10978 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   1082c:	e43ffd17 	ldw	r16,-12(fp)
   10830:	e0bffd17 	ldw	r2,-12(fp)
   10834:	1085883a 	add	r2,r2,r2
   10838:	1085883a 	add	r2,r2,r2
   1083c:	11400b44 	addi	r5,r2,45
   10840:	e13ffe17 	ldw	r4,-8(fp)
   10844:	00105ec0 	call	105ec <alt_read_16bit_query_entry>
   10848:	113fffcc 	andi	r4,r2,65535
   1084c:	e0fffe17 	ldw	r3,-8(fp)
   10850:	8004913a 	slli	r2,r16,4
   10854:	10c5883a 	add	r2,r2,r3
   10858:	10800f04 	addi	r2,r2,60
   1085c:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   10860:	e17ffd17 	ldw	r5,-12(fp)
   10864:	e0bffd17 	ldw	r2,-12(fp)
   10868:	e0fffe17 	ldw	r3,-8(fp)
   1086c:	1004913a 	slli	r2,r2,4
   10870:	10c5883a 	add	r2,r2,r3
   10874:	10800f04 	addi	r2,r2,60
   10878:	10800017 	ldw	r2,0(r2)
   1087c:	11000044 	addi	r4,r2,1
   10880:	e0fffe17 	ldw	r3,-8(fp)
   10884:	2804913a 	slli	r2,r5,4
   10888:	10c5883a 	add	r2,r2,r3
   1088c:	10800f04 	addi	r2,r2,60
   10890:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   10894:	e43ffd17 	ldw	r16,-12(fp)
   10898:	e0bffd17 	ldw	r2,-12(fp)
   1089c:	1085883a 	add	r2,r2,r2
   108a0:	1085883a 	add	r2,r2,r2
   108a4:	11400bc4 	addi	r5,r2,47
   108a8:	e13ffe17 	ldw	r4,-8(fp)
   108ac:	00105ec0 	call	105ec <alt_read_16bit_query_entry>
   108b0:	113fffcc 	andi	r4,r2,65535
   108b4:	e0fffe17 	ldw	r3,-8(fp)
   108b8:	8004913a 	slli	r2,r16,4
   108bc:	10c5883a 	add	r2,r2,r3
   108c0:	10801004 	addi	r2,r2,64
   108c4:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   108c8:	e17ffd17 	ldw	r5,-12(fp)
   108cc:	e0bffd17 	ldw	r2,-12(fp)
   108d0:	e0fffe17 	ldw	r3,-8(fp)
   108d4:	1004913a 	slli	r2,r2,4
   108d8:	10c5883a 	add	r2,r2,r3
   108dc:	10801004 	addi	r2,r2,64
   108e0:	10800017 	ldw	r2,0(r2)
   108e4:	1008923a 	slli	r4,r2,8
   108e8:	e0fffe17 	ldw	r3,-8(fp)
   108ec:	2804913a 	slli	r2,r5,4
   108f0:	10c5883a 	add	r2,r2,r3
   108f4:	10801004 	addi	r2,r2,64
   108f8:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
   108fc:	e17ffd17 	ldw	r5,-12(fp)
   10900:	e0bffd17 	ldw	r2,-12(fp)
   10904:	e0fffe17 	ldw	r3,-8(fp)
   10908:	1004913a 	slli	r2,r2,4
   1090c:	10c5883a 	add	r2,r2,r3
   10910:	10800f04 	addi	r2,r2,60
   10914:	11000017 	ldw	r4,0(r2)
   10918:	e0bffd17 	ldw	r2,-12(fp)
   1091c:	e0fffe17 	ldw	r3,-8(fp)
   10920:	1004913a 	slli	r2,r2,4
   10924:	10c5883a 	add	r2,r2,r3
   10928:	10801004 	addi	r2,r2,64
   1092c:	10800017 	ldw	r2,0(r2)
   10930:	2089383a 	mul	r4,r4,r2
   10934:	e0fffe17 	ldw	r3,-8(fp)
   10938:	2804913a 	slli	r2,r5,4
   1093c:	10c5883a 	add	r2,r2,r3
   10940:	10800e04 	addi	r2,r2,56
   10944:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   10948:	e0bffd17 	ldw	r2,-12(fp)
   1094c:	e0fffe17 	ldw	r3,-8(fp)
   10950:	1004913a 	slli	r2,r2,4
   10954:	10c5883a 	add	r2,r2,r3
   10958:	10800e04 	addi	r2,r2,56
   1095c:	10c00017 	ldw	r3,0(r2)
   10960:	e0bff917 	ldw	r2,-28(fp)
   10964:	10c5883a 	add	r2,r2,r3
   10968:	e0bff915 	stw	r2,-28(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   1096c:	e0bffd17 	ldw	r2,-12(fp)
   10970:	10800044 	addi	r2,r2,1
   10974:	e0bffd15 	stw	r2,-12(fp)
   10978:	e0bffe17 	ldw	r2,-8(fp)
   1097c:	10c00c17 	ldw	r3,48(r2)
   10980:	e0bffd17 	ldw	r2,-12(fp)
   10984:	10ffa916 	blt	r2,r3,1082c <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   10988:	e0fff917 	ldw	r3,-28(fp)
   1098c:	e0bffb17 	ldw	r2,-20(fp)
   10990:	18800226 	beq	r3,r2,1099c <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
   10994:	00bffb44 	movi	r2,-19
   10998:	e0bffa15 	stw	r2,-24(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   1099c:	e0bffe17 	ldw	r2,-8(fp)
   109a0:	10c03417 	ldw	r3,208(r2)
   109a4:	e0bffe17 	ldw	r2,-8(fp)
   109a8:	10803217 	ldw	r2,200(r2)
   109ac:	114003c4 	addi	r5,r2,15
   109b0:	e13ffe17 	ldw	r4,-8(fp)
   109b4:	183ee83a 	callr	r3
   109b8:	e0bff405 	stb	r2,-48(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   109bc:	e0bffe17 	ldw	r2,-8(fp)
   109c0:	10802d17 	ldw	r2,180(r2)
   109c4:	10800098 	cmpnei	r2,r2,2
   109c8:	1000601e 	bne	r2,zero,10b4c <alt_read_cfi_table+0x4e4>
   109cc:	e0bff403 	ldbu	r2,-48(fp)
   109d0:	108000d8 	cmpnei	r2,r2,3
   109d4:	10005d1e 	bne	r2,zero,10b4c <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   109d8:	e0bffe17 	ldw	r2,-8(fp)
   109dc:	10800c17 	ldw	r2,48(r2)
   109e0:	10bfffc4 	addi	r2,r2,-1
   109e4:	e0bffd15 	stw	r2,-12(fp)
   109e8:	e03ffc15 	stw	zero,-16(fp)
          j<=i;i--,j++)
   109ec:	00005406 	br	10b40 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
   109f0:	e0bffd17 	ldw	r2,-12(fp)
   109f4:	e0fffe17 	ldw	r3,-8(fp)
   109f8:	1004913a 	slli	r2,r2,4
   109fc:	10c5883a 	add	r2,r2,r3
   10a00:	10800e04 	addi	r2,r2,56
   10a04:	10800017 	ldw	r2,0(r2)
   10a08:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].region_size =  
   10a0c:	e17ffd17 	ldw	r5,-12(fp)
   10a10:	e0bffc17 	ldw	r2,-16(fp)
   10a14:	e0fffe17 	ldw	r3,-8(fp)
   10a18:	1004913a 	slli	r2,r2,4
   10a1c:	10c5883a 	add	r2,r2,r3
   10a20:	10800e04 	addi	r2,r2,56
   10a24:	11000017 	ldw	r4,0(r2)
   10a28:	e0fffe17 	ldw	r3,-8(fp)
   10a2c:	2804913a 	slli	r2,r5,4
   10a30:	10c5883a 	add	r2,r2,r3
   10a34:	10800e04 	addi	r2,r2,56
   10a38:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   10a3c:	e0bffc17 	ldw	r2,-16(fp)
   10a40:	e0fffe17 	ldw	r3,-8(fp)
   10a44:	1004913a 	slli	r2,r2,4
   10a48:	10c5883a 	add	r2,r2,r3
   10a4c:	10c00e04 	addi	r3,r2,56
   10a50:	e0bff817 	ldw	r2,-32(fp)
   10a54:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
   10a58:	e0bffd17 	ldw	r2,-12(fp)
   10a5c:	e0fffe17 	ldw	r3,-8(fp)
   10a60:	1004913a 	slli	r2,r2,4
   10a64:	10c5883a 	add	r2,r2,r3
   10a68:	10801004 	addi	r2,r2,64
   10a6c:	10800017 	ldw	r2,0(r2)
   10a70:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].block_size =  
   10a74:	e17ffd17 	ldw	r5,-12(fp)
   10a78:	e0bffc17 	ldw	r2,-16(fp)
   10a7c:	e0fffe17 	ldw	r3,-8(fp)
   10a80:	1004913a 	slli	r2,r2,4
   10a84:	10c5883a 	add	r2,r2,r3
   10a88:	10801004 	addi	r2,r2,64
   10a8c:	11000017 	ldw	r4,0(r2)
   10a90:	e0fffe17 	ldw	r3,-8(fp)
   10a94:	2804913a 	slli	r2,r5,4
   10a98:	10c5883a 	add	r2,r2,r3
   10a9c:	10801004 	addi	r2,r2,64
   10aa0:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   10aa4:	e0bffc17 	ldw	r2,-16(fp)
   10aa8:	e0fffe17 	ldw	r3,-8(fp)
   10aac:	1004913a 	slli	r2,r2,4
   10ab0:	10c5883a 	add	r2,r2,r3
   10ab4:	10c01004 	addi	r3,r2,64
   10ab8:	e0bff817 	ldw	r2,-32(fp)
   10abc:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   10ac0:	e0bffd17 	ldw	r2,-12(fp)
   10ac4:	e0fffe17 	ldw	r3,-8(fp)
   10ac8:	1004913a 	slli	r2,r2,4
   10acc:	10c5883a 	add	r2,r2,r3
   10ad0:	10800f04 	addi	r2,r2,60
   10ad4:	10800017 	ldw	r2,0(r2)
   10ad8:	e0bff815 	stw	r2,-32(fp)
        flash->dev.region_info[i].number_of_blocks =  
   10adc:	e17ffd17 	ldw	r5,-12(fp)
   10ae0:	e0bffc17 	ldw	r2,-16(fp)
   10ae4:	e0fffe17 	ldw	r3,-8(fp)
   10ae8:	1004913a 	slli	r2,r2,4
   10aec:	10c5883a 	add	r2,r2,r3
   10af0:	10800f04 	addi	r2,r2,60
   10af4:	11000017 	ldw	r4,0(r2)
   10af8:	e0fffe17 	ldw	r3,-8(fp)
   10afc:	2804913a 	slli	r2,r5,4
   10b00:	10c5883a 	add	r2,r2,r3
   10b04:	10800f04 	addi	r2,r2,60
   10b08:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   10b0c:	e0bffc17 	ldw	r2,-16(fp)
   10b10:	e0fffe17 	ldw	r3,-8(fp)
   10b14:	1004913a 	slli	r2,r2,4
   10b18:	10c5883a 	add	r2,r2,r3
   10b1c:	10c00f04 	addi	r3,r2,60
   10b20:	e0bff817 	ldw	r2,-32(fp)
   10b24:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   10b28:	e0bffd17 	ldw	r2,-12(fp)
   10b2c:	10bfffc4 	addi	r2,r2,-1
   10b30:	e0bffd15 	stw	r2,-12(fp)
   10b34:	e0bffc17 	ldw	r2,-16(fp)
   10b38:	10800044 	addi	r2,r2,1
   10b3c:	e0bffc15 	stw	r2,-16(fp)
   10b40:	e0fffc17 	ldw	r3,-16(fp)
   10b44:	e0bffd17 	ldw	r2,-12(fp)
   10b48:	10ffa90e 	bge	r2,r3,109f0 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10b4c:	e03ffd15 	stw	zero,-12(fp)
   10b50:	00001306 	br	10ba0 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
   10b54:	e0bffd17 	ldw	r2,-12(fp)
   10b58:	e0fffe17 	ldw	r3,-8(fp)
   10b5c:	1004913a 	slli	r2,r2,4
   10b60:	10c5883a 	add	r2,r2,r3
   10b64:	10c00d04 	addi	r3,r2,52
   10b68:	e0bff517 	ldw	r2,-44(fp)
   10b6c:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
   10b70:	e0bffd17 	ldw	r2,-12(fp)
   10b74:	e0fffe17 	ldw	r3,-8(fp)
   10b78:	1004913a 	slli	r2,r2,4
   10b7c:	10c5883a 	add	r2,r2,r3
   10b80:	10800e04 	addi	r2,r2,56
   10b84:	10c00017 	ldw	r3,0(r2)
   10b88:	e0bff517 	ldw	r2,-44(fp)
   10b8c:	10c5883a 	add	r2,r2,r3
   10b90:	e0bff515 	stw	r2,-44(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   10b94:	e0bffd17 	ldw	r2,-12(fp)
   10b98:	10800044 	addi	r2,r2,1
   10b9c:	e0bffd15 	stw	r2,-12(fp)
   10ba0:	e0bffe17 	ldw	r2,-8(fp)
   10ba4:	10c00c17 	ldw	r3,48(r2)
   10ba8:	e0bffd17 	ldw	r2,-12(fp)
   10bac:	10ffe916 	blt	r2,r3,10b54 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   10bb0:	e0bffe17 	ldw	r2,-8(fp)
   10bb4:	10802d17 	ldw	r2,180(r2)
   10bb8:	e0bfff15 	stw	r2,-4(fp)
   10bbc:	e0ffff17 	ldw	r3,-4(fp)
   10bc0:	188000a0 	cmpeqi	r2,r3,2
   10bc4:	1000071e 	bne	r2,zero,10be4 <alt_read_cfi_table+0x57c>
   10bc8:	e0ffff17 	ldw	r3,-4(fp)
   10bcc:	188000e0 	cmpeqi	r2,r3,3
   10bd0:	10000c1e 	bne	r2,zero,10c04 <alt_read_cfi_table+0x59c>
   10bd4:	e0ffff17 	ldw	r3,-4(fp)
   10bd8:	18800060 	cmpeqi	r2,r3,1
   10bdc:	1000091e 	bne	r2,zero,10c04 <alt_read_cfi_table+0x59c>
   10be0:	00001006 	br	10c24 <alt_read_cfi_table+0x5bc>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10be4:	e0bffe17 	ldw	r2,-8(fp)
   10be8:	10c03317 	ldw	r3,204(r2)
   10bec:	e0bffe17 	ldw	r2,-8(fp)
   10bf0:	11000a17 	ldw	r4,40(r2)
   10bf4:	01401544 	movi	r5,85
   10bf8:	01803c04 	movi	r6,240
   10bfc:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   10c00:	00000a06 	br	10c2c <alt_read_cfi_table+0x5c4>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   10c04:	e0bffe17 	ldw	r2,-8(fp)
   10c08:	10c03317 	ldw	r3,204(r2)
   10c0c:	e0bffe17 	ldw	r2,-8(fp)
   10c10:	11000a17 	ldw	r4,40(r2)
   10c14:	01401544 	movi	r5,85
   10c18:	01803fc4 	movi	r6,255
   10c1c:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   10c20:	00000206 	br	10c2c <alt_read_cfi_table+0x5c4>
      }
      default:
      {
        ret_code = -EIO;
   10c24:	00bffec4 	movi	r2,-5
   10c28:	e0bffa15 	stw	r2,-24(fp)
      }
    } 
  }  

  return ret_code;
   10c2c:	e0bffa17 	ldw	r2,-24(fp)
}
   10c30:	e037883a 	mov	sp,fp
   10c34:	dfc00217 	ldw	ra,8(sp)
   10c38:	df000117 	ldw	fp,4(sp)
   10c3c:	dc000017 	ldw	r16,0(sp)
   10c40:	dec00304 	addi	sp,sp,12
   10c44:	f800283a 	ret

00010c48 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   10c48:	defff704 	addi	sp,sp,-36
   10c4c:	dfc00815 	stw	ra,32(sp)
   10c50:	df000715 	stw	fp,28(sp)
   10c54:	df000704 	addi	fp,sp,28
   10c58:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   10c5c:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10c60:	e0bfff17 	ldw	r2,-4(fp)
   10c64:	11000a17 	ldw	r4,40(r2)
   10c68:	01401544 	movi	r5,85
   10c6c:	01802604 	movi	r6,152
   10c70:	00100f40 	call	100f4 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   10c74:	e03ffb15 	stw	zero,-20(fp)
   10c78:	00000f06 	br	10cb8 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   10c7c:	e13ffb17 	ldw	r4,-20(fp)
   10c80:	e0bfff17 	ldw	r2,-4(fp)
   10c84:	10800a17 	ldw	r2,40(r2)
   10c88:	1007883a 	mov	r3,r2
   10c8c:	e0bffb17 	ldw	r2,-20(fp)
   10c90:	1885883a 	add	r2,r3,r2
   10c94:	10800404 	addi	r2,r2,16
   10c98:	10800023 	ldbuio	r2,0(r2)
   10c9c:	1007883a 	mov	r3,r2
   10ca0:	e0bffc04 	addi	r2,fp,-16
   10ca4:	1105883a 	add	r2,r2,r4
   10ca8:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   10cac:	e0bffb17 	ldw	r2,-20(fp)
   10cb0:	10800044 	addi	r2,r2,1
   10cb4:	e0bffb15 	stw	r2,-20(fp)
   10cb8:	e0bffb17 	ldw	r2,-20(fp)
   10cbc:	108000d0 	cmplti	r2,r2,3
   10cc0:	103fee1e 	bne	r2,zero,10c7c <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10cc4:	e0bffc03 	ldbu	r2,-16(fp)
   10cc8:	10803fcc 	andi	r2,r2,255
   10ccc:	10801458 	cmpnei	r2,r2,81
   10cd0:	10001d1e 	bne	r2,zero,10d48 <alt_read_cfi_width+0x100>
   10cd4:	e0bffc43 	ldbu	r2,-15(fp)
   10cd8:	10803fcc 	andi	r2,r2,255
   10cdc:	10801498 	cmpnei	r2,r2,82
   10ce0:	1000191e 	bne	r2,zero,10d48 <alt_read_cfi_width+0x100>
   10ce4:	e0bffc83 	ldbu	r2,-14(fp)
   10ce8:	10803fcc 	andi	r2,r2,255
   10cec:	10801658 	cmpnei	r2,r2,89
   10cf0:	1000151e 	bne	r2,zero,10d48 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   10cf4:	e0ffff17 	ldw	r3,-4(fp)
   10cf8:	00800044 	movi	r2,1
   10cfc:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
   10d00:	e0ffff17 	ldw	r3,-4(fp)
   10d04:	00800044 	movi	r2,1
   10d08:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   10d0c:	e0bfff17 	ldw	r2,-4(fp)
   10d10:	10800a17 	ldw	r2,40(r2)
   10d14:	10800a04 	addi	r2,r2,40
   10d18:	1080002b 	ldhuio	r2,0(r2)
   10d1c:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
   10d20:	e0bffa0b 	ldhu	r2,-24(fp)
   10d24:	10800044 	addi	r2,r2,1
   10d28:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
   10d2c:	e0bffa0b 	ldhu	r2,-24(fp)
   10d30:	1080004c 	andi	r2,r2,1
   10d34:	1004c03a 	cmpne	r2,r2,zero
   10d38:	1001a81e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
   10d3c:	00bffb44 	movi	r2,-19
   10d40:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   10d44:	0001a506 	br	113dc <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10d48:	e0bfff17 	ldw	r2,-4(fp)
   10d4c:	11000a17 	ldw	r4,40(r2)
   10d50:	01401544 	movi	r5,85
   10d54:	01802604 	movi	r6,152
   10d58:	00101300 	call	10130 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   10d5c:	e03ffb15 	stw	zero,-20(fp)
   10d60:	00000f06 	br	10da0 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10d64:	e13ffb17 	ldw	r4,-20(fp)
   10d68:	e0bfff17 	ldw	r2,-4(fp)
   10d6c:	10800a17 	ldw	r2,40(r2)
   10d70:	1007883a 	mov	r3,r2
   10d74:	e0bffb17 	ldw	r2,-20(fp)
   10d78:	1885883a 	add	r2,r3,r2
   10d7c:	10800804 	addi	r2,r2,32
   10d80:	10800023 	ldbuio	r2,0(r2)
   10d84:	1007883a 	mov	r3,r2
   10d88:	e0bffc04 	addi	r2,fp,-16
   10d8c:	1105883a 	add	r2,r2,r4
   10d90:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   10d94:	e0bffb17 	ldw	r2,-20(fp)
   10d98:	10800044 	addi	r2,r2,1
   10d9c:	e0bffb15 	stw	r2,-20(fp)
   10da0:	e0bffb17 	ldw	r2,-20(fp)
   10da4:	10800190 	cmplti	r2,r2,6
   10da8:	103fee1e 	bne	r2,zero,10d64 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10dac:	e0bffc03 	ldbu	r2,-16(fp)
   10db0:	10803fcc 	andi	r2,r2,255
   10db4:	10801458 	cmpnei	r2,r2,81
   10db8:	1000291e 	bne	r2,zero,10e60 <alt_read_cfi_width+0x218>
   10dbc:	e0bffc43 	ldbu	r2,-15(fp)
   10dc0:	10803fcc 	andi	r2,r2,255
   10dc4:	10801458 	cmpnei	r2,r2,81
   10dc8:	1000251e 	bne	r2,zero,10e60 <alt_read_cfi_width+0x218>
   10dcc:	e0bffc83 	ldbu	r2,-14(fp)
   10dd0:	10803fcc 	andi	r2,r2,255
   10dd4:	10801498 	cmpnei	r2,r2,82
   10dd8:	1000211e 	bne	r2,zero,10e60 <alt_read_cfi_width+0x218>
   10ddc:	e0bffcc3 	ldbu	r2,-13(fp)
   10de0:	10803fcc 	andi	r2,r2,255
   10de4:	10801498 	cmpnei	r2,r2,82
   10de8:	10001d1e 	bne	r2,zero,10e60 <alt_read_cfi_width+0x218>
   10dec:	e0bffd03 	ldbu	r2,-12(fp)
   10df0:	10803fcc 	andi	r2,r2,255
   10df4:	10801658 	cmpnei	r2,r2,89
   10df8:	1000191e 	bne	r2,zero,10e60 <alt_read_cfi_width+0x218>
   10dfc:	e0bffd43 	ldbu	r2,-11(fp)
   10e00:	10803fcc 	andi	r2,r2,255
   10e04:	10801658 	cmpnei	r2,r2,89
   10e08:	1000151e 	bne	r2,zero,10e60 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   10e0c:	e0ffff17 	ldw	r3,-4(fp)
   10e10:	00800044 	movi	r2,1
   10e14:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
   10e18:	e0ffff17 	ldw	r3,-4(fp)
   10e1c:	00800084 	movi	r2,2
   10e20:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10e24:	e0bfff17 	ldw	r2,-4(fp)
   10e28:	10800a17 	ldw	r2,40(r2)
   10e2c:	10801404 	addi	r2,r2,80
   10e30:	1080002b 	ldhuio	r2,0(r2)
   10e34:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
   10e38:	e0bffa0b 	ldhu	r2,-24(fp)
   10e3c:	10800044 	addi	r2,r2,1
   10e40:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
   10e44:	e0bffa0b 	ldhu	r2,-24(fp)
   10e48:	1080004c 	andi	r2,r2,1
   10e4c:	1004c03a 	cmpne	r2,r2,zero
   10e50:	1001621e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
   10e54:	00bffb44 	movi	r2,-19
   10e58:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   10e5c:	00015f06 	br	113dc <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10e60:	e0bfff17 	ldw	r2,-4(fp)
   10e64:	11000a17 	ldw	r4,40(r2)
   10e68:	01401544 	movi	r5,85
   10e6c:	01802604 	movi	r6,152
   10e70:	00101f40 	call	101f4 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   10e74:	e03ffb15 	stw	zero,-20(fp)
   10e78:	00000f06 	br	10eb8 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   10e7c:	e13ffb17 	ldw	r4,-20(fp)
   10e80:	e0bfff17 	ldw	r2,-4(fp)
   10e84:	10800a17 	ldw	r2,40(r2)
   10e88:	1007883a 	mov	r3,r2
   10e8c:	e0bffb17 	ldw	r2,-20(fp)
   10e90:	1885883a 	add	r2,r3,r2
   10e94:	10800804 	addi	r2,r2,32
   10e98:	10800023 	ldbuio	r2,0(r2)
   10e9c:	1007883a 	mov	r3,r2
   10ea0:	e0bffc04 	addi	r2,fp,-16
   10ea4:	1105883a 	add	r2,r2,r4
   10ea8:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   10eac:	e0bffb17 	ldw	r2,-20(fp)
   10eb0:	10800044 	addi	r2,r2,1
   10eb4:	e0bffb15 	stw	r2,-20(fp)
   10eb8:	e0bffb17 	ldw	r2,-20(fp)
   10ebc:	10800190 	cmplti	r2,r2,6
   10ec0:	103fee1e 	bne	r2,zero,10e7c <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10ec4:	e0bffc03 	ldbu	r2,-16(fp)
   10ec8:	10803fcc 	andi	r2,r2,255
   10ecc:	10801458 	cmpnei	r2,r2,81
   10ed0:	1000291e 	bne	r2,zero,10f78 <alt_read_cfi_width+0x330>
   10ed4:	e0bffc43 	ldbu	r2,-15(fp)
   10ed8:	10803fcc 	andi	r2,r2,255
   10edc:	1004c03a 	cmpne	r2,r2,zero
   10ee0:	1000251e 	bne	r2,zero,10f78 <alt_read_cfi_width+0x330>
   10ee4:	e0bffc83 	ldbu	r2,-14(fp)
   10ee8:	10803fcc 	andi	r2,r2,255
   10eec:	10801498 	cmpnei	r2,r2,82
   10ef0:	1000211e 	bne	r2,zero,10f78 <alt_read_cfi_width+0x330>
   10ef4:	e0bffcc3 	ldbu	r2,-13(fp)
   10ef8:	10803fcc 	andi	r2,r2,255
   10efc:	1004c03a 	cmpne	r2,r2,zero
   10f00:	10001d1e 	bne	r2,zero,10f78 <alt_read_cfi_width+0x330>
   10f04:	e0bffd03 	ldbu	r2,-12(fp)
   10f08:	10803fcc 	andi	r2,r2,255
   10f0c:	10801658 	cmpnei	r2,r2,89
   10f10:	1000191e 	bne	r2,zero,10f78 <alt_read_cfi_width+0x330>
   10f14:	e0bffd43 	ldbu	r2,-11(fp)
   10f18:	10803fcc 	andi	r2,r2,255
   10f1c:	1004c03a 	cmpne	r2,r2,zero
   10f20:	1000151e 	bne	r2,zero,10f78 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   10f24:	e0ffff17 	ldw	r3,-4(fp)
   10f28:	00800084 	movi	r2,2
   10f2c:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
   10f30:	e0ffff17 	ldw	r3,-4(fp)
   10f34:	00800084 	movi	r2,2
   10f38:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   10f3c:	e0bfff17 	ldw	r2,-4(fp)
   10f40:	10800a17 	ldw	r2,40(r2)
   10f44:	10801404 	addi	r2,r2,80
   10f48:	1080002b 	ldhuio	r2,0(r2)
   10f4c:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
   10f50:	e0bffa0b 	ldhu	r2,-24(fp)
   10f54:	10800044 	addi	r2,r2,1
   10f58:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
   10f5c:	e0bffa0b 	ldhu	r2,-24(fp)
   10f60:	1080008c 	andi	r2,r2,2
   10f64:	1004c03a 	cmpne	r2,r2,zero
   10f68:	10011c1e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
   10f6c:	00bffb44 	movi	r2,-19
   10f70:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   10f74:	00011906 	br	113dc <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   10f78:	e0bfff17 	ldw	r2,-4(fp)
   10f7c:	11000a17 	ldw	r4,40(r2)
   10f80:	01401544 	movi	r5,85
   10f84:	01802604 	movi	r6,152
   10f88:	00102800 	call	10280 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   10f8c:	e03ffb15 	stw	zero,-20(fp)
   10f90:	00000f06 	br	10fd0 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   10f94:	e13ffb17 	ldw	r4,-20(fp)
   10f98:	e0bfff17 	ldw	r2,-4(fp)
   10f9c:	10800a17 	ldw	r2,40(r2)
   10fa0:	1007883a 	mov	r3,r2
   10fa4:	e0bffb17 	ldw	r2,-20(fp)
   10fa8:	1885883a 	add	r2,r3,r2
   10fac:	10801004 	addi	r2,r2,64
   10fb0:	10800023 	ldbuio	r2,0(r2)
   10fb4:	1007883a 	mov	r3,r2
   10fb8:	e0bffc04 	addi	r2,fp,-16
   10fbc:	1105883a 	add	r2,r2,r4
   10fc0:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   10fc4:	e0bffb17 	ldw	r2,-20(fp)
   10fc8:	10800044 	addi	r2,r2,1
   10fcc:	e0bffb15 	stw	r2,-20(fp)
   10fd0:	e0bffb17 	ldw	r2,-20(fp)
   10fd4:	10800310 	cmplti	r2,r2,12
   10fd8:	103fee1e 	bne	r2,zero,10f94 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   10fdc:	e0bffc03 	ldbu	r2,-16(fp)
   10fe0:	10803fcc 	andi	r2,r2,255
   10fe4:	10801458 	cmpnei	r2,r2,81
   10fe8:	1000411e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   10fec:	e0bffc43 	ldbu	r2,-15(fp)
   10ff0:	10803fcc 	andi	r2,r2,255
   10ff4:	1004c03a 	cmpne	r2,r2,zero
   10ff8:	10003d1e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   10ffc:	e0bffc83 	ldbu	r2,-14(fp)
   11000:	10803fcc 	andi	r2,r2,255
   11004:	1004c03a 	cmpne	r2,r2,zero
   11008:	1000391e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1100c:	e0bffcc3 	ldbu	r2,-13(fp)
   11010:	10803fcc 	andi	r2,r2,255
   11014:	1004c03a 	cmpne	r2,r2,zero
   11018:	1000351e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1101c:	e0bffd03 	ldbu	r2,-12(fp)
   11020:	10803fcc 	andi	r2,r2,255
   11024:	10801498 	cmpnei	r2,r2,82
   11028:	1000311e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1102c:	e0bffd43 	ldbu	r2,-11(fp)
   11030:	10803fcc 	andi	r2,r2,255
   11034:	1004c03a 	cmpne	r2,r2,zero
   11038:	10002d1e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1103c:	e0bffd83 	ldbu	r2,-10(fp)
   11040:	10803fcc 	andi	r2,r2,255
   11044:	1004c03a 	cmpne	r2,r2,zero
   11048:	1000291e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1104c:	e0bffdc3 	ldbu	r2,-9(fp)
   11050:	10803fcc 	andi	r2,r2,255
   11054:	1004c03a 	cmpne	r2,r2,zero
   11058:	1000251e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1105c:	e0bffe03 	ldbu	r2,-8(fp)
   11060:	10803fcc 	andi	r2,r2,255
   11064:	10801658 	cmpnei	r2,r2,89
   11068:	1000211e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1106c:	e0bffe43 	ldbu	r2,-7(fp)
   11070:	10803fcc 	andi	r2,r2,255
   11074:	1004c03a 	cmpne	r2,r2,zero
   11078:	10001d1e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1107c:	e0bffe83 	ldbu	r2,-6(fp)
   11080:	10803fcc 	andi	r2,r2,255
   11084:	1004c03a 	cmpne	r2,r2,zero
   11088:	1000191e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
   1108c:	e0bffec3 	ldbu	r2,-5(fp)
   11090:	10803fcc 	andi	r2,r2,255
   11094:	1004c03a 	cmpne	r2,r2,zero
   11098:	1000151e 	bne	r2,zero,110f0 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   1109c:	e0ffff17 	ldw	r3,-4(fp)
   110a0:	00800104 	movi	r2,4
   110a4:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
   110a8:	e0ffff17 	ldw	r3,-4(fp)
   110ac:	00800104 	movi	r2,4
   110b0:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   110b4:	e0bfff17 	ldw	r2,-4(fp)
   110b8:	10800a17 	ldw	r2,40(r2)
   110bc:	10802804 	addi	r2,r2,160
   110c0:	10800037 	ldwio	r2,0(r2)
   110c4:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
   110c8:	e0bffa0b 	ldhu	r2,-24(fp)
   110cc:	10800044 	addi	r2,r2,1
   110d0:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
   110d4:	e0bffa0b 	ldhu	r2,-24(fp)
   110d8:	1080010c 	andi	r2,r2,4
   110dc:	1004c03a 	cmpne	r2,r2,zero
   110e0:	1000be1e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
   110e4:	00bffb44 	movi	r2,-19
   110e8:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   110ec:	0000bb06 	br	113dc <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   110f0:	e0bfff17 	ldw	r2,-4(fp)
   110f4:	11000a17 	ldw	r4,40(r2)
   110f8:	01401544 	movi	r5,85
   110fc:	01802604 	movi	r6,152
   11100:	00102380 	call	10238 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   11104:	e03ffb15 	stw	zero,-20(fp)
   11108:	00000f06 	br	11148 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   1110c:	e13ffb17 	ldw	r4,-20(fp)
   11110:	e0bfff17 	ldw	r2,-4(fp)
   11114:	10800a17 	ldw	r2,40(r2)
   11118:	1007883a 	mov	r3,r2
   1111c:	e0bffb17 	ldw	r2,-20(fp)
   11120:	1885883a 	add	r2,r3,r2
   11124:	10801004 	addi	r2,r2,64
   11128:	10800023 	ldbuio	r2,0(r2)
   1112c:	1007883a 	mov	r3,r2
   11130:	e0bffc04 	addi	r2,fp,-16
   11134:	1105883a 	add	r2,r2,r4
   11138:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   1113c:	e0bffb17 	ldw	r2,-20(fp)
   11140:	10800044 	addi	r2,r2,1
   11144:	e0bffb15 	stw	r2,-20(fp)
   11148:	e0bffb17 	ldw	r2,-20(fp)
   1114c:	10800310 	cmplti	r2,r2,12
   11150:	103fee1e 	bne	r2,zero,1110c <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   11154:	e0bffc03 	ldbu	r2,-16(fp)
   11158:	10803fcc 	andi	r2,r2,255
   1115c:	10801458 	cmpnei	r2,r2,81
   11160:	1000411e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   11164:	e0bffc43 	ldbu	r2,-15(fp)
   11168:	10803fcc 	andi	r2,r2,255
   1116c:	1004c03a 	cmpne	r2,r2,zero
   11170:	10003d1e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   11174:	e0bffc83 	ldbu	r2,-14(fp)
   11178:	10803fcc 	andi	r2,r2,255
   1117c:	10801458 	cmpnei	r2,r2,81
   11180:	1000391e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   11184:	e0bffcc3 	ldbu	r2,-13(fp)
   11188:	10803fcc 	andi	r2,r2,255
   1118c:	1004c03a 	cmpne	r2,r2,zero
   11190:	1000351e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   11194:	e0bffd03 	ldbu	r2,-12(fp)
   11198:	10803fcc 	andi	r2,r2,255
   1119c:	10801498 	cmpnei	r2,r2,82
   111a0:	1000311e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   111a4:	e0bffd43 	ldbu	r2,-11(fp)
   111a8:	10803fcc 	andi	r2,r2,255
   111ac:	1004c03a 	cmpne	r2,r2,zero
   111b0:	10002d1e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   111b4:	e0bffd83 	ldbu	r2,-10(fp)
   111b8:	10803fcc 	andi	r2,r2,255
   111bc:	10801498 	cmpnei	r2,r2,82
   111c0:	1000291e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   111c4:	e0bffdc3 	ldbu	r2,-9(fp)
   111c8:	10803fcc 	andi	r2,r2,255
   111cc:	1004c03a 	cmpne	r2,r2,zero
   111d0:	1000251e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   111d4:	e0bffe03 	ldbu	r2,-8(fp)
   111d8:	10803fcc 	andi	r2,r2,255
   111dc:	10801658 	cmpnei	r2,r2,89
   111e0:	1000211e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   111e4:	e0bffe43 	ldbu	r2,-7(fp)
   111e8:	10803fcc 	andi	r2,r2,255
   111ec:	1004c03a 	cmpne	r2,r2,zero
   111f0:	10001d1e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   111f4:	e0bffe83 	ldbu	r2,-6(fp)
   111f8:	10803fcc 	andi	r2,r2,255
   111fc:	10801658 	cmpnei	r2,r2,89
   11200:	1000191e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
   11204:	e0bffec3 	ldbu	r2,-5(fp)
   11208:	10803fcc 	andi	r2,r2,255
   1120c:	1004c03a 	cmpne	r2,r2,zero
   11210:	1000151e 	bne	r2,zero,11268 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   11214:	e0ffff17 	ldw	r3,-4(fp)
   11218:	00800084 	movi	r2,2
   1121c:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
   11220:	e0ffff17 	ldw	r3,-4(fp)
   11224:	00800104 	movi	r2,4
   11228:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1122c:	e0bfff17 	ldw	r2,-4(fp)
   11230:	10800a17 	ldw	r2,40(r2)
   11234:	10802804 	addi	r2,r2,160
   11238:	10800037 	ldwio	r2,0(r2)
   1123c:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
   11240:	e0bffa0b 	ldhu	r2,-24(fp)
   11244:	10800044 	addi	r2,r2,1
   11248:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
   1124c:	e0bffa0b 	ldhu	r2,-24(fp)
   11250:	1080010c 	andi	r2,r2,4
   11254:	1004c03a 	cmpne	r2,r2,zero
   11258:	1000601e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
   1125c:	00bffb44 	movi	r2,-19
   11260:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   11264:	00005d06 	br	113dc <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   11268:	e0bfff17 	ldw	r2,-4(fp)
   1126c:	11000a17 	ldw	r4,40(r2)
   11270:	01401544 	movi	r5,85
   11274:	01802604 	movi	r6,152
   11278:	00101ac0 	call	101ac <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   1127c:	e03ffb15 	stw	zero,-20(fp)
   11280:	00000f06 	br	112c0 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   11284:	e13ffb17 	ldw	r4,-20(fp)
   11288:	e0bfff17 	ldw	r2,-4(fp)
   1128c:	10800a17 	ldw	r2,40(r2)
   11290:	1007883a 	mov	r3,r2
   11294:	e0bffb17 	ldw	r2,-20(fp)
   11298:	1885883a 	add	r2,r3,r2
   1129c:	10801004 	addi	r2,r2,64
   112a0:	10800023 	ldbuio	r2,0(r2)
   112a4:	1007883a 	mov	r3,r2
   112a8:	e0bffc04 	addi	r2,fp,-16
   112ac:	1105883a 	add	r2,r2,r4
   112b0:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   112b4:	e0bffb17 	ldw	r2,-20(fp)
   112b8:	10800044 	addi	r2,r2,1
   112bc:	e0bffb15 	stw	r2,-20(fp)
   112c0:	e0bffb17 	ldw	r2,-20(fp)
   112c4:	10800310 	cmplti	r2,r2,12
   112c8:	103fee1e 	bne	r2,zero,11284 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   112cc:	e0bffc03 	ldbu	r2,-16(fp)
   112d0:	10803fcc 	andi	r2,r2,255
   112d4:	10801458 	cmpnei	r2,r2,81
   112d8:	1000401e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   112dc:	e0bffc43 	ldbu	r2,-15(fp)
   112e0:	10803fcc 	andi	r2,r2,255
   112e4:	10801458 	cmpnei	r2,r2,81
   112e8:	10003c1e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   112ec:	e0bffc83 	ldbu	r2,-14(fp)
   112f0:	10803fcc 	andi	r2,r2,255
   112f4:	10801458 	cmpnei	r2,r2,81
   112f8:	1000381e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   112fc:	e0bffcc3 	ldbu	r2,-13(fp)
   11300:	10803fcc 	andi	r2,r2,255
   11304:	10801458 	cmpnei	r2,r2,81
   11308:	1000341e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1130c:	e0bffd03 	ldbu	r2,-12(fp)
   11310:	10803fcc 	andi	r2,r2,255
   11314:	10801498 	cmpnei	r2,r2,82
   11318:	1000301e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1131c:	e0bffd43 	ldbu	r2,-11(fp)
   11320:	10803fcc 	andi	r2,r2,255
   11324:	10801498 	cmpnei	r2,r2,82
   11328:	10002c1e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1132c:	e0bffd83 	ldbu	r2,-10(fp)
   11330:	10803fcc 	andi	r2,r2,255
   11334:	10801498 	cmpnei	r2,r2,82
   11338:	1000281e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1133c:	e0bffdc3 	ldbu	r2,-9(fp)
   11340:	10803fcc 	andi	r2,r2,255
   11344:	10801498 	cmpnei	r2,r2,82
   11348:	1000241e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1134c:	e0bffe03 	ldbu	r2,-8(fp)
   11350:	10803fcc 	andi	r2,r2,255
   11354:	10801658 	cmpnei	r2,r2,89
   11358:	1000201e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1135c:	e0bffe43 	ldbu	r2,-7(fp)
   11360:	10803fcc 	andi	r2,r2,255
   11364:	10801658 	cmpnei	r2,r2,89
   11368:	10001c1e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1136c:	e0bffe83 	ldbu	r2,-6(fp)
   11370:	10803fcc 	andi	r2,r2,255
   11374:	10801658 	cmpnei	r2,r2,89
   11378:	1000181e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
   1137c:	e0bffec3 	ldbu	r2,-5(fp)
   11380:	10803fcc 	andi	r2,r2,255
   11384:	10801658 	cmpnei	r2,r2,89
   11388:	1000141e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   1138c:	e0ffff17 	ldw	r3,-4(fp)
   11390:	00800044 	movi	r2,1
   11394:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
   11398:	e0ffff17 	ldw	r3,-4(fp)
   1139c:	00800104 	movi	r2,4
   113a0:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   113a4:	e0bfff17 	ldw	r2,-4(fp)
   113a8:	10800a17 	ldw	r2,40(r2)
   113ac:	10802804 	addi	r2,r2,160
   113b0:	10800037 	ldwio	r2,0(r2)
   113b4:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
   113b8:	e0bffa0b 	ldhu	r2,-24(fp)
   113bc:	10800044 	addi	r2,r2,1
   113c0:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
   113c4:	e0bffa0b 	ldhu	r2,-24(fp)
   113c8:	1080010c 	andi	r2,r2,4
   113cc:	1004c03a 	cmpne	r2,r2,zero
   113d0:	1000021e 	bne	r2,zero,113dc <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
   113d4:	00bffb44 	movi	r2,-19
   113d8:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
   113dc:	e0bff917 	ldw	r2,-28(fp)
}
   113e0:	e037883a 	mov	sp,fp
   113e4:	dfc00117 	ldw	ra,4(sp)
   113e8:	df000017 	ldw	fp,0(sp)
   113ec:	dec00204 	addi	sp,sp,8
   113f0:	f800283a 	ret

000113f4 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   113f4:	defff904 	addi	sp,sp,-28
   113f8:	dfc00615 	stw	ra,24(sp)
   113fc:	df000515 	stw	fp,20(sp)
   11400:	dc000415 	stw	r16,16(sp)
   11404:	df000404 	addi	fp,sp,16
   11408:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   1140c:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   11410:	e13fff17 	ldw	r4,-4(fp)
   11414:	01400544 	movi	r5,21
   11418:	00105ec0 	call	105ec <alt_read_16bit_query_entry>
   1141c:	10ffffcc 	andi	r3,r2,65535
   11420:	e0bfff17 	ldw	r2,-4(fp)
   11424:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   11428:	e03ffd15 	stw	zero,-12(fp)
   1142c:	00001006 	br	11470 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
   11430:	e43ffd17 	ldw	r16,-12(fp)
   11434:	e0bfff17 	ldw	r2,-4(fp)
   11438:	11803417 	ldw	r6,208(r2)
   1143c:	e0bfff17 	ldw	r2,-4(fp)
   11440:	10c03217 	ldw	r3,200(r2)
   11444:	e0bffd17 	ldw	r2,-12(fp)
   11448:	188b883a 	add	r5,r3,r2
   1144c:	e13fff17 	ldw	r4,-4(fp)
   11450:	303ee83a 	callr	r6
   11454:	1007883a 	mov	r3,r2
   11458:	e0bffe04 	addi	r2,fp,-8
   1145c:	1405883a 	add	r2,r2,r16
   11460:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   11464:	e0bffd17 	ldw	r2,-12(fp)
   11468:	10800044 	addi	r2,r2,1
   1146c:	e0bffd15 	stw	r2,-12(fp)
   11470:	e0bffd17 	ldw	r2,-12(fp)
   11474:	108000d0 	cmplti	r2,r2,3
   11478:	103fed1e 	bne	r2,zero,11430 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   1147c:	e0bffe03 	ldbu	r2,-8(fp)
   11480:	10803fcc 	andi	r2,r2,255
   11484:	10801418 	cmpnei	r2,r2,80
   11488:	1000081e 	bne	r2,zero,114ac <alt_check_primary_table+0xb8>
   1148c:	e0bffe43 	ldbu	r2,-7(fp)
   11490:	10803fcc 	andi	r2,r2,255
   11494:	10801498 	cmpnei	r2,r2,82
   11498:	1000041e 	bne	r2,zero,114ac <alt_check_primary_table+0xb8>
   1149c:	e0bffe83 	ldbu	r2,-6(fp)
   114a0:	10803fcc 	andi	r2,r2,255
   114a4:	10801260 	cmpeqi	r2,r2,73
   114a8:	1000021e 	bne	r2,zero,114b4 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   114ac:	00bffb44 	movi	r2,-19
   114b0:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
   114b4:	e0bffc17 	ldw	r2,-16(fp)
}
   114b8:	e037883a 	mov	sp,fp
   114bc:	dfc00217 	ldw	ra,8(sp)
   114c0:	df000117 	ldw	fp,4(sp)
   114c4:	dc000017 	ldw	r16,0(sp)
   114c8:	dec00304 	addi	sp,sp,12
   114cc:	f800283a 	ret

000114d0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   114d0:	defffa04 	addi	sp,sp,-24
   114d4:	dfc00515 	stw	ra,20(sp)
   114d8:	df000415 	stw	fp,16(sp)
   114dc:	df000404 	addi	fp,sp,16
   114e0:	e13ffd15 	stw	r4,-12(fp)
   114e4:	e17ffe15 	stw	r5,-8(fp)
   114e8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   114ec:	e0bffd17 	ldw	r2,-12(fp)
   114f0:	10800017 	ldw	r2,0(r2)
   114f4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   114f8:	e0bffc17 	ldw	r2,-16(fp)
   114fc:	11000a04 	addi	r4,r2,40
   11500:	e0bffd17 	ldw	r2,-12(fp)
   11504:	11c00217 	ldw	r7,8(r2)
   11508:	e17ffe17 	ldw	r5,-8(fp)
   1150c:	e1bfff17 	ldw	r6,-4(fp)
   11510:	0011b180 	call	11b18 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   11514:	e037883a 	mov	sp,fp
   11518:	dfc00117 	ldw	ra,4(sp)
   1151c:	df000017 	ldw	fp,0(sp)
   11520:	dec00204 	addi	sp,sp,8
   11524:	f800283a 	ret

00011528 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   11528:	defffa04 	addi	sp,sp,-24
   1152c:	dfc00515 	stw	ra,20(sp)
   11530:	df000415 	stw	fp,16(sp)
   11534:	df000404 	addi	fp,sp,16
   11538:	e13ffd15 	stw	r4,-12(fp)
   1153c:	e17ffe15 	stw	r5,-8(fp)
   11540:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11544:	e0bffd17 	ldw	r2,-12(fp)
   11548:	10800017 	ldw	r2,0(r2)
   1154c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   11550:	e0bffc17 	ldw	r2,-16(fp)
   11554:	11000a04 	addi	r4,r2,40
   11558:	e0bffd17 	ldw	r2,-12(fp)
   1155c:	11c00217 	ldw	r7,8(r2)
   11560:	e17ffe17 	ldw	r5,-8(fp)
   11564:	e1bfff17 	ldw	r6,-4(fp)
   11568:	0011d3c0 	call	11d3c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   1156c:	e037883a 	mov	sp,fp
   11570:	dfc00117 	ldw	ra,4(sp)
   11574:	df000017 	ldw	fp,0(sp)
   11578:	dec00204 	addi	sp,sp,8
   1157c:	f800283a 	ret

00011580 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   11580:	defffc04 	addi	sp,sp,-16
   11584:	dfc00315 	stw	ra,12(sp)
   11588:	df000215 	stw	fp,8(sp)
   1158c:	df000204 	addi	fp,sp,8
   11590:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   11594:	e0bfff17 	ldw	r2,-4(fp)
   11598:	10800017 	ldw	r2,0(r2)
   1159c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   115a0:	e0bffe17 	ldw	r2,-8(fp)
   115a4:	11000a04 	addi	r4,r2,40
   115a8:	e0bfff17 	ldw	r2,-4(fp)
   115ac:	11400217 	ldw	r5,8(r2)
   115b0:	00119b00 	call	119b0 <altera_avalon_jtag_uart_close>
}
   115b4:	e037883a 	mov	sp,fp
   115b8:	dfc00117 	ldw	ra,4(sp)
   115bc:	df000017 	ldw	fp,0(sp)
   115c0:	dec00204 	addi	sp,sp,8
   115c4:	f800283a 	ret

000115c8 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   115c8:	defffa04 	addi	sp,sp,-24
   115cc:	dfc00515 	stw	ra,20(sp)
   115d0:	df000415 	stw	fp,16(sp)
   115d4:	df000404 	addi	fp,sp,16
   115d8:	e13ffd15 	stw	r4,-12(fp)
   115dc:	e17ffe15 	stw	r5,-8(fp)
   115e0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   115e4:	e0bffd17 	ldw	r2,-12(fp)
   115e8:	10800017 	ldw	r2,0(r2)
   115ec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   115f0:	e0bffc17 	ldw	r2,-16(fp)
   115f4:	11000a04 	addi	r4,r2,40
   115f8:	e17ffe17 	ldw	r5,-8(fp)
   115fc:	e1bfff17 	ldw	r6,-4(fp)
   11600:	0011a240 	call	11a24 <altera_avalon_jtag_uart_ioctl>
}
   11604:	e037883a 	mov	sp,fp
   11608:	dfc00117 	ldw	ra,4(sp)
   1160c:	df000017 	ldw	fp,0(sp)
   11610:	dec00204 	addi	sp,sp,8
   11614:	f800283a 	ret

00011618 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   11618:	defffa04 	addi	sp,sp,-24
   1161c:	dfc00515 	stw	ra,20(sp)
   11620:	df000415 	stw	fp,16(sp)
   11624:	df000404 	addi	fp,sp,16
   11628:	e13ffd15 	stw	r4,-12(fp)
   1162c:	e17ffe15 	stw	r5,-8(fp)
   11630:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11634:	e0fffd17 	ldw	r3,-12(fp)
   11638:	00800044 	movi	r2,1
   1163c:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   11640:	e0bffd17 	ldw	r2,-12(fp)
   11644:	10800017 	ldw	r2,0(r2)
   11648:	11000104 	addi	r4,r2,4
   1164c:	e0bffd17 	ldw	r2,-12(fp)
   11650:	10800817 	ldw	r2,32(r2)
   11654:	1007883a 	mov	r3,r2
   11658:	2005883a 	mov	r2,r4
   1165c:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
   11660:	e13ffe17 	ldw	r4,-8(fp)
   11664:	e17fff17 	ldw	r5,-4(fp)
   11668:	d8000015 	stw	zero,0(sp)
   1166c:	01800074 	movhi	r6,1
   11670:	3185b604 	addi	r6,r6,5848
   11674:	e1fffd17 	ldw	r7,-12(fp)
   11678:	000ec400 	call	ec40 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   1167c:	e0bffd17 	ldw	r2,-12(fp)
   11680:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   11684:	e0bffd17 	ldw	r2,-12(fp)
   11688:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1168c:	00820034 	movhi	r2,2048
   11690:	10891204 	addi	r2,r2,9288
   11694:	10800017 	ldw	r2,0(r2)
   11698:	100b883a 	mov	r5,r2
   1169c:	01800074 	movhi	r6,1
   116a0:	31864004 	addi	r6,r6,6400
   116a4:	e1fffd17 	ldw	r7,-12(fp)
   116a8:	00139640 	call	13964 <alt_alarm_start>
   116ac:	1004403a 	cmpge	r2,r2,zero
   116b0:	1000041e 	bne	r2,zero,116c4 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   116b4:	e0fffd17 	ldw	r3,-12(fp)
   116b8:	00a00034 	movhi	r2,32768
   116bc:	10bfffc4 	addi	r2,r2,-1
   116c0:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   116c4:	e037883a 	mov	sp,fp
   116c8:	dfc00117 	ldw	ra,4(sp)
   116cc:	df000017 	ldw	fp,0(sp)
   116d0:	dec00204 	addi	sp,sp,8
   116d4:	f800283a 	ret

000116d8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   116d8:	defff804 	addi	sp,sp,-32
   116dc:	df000715 	stw	fp,28(sp)
   116e0:	df000704 	addi	fp,sp,28
   116e4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   116e8:	e0bfff17 	ldw	r2,-4(fp)
   116ec:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
   116f0:	e0bffe17 	ldw	r2,-8(fp)
   116f4:	10800017 	ldw	r2,0(r2)
   116f8:	e0bffd15 	stw	r2,-12(fp)
   116fc:	00000006 	br	11700 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   11700:	e0bffd17 	ldw	r2,-12(fp)
   11704:	10800104 	addi	r2,r2,4
   11708:	10800037 	ldwio	r2,0(r2)
   1170c:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   11710:	e0bffc17 	ldw	r2,-16(fp)
   11714:	1080c00c 	andi	r2,r2,768
   11718:	1005003a 	cmpeq	r2,r2,zero
   1171c:	1000741e 	bne	r2,zero,118f0 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   11720:	e0bffc17 	ldw	r2,-16(fp)
   11724:	1080400c 	andi	r2,r2,256
   11728:	1005003a 	cmpeq	r2,r2,zero
   1172c:	1000351e 	bne	r2,zero,11804 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   11730:	00800074 	movhi	r2,1
   11734:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11738:	e0bffe17 	ldw	r2,-8(fp)
   1173c:	10800a17 	ldw	r2,40(r2)
   11740:	10800044 	addi	r2,r2,1
   11744:	1081ffcc 	andi	r2,r2,2047
   11748:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
   1174c:	e0bffe17 	ldw	r2,-8(fp)
   11750:	10c00b17 	ldw	r3,44(r2)
   11754:	e0bffa17 	ldw	r2,-24(fp)
   11758:	18801626 	beq	r3,r2,117b4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   1175c:	e0bffd17 	ldw	r2,-12(fp)
   11760:	10800037 	ldwio	r2,0(r2)
   11764:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   11768:	e0bffb17 	ldw	r2,-20(fp)
   1176c:	10a0000c 	andi	r2,r2,32768
   11770:	1005003a 	cmpeq	r2,r2,zero
   11774:	10000f1e 	bne	r2,zero,117b4 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   11778:	e0bffe17 	ldw	r2,-8(fp)
   1177c:	10c00a17 	ldw	r3,40(r2)
   11780:	e0bffb17 	ldw	r2,-20(fp)
   11784:	1009883a 	mov	r4,r2
   11788:	e0bffe17 	ldw	r2,-8(fp)
   1178c:	1885883a 	add	r2,r3,r2
   11790:	10800e04 	addi	r2,r2,56
   11794:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11798:	e0bffe17 	ldw	r2,-8(fp)
   1179c:	10800a17 	ldw	r2,40(r2)
   117a0:	10800044 	addi	r2,r2,1
   117a4:	10c1ffcc 	andi	r3,r2,2047
   117a8:	e0bffe17 	ldw	r2,-8(fp)
   117ac:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   117b0:	003fe106 	br	11738 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   117b4:	e0bffb17 	ldw	r2,-20(fp)
   117b8:	10bfffec 	andhi	r2,r2,65535
   117bc:	1005003a 	cmpeq	r2,r2,zero
   117c0:	1000101e 	bne	r2,zero,11804 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   117c4:	e0bffe17 	ldw	r2,-8(fp)
   117c8:	10c00817 	ldw	r3,32(r2)
   117cc:	00bfff84 	movi	r2,-2
   117d0:	1886703a 	and	r3,r3,r2
   117d4:	e0bffe17 	ldw	r2,-8(fp)
   117d8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   117dc:	e0bffd17 	ldw	r2,-12(fp)
   117e0:	11000104 	addi	r4,r2,4
   117e4:	e0bffe17 	ldw	r2,-8(fp)
   117e8:	10800817 	ldw	r2,32(r2)
   117ec:	1007883a 	mov	r3,r2
   117f0:	2005883a 	mov	r2,r4
   117f4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   117f8:	e0bffd17 	ldw	r2,-12(fp)
   117fc:	10800104 	addi	r2,r2,4
   11800:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   11804:	e0bffc17 	ldw	r2,-16(fp)
   11808:	1080800c 	andi	r2,r2,512
   1180c:	1005003a 	cmpeq	r2,r2,zero
   11810:	103fbb1e 	bne	r2,zero,11700 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   11814:	e0bffc17 	ldw	r2,-16(fp)
   11818:	10bfffec 	andhi	r2,r2,65535
   1181c:	1004d43a 	srli	r2,r2,16
   11820:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   11824:	00001506 	br	1187c <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   11828:	e13ffd17 	ldw	r4,-12(fp)
   1182c:	e0bffe17 	ldw	r2,-8(fp)
   11830:	10c00d17 	ldw	r3,52(r2)
   11834:	e0bffe17 	ldw	r2,-8(fp)
   11838:	1885883a 	add	r2,r3,r2
   1183c:	10820e04 	addi	r2,r2,2104
   11840:	10800003 	ldbu	r2,0(r2)
   11844:	10c03fcc 	andi	r3,r2,255
   11848:	18c0201c 	xori	r3,r3,128
   1184c:	18ffe004 	addi	r3,r3,-128
   11850:	2005883a 	mov	r2,r4
   11854:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11858:	e0bffe17 	ldw	r2,-8(fp)
   1185c:	10800d17 	ldw	r2,52(r2)
   11860:	10800044 	addi	r2,r2,1
   11864:	10c1ffcc 	andi	r3,r2,2047
   11868:	e0bffe17 	ldw	r2,-8(fp)
   1186c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   11870:	e0bff917 	ldw	r2,-28(fp)
   11874:	10bfffc4 	addi	r2,r2,-1
   11878:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   1187c:	e0bff917 	ldw	r2,-28(fp)
   11880:	1005003a 	cmpeq	r2,r2,zero
   11884:	1000051e 	bne	r2,zero,1189c <altera_avalon_jtag_uart_irq+0x1c4>
   11888:	e0bffe17 	ldw	r2,-8(fp)
   1188c:	10c00d17 	ldw	r3,52(r2)
   11890:	e0bffe17 	ldw	r2,-8(fp)
   11894:	10800c17 	ldw	r2,48(r2)
   11898:	18bfe31e 	bne	r3,r2,11828 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   1189c:	e0bff917 	ldw	r2,-28(fp)
   118a0:	1005003a 	cmpeq	r2,r2,zero
   118a4:	103f961e 	bne	r2,zero,11700 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   118a8:	e0bffe17 	ldw	r2,-8(fp)
   118ac:	10c00817 	ldw	r3,32(r2)
   118b0:	00bfff44 	movi	r2,-3
   118b4:	1886703a 	and	r3,r3,r2
   118b8:	e0bffe17 	ldw	r2,-8(fp)
   118bc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   118c0:	e0bffe17 	ldw	r2,-8(fp)
   118c4:	10800017 	ldw	r2,0(r2)
   118c8:	11000104 	addi	r4,r2,4
   118cc:	e0bffe17 	ldw	r2,-8(fp)
   118d0:	10800817 	ldw	r2,32(r2)
   118d4:	1007883a 	mov	r3,r2
   118d8:	2005883a 	mov	r2,r4
   118dc:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   118e0:	e0bffd17 	ldw	r2,-12(fp)
   118e4:	10800104 	addi	r2,r2,4
   118e8:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   118ec:	003f8406 	br	11700 <altera_avalon_jtag_uart_irq+0x28>
}
   118f0:	e037883a 	mov	sp,fp
   118f4:	df000017 	ldw	fp,0(sp)
   118f8:	dec00104 	addi	sp,sp,4
   118fc:	f800283a 	ret

00011900 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   11900:	defffc04 	addi	sp,sp,-16
   11904:	df000315 	stw	fp,12(sp)
   11908:	df000304 	addi	fp,sp,12
   1190c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   11910:	e0bfff17 	ldw	r2,-4(fp)
   11914:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   11918:	e0bffe17 	ldw	r2,-8(fp)
   1191c:	10800017 	ldw	r2,0(r2)
   11920:	10800104 	addi	r2,r2,4
   11924:	10800037 	ldwio	r2,0(r2)
   11928:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   1192c:	e0bffd17 	ldw	r2,-12(fp)
   11930:	1081000c 	andi	r2,r2,1024
   11934:	1005003a 	cmpeq	r2,r2,zero
   11938:	10000c1e 	bne	r2,zero,1196c <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   1193c:	e0bffe17 	ldw	r2,-8(fp)
   11940:	10800017 	ldw	r2,0(r2)
   11944:	11000104 	addi	r4,r2,4
   11948:	e0bffe17 	ldw	r2,-8(fp)
   1194c:	10800817 	ldw	r2,32(r2)
   11950:	10810014 	ori	r2,r2,1024
   11954:	1007883a 	mov	r3,r2
   11958:	2005883a 	mov	r2,r4
   1195c:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
   11960:	e0bffe17 	ldw	r2,-8(fp)
   11964:	10000915 	stw	zero,36(r2)
   11968:	00000a06 	br	11994 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   1196c:	e0bffe17 	ldw	r2,-8(fp)
   11970:	10c00917 	ldw	r3,36(r2)
   11974:	00a00034 	movhi	r2,32768
   11978:	10bfff04 	addi	r2,r2,-4
   1197c:	10c00536 	bltu	r2,r3,11994 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
   11980:	e0bffe17 	ldw	r2,-8(fp)
   11984:	10800917 	ldw	r2,36(r2)
   11988:	10c00044 	addi	r3,r2,1
   1198c:	e0bffe17 	ldw	r2,-8(fp)
   11990:	10c00915 	stw	r3,36(r2)
   11994:	00820034 	movhi	r2,2048
   11998:	10891204 	addi	r2,r2,9288
   1199c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   119a0:	e037883a 	mov	sp,fp
   119a4:	df000017 	ldw	fp,0(sp)
   119a8:	dec00104 	addi	sp,sp,4
   119ac:	f800283a 	ret

000119b0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   119b0:	defffc04 	addi	sp,sp,-16
   119b4:	df000315 	stw	fp,12(sp)
   119b8:	df000304 	addi	fp,sp,12
   119bc:	e13ffd15 	stw	r4,-12(fp)
   119c0:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   119c4:	00000706 	br	119e4 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   119c8:	e0bffe17 	ldw	r2,-8(fp)
   119cc:	1090000c 	andi	r2,r2,16384
   119d0:	1005003a 	cmpeq	r2,r2,zero
   119d4:	1000031e 	bne	r2,zero,119e4 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
   119d8:	00bffd44 	movi	r2,-11
   119dc:	e0bfff15 	stw	r2,-4(fp)
   119e0:	00000b06 	br	11a10 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   119e4:	e0bffd17 	ldw	r2,-12(fp)
   119e8:	10c00d17 	ldw	r3,52(r2)
   119ec:	e0bffd17 	ldw	r2,-12(fp)
   119f0:	10800c17 	ldw	r2,48(r2)
   119f4:	18800526 	beq	r3,r2,11a0c <altera_avalon_jtag_uart_close+0x5c>
   119f8:	e0bffd17 	ldw	r2,-12(fp)
   119fc:	10c00917 	ldw	r3,36(r2)
   11a00:	e0bffd17 	ldw	r2,-12(fp)
   11a04:	10800117 	ldw	r2,4(r2)
   11a08:	18bfef36 	bltu	r3,r2,119c8 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   11a0c:	e03fff15 	stw	zero,-4(fp)
   11a10:	e0bfff17 	ldw	r2,-4(fp)
}
   11a14:	e037883a 	mov	sp,fp
   11a18:	df000017 	ldw	fp,0(sp)
   11a1c:	dec00104 	addi	sp,sp,4
   11a20:	f800283a 	ret

00011a24 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   11a24:	defff804 	addi	sp,sp,-32
   11a28:	df000715 	stw	fp,28(sp)
   11a2c:	df000704 	addi	fp,sp,28
   11a30:	e13ffb15 	stw	r4,-20(fp)
   11a34:	e17ffc15 	stw	r5,-16(fp)
   11a38:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
   11a3c:	00bff9c4 	movi	r2,-25
   11a40:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
   11a44:	e0bffc17 	ldw	r2,-16(fp)
   11a48:	e0bfff15 	stw	r2,-4(fp)
   11a4c:	e0ffff17 	ldw	r3,-4(fp)
   11a50:	189a8060 	cmpeqi	r2,r3,27137
   11a54:	1000041e 	bne	r2,zero,11a68 <altera_avalon_jtag_uart_ioctl+0x44>
   11a58:	e0ffff17 	ldw	r3,-4(fp)
   11a5c:	189a80a0 	cmpeqi	r2,r3,27138
   11a60:	10001b1e 	bne	r2,zero,11ad0 <altera_avalon_jtag_uart_ioctl+0xac>
   11a64:	00002706 	br	11b04 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   11a68:	e0bffb17 	ldw	r2,-20(fp)
   11a6c:	10c00117 	ldw	r3,4(r2)
   11a70:	00a00034 	movhi	r2,32768
   11a74:	10bfffc4 	addi	r2,r2,-1
   11a78:	18802226 	beq	r3,r2,11b04 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
   11a7c:	e0bffd17 	ldw	r2,-12(fp)
   11a80:	10800017 	ldw	r2,0(r2)
   11a84:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   11a88:	e0bff917 	ldw	r2,-28(fp)
   11a8c:	10800090 	cmplti	r2,r2,2
   11a90:	1000071e 	bne	r2,zero,11ab0 <altera_avalon_jtag_uart_ioctl+0x8c>
   11a94:	e0fff917 	ldw	r3,-28(fp)
   11a98:	00a00034 	movhi	r2,32768
   11a9c:	10bfffc4 	addi	r2,r2,-1
   11aa0:	18800326 	beq	r3,r2,11ab0 <altera_avalon_jtag_uart_ioctl+0x8c>
   11aa4:	e0bff917 	ldw	r2,-28(fp)
   11aa8:	e0bffe15 	stw	r2,-8(fp)
   11aac:	00000306 	br	11abc <altera_avalon_jtag_uart_ioctl+0x98>
   11ab0:	00e00034 	movhi	r3,32768
   11ab4:	18ffff84 	addi	r3,r3,-2
   11ab8:	e0fffe15 	stw	r3,-8(fp)
   11abc:	e0bffb17 	ldw	r2,-20(fp)
   11ac0:	e0fffe17 	ldw	r3,-8(fp)
   11ac4:	10c00115 	stw	r3,4(r2)
      rc = 0;
   11ac8:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
   11acc:	00000d06 	br	11b04 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   11ad0:	e0bffb17 	ldw	r2,-20(fp)
   11ad4:	10c00117 	ldw	r3,4(r2)
   11ad8:	00a00034 	movhi	r2,32768
   11adc:	10bfffc4 	addi	r2,r2,-1
   11ae0:	18800826 	beq	r3,r2,11b04 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   11ae4:	e13ffd17 	ldw	r4,-12(fp)
   11ae8:	e0bffb17 	ldw	r2,-20(fp)
   11aec:	10c00917 	ldw	r3,36(r2)
   11af0:	e0bffb17 	ldw	r2,-20(fp)
   11af4:	10800117 	ldw	r2,4(r2)
   11af8:	1885803a 	cmpltu	r2,r3,r2
   11afc:	20800015 	stw	r2,0(r4)
      rc = 0;
   11b00:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
   11b04:	e0bffa17 	ldw	r2,-24(fp)
}
   11b08:	e037883a 	mov	sp,fp
   11b0c:	df000017 	ldw	fp,0(sp)
   11b10:	dec00104 	addi	sp,sp,4
   11b14:	f800283a 	ret

00011b18 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   11b18:	defff204 	addi	sp,sp,-56
   11b1c:	dfc00d15 	stw	ra,52(sp)
   11b20:	df000c15 	stw	fp,48(sp)
   11b24:	df000c04 	addi	fp,sp,48
   11b28:	e13ffb15 	stw	r4,-20(fp)
   11b2c:	e17ffc15 	stw	r5,-16(fp)
   11b30:	e1bffd15 	stw	r6,-12(fp)
   11b34:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
   11b38:	e0bffc17 	ldw	r2,-16(fp)
   11b3c:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11b40:	00004806 	br	11c64 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   11b44:	e0bffb17 	ldw	r2,-20(fp)
   11b48:	10800a17 	ldw	r2,40(r2)
   11b4c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   11b50:	e0bffb17 	ldw	r2,-20(fp)
   11b54:	10800b17 	ldw	r2,44(r2)
   11b58:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
   11b5c:	e0fff717 	ldw	r3,-36(fp)
   11b60:	e0bff617 	ldw	r2,-40(fp)
   11b64:	18800536 	bltu	r3,r2,11b7c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   11b68:	e0bff717 	ldw	r2,-36(fp)
   11b6c:	e0fff617 	ldw	r3,-40(fp)
   11b70:	10c5c83a 	sub	r2,r2,r3
   11b74:	e0bff815 	stw	r2,-32(fp)
   11b78:	00000406 	br	11b8c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   11b7c:	00820004 	movi	r2,2048
   11b80:	e0fff617 	ldw	r3,-40(fp)
   11b84:	10c5c83a 	sub	r2,r2,r3
   11b88:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11b8c:	e0bff817 	ldw	r2,-32(fp)
   11b90:	1005003a 	cmpeq	r2,r2,zero
   11b94:	10001f1e 	bne	r2,zero,11c14 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
   11b98:	e0fffd17 	ldw	r3,-12(fp)
   11b9c:	e0bff817 	ldw	r2,-32(fp)
   11ba0:	1880022e 	bgeu	r3,r2,11bac <altera_avalon_jtag_uart_read+0x94>
        n = space;
   11ba4:	e0bffd17 	ldw	r2,-12(fp)
   11ba8:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   11bac:	e0bffb17 	ldw	r2,-20(fp)
   11bb0:	10c00e04 	addi	r3,r2,56
   11bb4:	e0bff617 	ldw	r2,-40(fp)
   11bb8:	1887883a 	add	r3,r3,r2
   11bbc:	e0bffa17 	ldw	r2,-24(fp)
   11bc0:	1009883a 	mov	r4,r2
   11bc4:	180b883a 	mov	r5,r3
   11bc8:	e1bff817 	ldw	r6,-32(fp)
   11bcc:	00052f40 	call	52f4 <memcpy>
      ptr   += n;
   11bd0:	e0fff817 	ldw	r3,-32(fp)
   11bd4:	e0bffa17 	ldw	r2,-24(fp)
   11bd8:	10c5883a 	add	r2,r2,r3
   11bdc:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
   11be0:	e0fffd17 	ldw	r3,-12(fp)
   11be4:	e0bff817 	ldw	r2,-32(fp)
   11be8:	1885c83a 	sub	r2,r3,r2
   11bec:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11bf0:	e0fff617 	ldw	r3,-40(fp)
   11bf4:	e0bff817 	ldw	r2,-32(fp)
   11bf8:	1885883a 	add	r2,r3,r2
   11bfc:	10c1ffcc 	andi	r3,r2,2047
   11c00:	e0bffb17 	ldw	r2,-20(fp)
   11c04:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   11c08:	e0bffd17 	ldw	r2,-12(fp)
   11c0c:	10800048 	cmpgei	r2,r2,1
   11c10:	103fcc1e 	bne	r2,zero,11b44 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
   11c14:	e0fffa17 	ldw	r3,-24(fp)
   11c18:	e0bffc17 	ldw	r2,-16(fp)
   11c1c:	1880141e 	bne	r3,r2,11c70 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   11c20:	e0bffe17 	ldw	r2,-8(fp)
   11c24:	1090000c 	andi	r2,r2,16384
   11c28:	1004c03a 	cmpne	r2,r2,zero
   11c2c:	1000101e 	bne	r2,zero,11c70 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   11c30:	e0bffb17 	ldw	r2,-20(fp)
   11c34:	10c00a17 	ldw	r3,40(r2)
   11c38:	e0bff717 	ldw	r2,-36(fp)
   11c3c:	1880051e 	bne	r3,r2,11c54 <altera_avalon_jtag_uart_read+0x13c>
   11c40:	e0bffb17 	ldw	r2,-20(fp)
   11c44:	10c00917 	ldw	r3,36(r2)
   11c48:	e0bffb17 	ldw	r2,-20(fp)
   11c4c:	10800117 	ldw	r2,4(r2)
   11c50:	18bff736 	bltu	r3,r2,11c30 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   11c54:	e0bffb17 	ldw	r2,-20(fp)
   11c58:	10c00a17 	ldw	r3,40(r2)
   11c5c:	e0bff717 	ldw	r2,-36(fp)
   11c60:	18800326 	beq	r3,r2,11c70 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   11c64:	e0bffd17 	ldw	r2,-12(fp)
   11c68:	10800048 	cmpgei	r2,r2,1
   11c6c:	103fb51e 	bne	r2,zero,11b44 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   11c70:	e0fffa17 	ldw	r3,-24(fp)
   11c74:	e0bffc17 	ldw	r2,-16(fp)
   11c78:	18801926 	beq	r3,r2,11ce0 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11c7c:	0005303a 	rdctl	r2,status
   11c80:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11c84:	e0fff517 	ldw	r3,-44(fp)
   11c88:	00bfff84 	movi	r2,-2
   11c8c:	1884703a 	and	r2,r3,r2
   11c90:	1001703a 	wrctl	status,r2
  
  return context;
   11c94:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   11c98:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   11c9c:	e0bffb17 	ldw	r2,-20(fp)
   11ca0:	10800817 	ldw	r2,32(r2)
   11ca4:	10c00054 	ori	r3,r2,1
   11ca8:	e0bffb17 	ldw	r2,-20(fp)
   11cac:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11cb0:	e0bffb17 	ldw	r2,-20(fp)
   11cb4:	10800017 	ldw	r2,0(r2)
   11cb8:	11000104 	addi	r4,r2,4
   11cbc:	e0bffb17 	ldw	r2,-20(fp)
   11cc0:	10800817 	ldw	r2,32(r2)
   11cc4:	1007883a 	mov	r3,r2
   11cc8:	2005883a 	mov	r2,r4
   11ccc:	10c00035 	stwio	r3,0(r2)
   11cd0:	e0bff917 	ldw	r2,-28(fp)
   11cd4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11cd8:	e0bff417 	ldw	r2,-48(fp)
   11cdc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   11ce0:	e0fffa17 	ldw	r3,-24(fp)
   11ce4:	e0bffc17 	ldw	r2,-16(fp)
   11ce8:	18800526 	beq	r3,r2,11d00 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
   11cec:	e0fffa17 	ldw	r3,-24(fp)
   11cf0:	e0bffc17 	ldw	r2,-16(fp)
   11cf4:	1887c83a 	sub	r3,r3,r2
   11cf8:	e0ffff15 	stw	r3,-4(fp)
   11cfc:	00000906 	br	11d24 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
   11d00:	e0bffe17 	ldw	r2,-8(fp)
   11d04:	1090000c 	andi	r2,r2,16384
   11d08:	1005003a 	cmpeq	r2,r2,zero
   11d0c:	1000031e 	bne	r2,zero,11d1c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   11d10:	00bffd44 	movi	r2,-11
   11d14:	e0bfff15 	stw	r2,-4(fp)
   11d18:	00000206 	br	11d24 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
   11d1c:	00bffec4 	movi	r2,-5
   11d20:	e0bfff15 	stw	r2,-4(fp)
   11d24:	e0bfff17 	ldw	r2,-4(fp)
}
   11d28:	e037883a 	mov	sp,fp
   11d2c:	dfc00117 	ldw	ra,4(sp)
   11d30:	df000017 	ldw	fp,0(sp)
   11d34:	dec00204 	addi	sp,sp,8
   11d38:	f800283a 	ret

00011d3c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   11d3c:	defff204 	addi	sp,sp,-56
   11d40:	dfc00d15 	stw	ra,52(sp)
   11d44:	df000c15 	stw	fp,48(sp)
   11d48:	df000c04 	addi	fp,sp,48
   11d4c:	e13ffb15 	stw	r4,-20(fp)
   11d50:	e17ffc15 	stw	r5,-16(fp)
   11d54:	e1bffd15 	stw	r6,-12(fp)
   11d58:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   11d5c:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   11d60:	e0bffc17 	ldw	r2,-16(fp)
   11d64:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11d68:	00003a06 	br	11e54 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   11d6c:	e0bffb17 	ldw	r2,-20(fp)
   11d70:	10800c17 	ldw	r2,48(r2)
   11d74:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
   11d78:	e0bffb17 	ldw	r2,-20(fp)
   11d7c:	10800d17 	ldw	r2,52(r2)
   11d80:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
   11d84:	e0fffa17 	ldw	r3,-24(fp)
   11d88:	e0bff917 	ldw	r2,-28(fp)
   11d8c:	1880062e 	bgeu	r3,r2,11da8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   11d90:	e0fff917 	ldw	r3,-28(fp)
   11d94:	e0bffa17 	ldw	r2,-24(fp)
   11d98:	1885c83a 	sub	r2,r3,r2
   11d9c:	10bfffc4 	addi	r2,r2,-1
   11da0:	e0bff815 	stw	r2,-32(fp)
   11da4:	00000c06 	br	11dd8 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
   11da8:	e0bff917 	ldw	r2,-28(fp)
   11dac:	1005003a 	cmpeq	r2,r2,zero
   11db0:	1000051e 	bne	r2,zero,11dc8 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   11db4:	00820004 	movi	r2,2048
   11db8:	e0fffa17 	ldw	r3,-24(fp)
   11dbc:	10c5c83a 	sub	r2,r2,r3
   11dc0:	e0bff815 	stw	r2,-32(fp)
   11dc4:	00000406 	br	11dd8 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   11dc8:	0081ffc4 	movi	r2,2047
   11dcc:	e0fffa17 	ldw	r3,-24(fp)
   11dd0:	10c5c83a 	sub	r2,r2,r3
   11dd4:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
   11dd8:	e0bff817 	ldw	r2,-32(fp)
   11ddc:	1005003a 	cmpeq	r2,r2,zero
   11de0:	10001f1e 	bne	r2,zero,11e60 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
   11de4:	e0fffd17 	ldw	r3,-12(fp)
   11de8:	e0bff817 	ldw	r2,-32(fp)
   11dec:	1880022e 	bgeu	r3,r2,11df8 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
   11df0:	e0bffd17 	ldw	r2,-12(fp)
   11df4:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   11df8:	e0bffb17 	ldw	r2,-20(fp)
   11dfc:	10c20e04 	addi	r3,r2,2104
   11e00:	e0bffa17 	ldw	r2,-24(fp)
   11e04:	1885883a 	add	r2,r3,r2
   11e08:	e0fffc17 	ldw	r3,-16(fp)
   11e0c:	1009883a 	mov	r4,r2
   11e10:	180b883a 	mov	r5,r3
   11e14:	e1bff817 	ldw	r6,-32(fp)
   11e18:	00052f40 	call	52f4 <memcpy>
      ptr   += n;
   11e1c:	e0fff817 	ldw	r3,-32(fp)
   11e20:	e0bffc17 	ldw	r2,-16(fp)
   11e24:	10c5883a 	add	r2,r2,r3
   11e28:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
   11e2c:	e0fffd17 	ldw	r3,-12(fp)
   11e30:	e0bff817 	ldw	r2,-32(fp)
   11e34:	1885c83a 	sub	r2,r3,r2
   11e38:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   11e3c:	e0fffa17 	ldw	r3,-24(fp)
   11e40:	e0bff817 	ldw	r2,-32(fp)
   11e44:	1885883a 	add	r2,r3,r2
   11e48:	10c1ffcc 	andi	r3,r2,2047
   11e4c:	e0bffb17 	ldw	r2,-20(fp)
   11e50:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   11e54:	e0bffd17 	ldw	r2,-12(fp)
   11e58:	10800048 	cmpgei	r2,r2,1
   11e5c:	103fc31e 	bne	r2,zero,11d6c <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11e60:	0005303a 	rdctl	r2,status
   11e64:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11e68:	e0fff517 	ldw	r3,-44(fp)
   11e6c:	00bfff84 	movi	r2,-2
   11e70:	1884703a 	and	r2,r3,r2
   11e74:	1001703a 	wrctl	status,r2
  
  return context;
   11e78:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   11e7c:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   11e80:	e0bffb17 	ldw	r2,-20(fp)
   11e84:	10800817 	ldw	r2,32(r2)
   11e88:	10c00094 	ori	r3,r2,2
   11e8c:	e0bffb17 	ldw	r2,-20(fp)
   11e90:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   11e94:	e0bffb17 	ldw	r2,-20(fp)
   11e98:	10800017 	ldw	r2,0(r2)
   11e9c:	11000104 	addi	r4,r2,4
   11ea0:	e0bffb17 	ldw	r2,-20(fp)
   11ea4:	10800817 	ldw	r2,32(r2)
   11ea8:	1007883a 	mov	r3,r2
   11eac:	2005883a 	mov	r2,r4
   11eb0:	10c00035 	stwio	r3,0(r2)
   11eb4:	e0bff717 	ldw	r2,-36(fp)
   11eb8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11ebc:	e0bff417 	ldw	r2,-48(fp)
   11ec0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   11ec4:	e0bffd17 	ldw	r2,-12(fp)
   11ec8:	10800050 	cmplti	r2,r2,1
   11ecc:	1000111e 	bne	r2,zero,11f14 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
   11ed0:	e0bffe17 	ldw	r2,-8(fp)
   11ed4:	1090000c 	andi	r2,r2,16384
   11ed8:	1004c03a 	cmpne	r2,r2,zero
   11edc:	1000101e 	bne	r2,zero,11f20 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   11ee0:	e0bffb17 	ldw	r2,-20(fp)
   11ee4:	10c00d17 	ldw	r3,52(r2)
   11ee8:	e0bff917 	ldw	r2,-28(fp)
   11eec:	1880051e 	bne	r3,r2,11f04 <altera_avalon_jtag_uart_write+0x1c8>
   11ef0:	e0bffb17 	ldw	r2,-20(fp)
   11ef4:	10c00917 	ldw	r3,36(r2)
   11ef8:	e0bffb17 	ldw	r2,-20(fp)
   11efc:	10800117 	ldw	r2,4(r2)
   11f00:	18bff736 	bltu	r3,r2,11ee0 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
   11f04:	e0bffb17 	ldw	r2,-20(fp)
   11f08:	10c00d17 	ldw	r3,52(r2)
   11f0c:	e0bff917 	ldw	r2,-28(fp)
   11f10:	18800326 	beq	r3,r2,11f20 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
   11f14:	e0bffd17 	ldw	r2,-12(fp)
   11f18:	10800048 	cmpgei	r2,r2,1
   11f1c:	103fcd1e 	bne	r2,zero,11e54 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   11f20:	e0fffc17 	ldw	r3,-16(fp)
   11f24:	e0bff617 	ldw	r2,-40(fp)
   11f28:	18800526 	beq	r3,r2,11f40 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
   11f2c:	e0fffc17 	ldw	r3,-16(fp)
   11f30:	e0bff617 	ldw	r2,-40(fp)
   11f34:	1887c83a 	sub	r3,r3,r2
   11f38:	e0ffff15 	stw	r3,-4(fp)
   11f3c:	00000906 	br	11f64 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
   11f40:	e0bffe17 	ldw	r2,-8(fp)
   11f44:	1090000c 	andi	r2,r2,16384
   11f48:	1005003a 	cmpeq	r2,r2,zero
   11f4c:	1000031e 	bne	r2,zero,11f5c <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
   11f50:	00bffd44 	movi	r2,-11
   11f54:	e0bfff15 	stw	r2,-4(fp)
   11f58:	00000206 	br	11f64 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   11f5c:	00bffec4 	movi	r2,-5
   11f60:	e0bfff15 	stw	r2,-4(fp)
   11f64:	e0bfff17 	ldw	r2,-4(fp)
}
   11f68:	e037883a 	mov	sp,fp
   11f6c:	dfc00117 	ldw	ra,4(sp)
   11f70:	df000017 	ldw	fp,0(sp)
   11f74:	dec00204 	addi	sp,sp,8
   11f78:	f800283a 	ret

00011f7c <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   11f7c:	defffa04 	addi	sp,sp,-24
   11f80:	dfc00515 	stw	ra,20(sp)
   11f84:	df000415 	stw	fp,16(sp)
   11f88:	df000404 	addi	fp,sp,16
   11f8c:	e13ffe15 	stw	r4,-8(fp)
   11f90:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   11f94:	e0bffe17 	ldw	r2,-8(fp)
   11f98:	10800017 	ldw	r2,0(r2)
   11f9c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   11fa0:	008003f4 	movhi	r2,15
   11fa4:	10909004 	addi	r2,r2,16960
   11fa8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   11fac:	e0bffe17 	ldw	r2,-8(fp)
   11fb0:	10800803 	ldbu	r2,32(r2)
   11fb4:	10803fcc 	andi	r2,r2,255
   11fb8:	1080201c 	xori	r2,r2,128
   11fbc:	10bfe004 	addi	r2,r2,-128
   11fc0:	1004c03a 	cmpne	r2,r2,zero
   11fc4:	1000161e 	bne	r2,zero,12020 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11fc8:	00000a06 	br	11ff4 <lcd_write_command+0x78>
    if (--i == 0)
   11fcc:	e0bffc17 	ldw	r2,-16(fp)
   11fd0:	10bfffc4 	addi	r2,r2,-1
   11fd4:	e0bffc15 	stw	r2,-16(fp)
   11fd8:	e0bffc17 	ldw	r2,-16(fp)
   11fdc:	1004c03a 	cmpne	r2,r2,zero
   11fe0:	1000041e 	bne	r2,zero,11ff4 <lcd_write_command+0x78>
    {
      sp->broken = 1;
   11fe4:	e0fffe17 	ldw	r3,-8(fp)
   11fe8:	00800044 	movi	r2,1
   11fec:	18800805 	stb	r2,32(r3)
      return;
   11ff0:	00000b06 	br	12020 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   11ff4:	e0bffd17 	ldw	r2,-12(fp)
   11ff8:	10800104 	addi	r2,r2,4
   11ffc:	10800037 	ldwio	r2,0(r2)
   12000:	1080200c 	andi	r2,r2,128
   12004:	1004c03a 	cmpne	r2,r2,zero
   12008:	103ff01e 	bne	r2,zero,11fcc <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1200c:	01001904 	movi	r4,100
   12010:	00143800 	call	14380 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   12014:	e0bffd17 	ldw	r2,-12(fp)
   12018:	e0ffff03 	ldbu	r3,-4(fp)
   1201c:	10c00035 	stwio	r3,0(r2)
}
   12020:	e037883a 	mov	sp,fp
   12024:	dfc00117 	ldw	ra,4(sp)
   12028:	df000017 	ldw	fp,0(sp)
   1202c:	dec00204 	addi	sp,sp,8
   12030:	f800283a 	ret

00012034 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   12034:	defffa04 	addi	sp,sp,-24
   12038:	dfc00515 	stw	ra,20(sp)
   1203c:	df000415 	stw	fp,16(sp)
   12040:	df000404 	addi	fp,sp,16
   12044:	e13ffe15 	stw	r4,-8(fp)
   12048:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
   1204c:	e0bffe17 	ldw	r2,-8(fp)
   12050:	10800017 	ldw	r2,0(r2)
   12054:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   12058:	008003f4 	movhi	r2,15
   1205c:	10909004 	addi	r2,r2,16960
   12060:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   12064:	e0bffe17 	ldw	r2,-8(fp)
   12068:	10800803 	ldbu	r2,32(r2)
   1206c:	10803fcc 	andi	r2,r2,255
   12070:	1080201c 	xori	r2,r2,128
   12074:	10bfe004 	addi	r2,r2,-128
   12078:	1004c03a 	cmpne	r2,r2,zero
   1207c:	10001d1e 	bne	r2,zero,120f4 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   12080:	00000a06 	br	120ac <lcd_write_data+0x78>
    if (--i == 0)
   12084:	e0bffc17 	ldw	r2,-16(fp)
   12088:	10bfffc4 	addi	r2,r2,-1
   1208c:	e0bffc15 	stw	r2,-16(fp)
   12090:	e0bffc17 	ldw	r2,-16(fp)
   12094:	1004c03a 	cmpne	r2,r2,zero
   12098:	1000041e 	bne	r2,zero,120ac <lcd_write_data+0x78>
    {
      sp->broken = 1;
   1209c:	e0fffe17 	ldw	r3,-8(fp)
   120a0:	00800044 	movi	r2,1
   120a4:	18800805 	stb	r2,32(r3)
      return;
   120a8:	00001206 	br	120f4 <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   120ac:	e0bffd17 	ldw	r2,-12(fp)
   120b0:	10800104 	addi	r2,r2,4
   120b4:	10800037 	ldwio	r2,0(r2)
   120b8:	1080200c 	andi	r2,r2,128
   120bc:	1004c03a 	cmpne	r2,r2,zero
   120c0:	103ff01e 	bne	r2,zero,12084 <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   120c4:	01001904 	movi	r4,100
   120c8:	00143800 	call	14380 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   120cc:	e0bffd17 	ldw	r2,-12(fp)
   120d0:	10800204 	addi	r2,r2,8
   120d4:	e0ffff03 	ldbu	r3,-4(fp)
   120d8:	10c00035 	stwio	r3,0(r2)

  sp->address++;
   120dc:	e0bffe17 	ldw	r2,-8(fp)
   120e0:	108008c3 	ldbu	r2,35(r2)
   120e4:	10800044 	addi	r2,r2,1
   120e8:	1007883a 	mov	r3,r2
   120ec:	e0bffe17 	ldw	r2,-8(fp)
   120f0:	10c008c5 	stb	r3,35(r2)
}
   120f4:	e037883a 	mov	sp,fp
   120f8:	dfc00117 	ldw	ra,4(sp)
   120fc:	df000017 	ldw	fp,0(sp)
   12100:	dec00204 	addi	sp,sp,8
   12104:	f800283a 	ret

00012108 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   12108:	defffc04 	addi	sp,sp,-16
   1210c:	dfc00315 	stw	ra,12(sp)
   12110:	df000215 	stw	fp,8(sp)
   12114:	df000204 	addi	fp,sp,8
   12118:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1211c:	e13fff17 	ldw	r4,-4(fp)
   12120:	01400044 	movi	r5,1
   12124:	0011f7c0 	call	11f7c <lcd_write_command>

  sp->x = 0;
   12128:	e0bfff17 	ldw	r2,-4(fp)
   1212c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   12130:	e0bfff17 	ldw	r2,-4(fp)
   12134:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   12138:	e0bfff17 	ldw	r2,-4(fp)
   1213c:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12140:	e03ffe15 	stw	zero,-8(fp)
   12144:	00001906 	br	121ac <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   12148:	e0bffe17 	ldw	r2,-8(fp)
   1214c:	10801924 	muli	r2,r2,100
   12150:	10c01004 	addi	r3,r2,64
   12154:	e0bfff17 	ldw	r2,-4(fp)
   12158:	1889883a 	add	r4,r3,r2
   1215c:	01400804 	movi	r5,32
   12160:	01801444 	movi	r6,81
   12164:	00053940 	call	5394 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   12168:	e0bffe17 	ldw	r2,-8(fp)
   1216c:	10801924 	muli	r2,r2,100
   12170:	10c00c04 	addi	r3,r2,48
   12174:	e0bfff17 	ldw	r2,-4(fp)
   12178:	1889883a 	add	r4,r3,r2
   1217c:	01400804 	movi	r5,32
   12180:	01800404 	movi	r6,16
   12184:	00053940 	call	5394 <memset>
    sp->line[y].width = 0;
   12188:	e0bffe17 	ldw	r2,-8(fp)
   1218c:	e0ffff17 	ldw	r3,-4(fp)
   12190:	10801924 	muli	r2,r2,100
   12194:	10c5883a 	add	r2,r2,r3
   12198:	10802404 	addi	r2,r2,144
   1219c:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   121a0:	e0bffe17 	ldw	r2,-8(fp)
   121a4:	10800044 	addi	r2,r2,1
   121a8:	e0bffe15 	stw	r2,-8(fp)
   121ac:	e0bffe17 	ldw	r2,-8(fp)
   121b0:	10800090 	cmplti	r2,r2,2
   121b4:	103fe41e 	bne	r2,zero,12148 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   121b8:	e037883a 	mov	sp,fp
   121bc:	dfc00117 	ldw	ra,4(sp)
   121c0:	df000017 	ldw	fp,0(sp)
   121c4:	dec00204 	addi	sp,sp,8
   121c8:	f800283a 	ret

000121cc <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   121cc:	defff704 	addi	sp,sp,-36
   121d0:	dfc00815 	stw	ra,32(sp)
   121d4:	df000715 	stw	fp,28(sp)
   121d8:	df000704 	addi	fp,sp,28
   121dc:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   121e0:	e0bfff17 	ldw	r2,-4(fp)
   121e4:	10800943 	ldbu	r2,37(r2)
   121e8:	10803fcc 	andi	r2,r2,255
   121ec:	1080201c 	xori	r2,r2,128
   121f0:	10bfe004 	addi	r2,r2,-128
   121f4:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   121f8:	e03ffe15 	stw	zero,-8(fp)
   121fc:	00006606 	br	12398 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   12200:	e0bffe17 	ldw	r2,-8(fp)
   12204:	e0ffff17 	ldw	r3,-4(fp)
   12208:	10801924 	muli	r2,r2,100
   1220c:	10c5883a 	add	r2,r2,r3
   12210:	10802404 	addi	r2,r2,144
   12214:	10800043 	ldbu	r2,1(r2)
   12218:	10803fcc 	andi	r2,r2,255
   1221c:	1080201c 	xori	r2,r2,128
   12220:	10bfe004 	addi	r2,r2,-128
   12224:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   12228:	e0bffe17 	ldw	r2,-8(fp)
   1222c:	e0ffff17 	ldw	r3,-4(fp)
   12230:	10801924 	muli	r2,r2,100
   12234:	10c5883a 	add	r2,r2,r3
   12238:	10802404 	addi	r2,r2,144
   1223c:	10800083 	ldbu	r2,2(r2)
   12240:	10c03fcc 	andi	r3,r2,255
   12244:	e0bffc17 	ldw	r2,-16(fp)
   12248:	1885383a 	mul	r2,r3,r2
   1224c:	1005d23a 	srai	r2,r2,8
   12250:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
   12254:	e0fffa17 	ldw	r3,-24(fp)
   12258:	e0bffb17 	ldw	r2,-20(fp)
   1225c:	18800116 	blt	r3,r2,12264 <lcd_repaint_screen+0x98>
      offset = 0;
   12260:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   12264:	e03ffd15 	stw	zero,-12(fp)
   12268:	00004506 	br	12380 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   1226c:	e17ffe17 	ldw	r5,-8(fp)
   12270:	e0fffd17 	ldw	r3,-12(fp)
   12274:	e0bffa17 	ldw	r2,-24(fp)
   12278:	1889883a 	add	r4,r3,r2
   1227c:	e0bffb17 	ldw	r2,-20(fp)
   12280:	2087283a 	div	r3,r4,r2
   12284:	e0bffb17 	ldw	r2,-20(fp)
   12288:	1885383a 	mul	r2,r3,r2
   1228c:	2089c83a 	sub	r4,r4,r2
   12290:	e0ffff17 	ldw	r3,-4(fp)
   12294:	28801924 	muli	r2,r5,100
   12298:	10c5883a 	add	r2,r2,r3
   1229c:	1105883a 	add	r2,r2,r4
   122a0:	10801004 	addi	r2,r2,64
   122a4:	10800003 	ldbu	r2,0(r2)
   122a8:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   122ac:	e0bffe17 	ldw	r2,-8(fp)
   122b0:	e13ffd17 	ldw	r4,-12(fp)
   122b4:	e0ffff17 	ldw	r3,-4(fp)
   122b8:	10801924 	muli	r2,r2,100
   122bc:	10c5883a 	add	r2,r2,r3
   122c0:	1105883a 	add	r2,r2,r4
   122c4:	10800c04 	addi	r2,r2,48
   122c8:	10800003 	ldbu	r2,0(r2)
   122cc:	10c03fcc 	andi	r3,r2,255
   122d0:	18c0201c 	xori	r3,r3,128
   122d4:	18ffe004 	addi	r3,r3,-128
   122d8:	e0bff947 	ldb	r2,-27(fp)
   122dc:	18802526 	beq	r3,r2,12374 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   122e0:	e0fffe17 	ldw	r3,-8(fp)
   122e4:	d0a01204 	addi	r2,gp,-32696
   122e8:	1885883a 	add	r2,r3,r2
   122ec:	10800003 	ldbu	r2,0(r2)
   122f0:	1007883a 	mov	r3,r2
   122f4:	e0bffd17 	ldw	r2,-12(fp)
   122f8:	1885883a 	add	r2,r3,r2
   122fc:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
   12300:	e0fff903 	ldbu	r3,-28(fp)
   12304:	e0bfff17 	ldw	r2,-4(fp)
   12308:	108008c3 	ldbu	r2,35(r2)
   1230c:	10803fcc 	andi	r2,r2,255
   12310:	1080201c 	xori	r2,r2,128
   12314:	10bfe004 	addi	r2,r2,-128
   12318:	18800926 	beq	r3,r2,12340 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   1231c:	e0fff903 	ldbu	r3,-28(fp)
   12320:	00bfe004 	movi	r2,-128
   12324:	1884b03a 	or	r2,r3,r2
   12328:	11403fcc 	andi	r5,r2,255
   1232c:	e13fff17 	ldw	r4,-4(fp)
   12330:	0011f7c0 	call	11f7c <lcd_write_command>
          sp->address = address;
   12334:	e0fff903 	ldbu	r3,-28(fp)
   12338:	e0bfff17 	ldw	r2,-4(fp)
   1233c:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   12340:	e0bff943 	ldbu	r2,-27(fp)
   12344:	11403fcc 	andi	r5,r2,255
   12348:	e13fff17 	ldw	r4,-4(fp)
   1234c:	00120340 	call	12034 <lcd_write_data>
        sp->line[y].visible[x] = c;
   12350:	e0bffe17 	ldw	r2,-8(fp)
   12354:	e13ffd17 	ldw	r4,-12(fp)
   12358:	e0ffff17 	ldw	r3,-4(fp)
   1235c:	10801924 	muli	r2,r2,100
   12360:	10c5883a 	add	r2,r2,r3
   12364:	1105883a 	add	r2,r2,r4
   12368:	10c00c04 	addi	r3,r2,48
   1236c:	e0bff943 	ldbu	r2,-27(fp)
   12370:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   12374:	e0bffd17 	ldw	r2,-12(fp)
   12378:	10800044 	addi	r2,r2,1
   1237c:	e0bffd15 	stw	r2,-12(fp)
   12380:	e0bffd17 	ldw	r2,-12(fp)
   12384:	10800410 	cmplti	r2,r2,16
   12388:	103fb81e 	bne	r2,zero,1226c <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1238c:	e0bffe17 	ldw	r2,-8(fp)
   12390:	10800044 	addi	r2,r2,1
   12394:	e0bffe15 	stw	r2,-8(fp)
   12398:	e0bffe17 	ldw	r2,-8(fp)
   1239c:	10800090 	cmplti	r2,r2,2
   123a0:	103f971e 	bne	r2,zero,12200 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   123a4:	e037883a 	mov	sp,fp
   123a8:	dfc00117 	ldw	ra,4(sp)
   123ac:	df000017 	ldw	fp,0(sp)
   123b0:	dec00204 	addi	sp,sp,8
   123b4:	f800283a 	ret

000123b8 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   123b8:	defffc04 	addi	sp,sp,-16
   123bc:	dfc00315 	stw	ra,12(sp)
   123c0:	df000215 	stw	fp,8(sp)
   123c4:	df000204 	addi	fp,sp,8
   123c8:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   123cc:	e03ffe15 	stw	zero,-8(fp)
   123d0:	00001d06 	br	12448 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   123d4:	e0bffe17 	ldw	r2,-8(fp)
   123d8:	10800048 	cmpgei	r2,r2,1
   123dc:	10000f1e 	bne	r2,zero,1241c <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   123e0:	e0bffe17 	ldw	r2,-8(fp)
   123e4:	10801924 	muli	r2,r2,100
   123e8:	10c01004 	addi	r3,r2,64
   123ec:	e0bfff17 	ldw	r2,-4(fp)
   123f0:	1889883a 	add	r4,r3,r2
   123f4:	e0bffe17 	ldw	r2,-8(fp)
   123f8:	10800044 	addi	r2,r2,1
   123fc:	10801924 	muli	r2,r2,100
   12400:	10c01004 	addi	r3,r2,64
   12404:	e0bfff17 	ldw	r2,-4(fp)
   12408:	1885883a 	add	r2,r3,r2
   1240c:	100b883a 	mov	r5,r2
   12410:	01801404 	movi	r6,80
   12414:	00052f40 	call	52f4 <memcpy>
   12418:	00000806 	br	1243c <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   1241c:	e0bffe17 	ldw	r2,-8(fp)
   12420:	10801924 	muli	r2,r2,100
   12424:	10c01004 	addi	r3,r2,64
   12428:	e0bfff17 	ldw	r2,-4(fp)
   1242c:	1889883a 	add	r4,r3,r2
   12430:	01400804 	movi	r5,32
   12434:	01801404 	movi	r6,80
   12438:	00053940 	call	5394 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1243c:	e0bffe17 	ldw	r2,-8(fp)
   12440:	10800044 	addi	r2,r2,1
   12444:	e0bffe15 	stw	r2,-8(fp)
   12448:	e0bffe17 	ldw	r2,-8(fp)
   1244c:	10800090 	cmplti	r2,r2,2
   12450:	103fe01e 	bne	r2,zero,123d4 <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   12454:	e0bfff17 	ldw	r2,-4(fp)
   12458:	10800883 	ldbu	r2,34(r2)
   1245c:	10bfffc4 	addi	r2,r2,-1
   12460:	1007883a 	mov	r3,r2
   12464:	e0bfff17 	ldw	r2,-4(fp)
   12468:	10c00885 	stb	r3,34(r2)
}
   1246c:	e037883a 	mov	sp,fp
   12470:	dfc00117 	ldw	ra,4(sp)
   12474:	df000017 	ldw	fp,0(sp)
   12478:	dec00204 	addi	sp,sp,8
   1247c:	f800283a 	ret

00012480 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   12480:	defff804 	addi	sp,sp,-32
   12484:	dfc00715 	stw	ra,28(sp)
   12488:	df000615 	stw	fp,24(sp)
   1248c:	df000604 	addi	fp,sp,24
   12490:	e13ffd15 	stw	r4,-12(fp)
   12494:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
   12498:	e03ffc15 	stw	zero,-16(fp)
   1249c:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
   124a0:	e0bffd17 	ldw	r2,-12(fp)
   124a4:	10800a03 	ldbu	r2,40(r2)
   124a8:	10803fcc 	andi	r2,r2,255
   124ac:	1080201c 	xori	r2,r2,128
   124b0:	10bfe004 	addi	r2,r2,-128
   124b4:	108016d8 	cmpnei	r2,r2,91
   124b8:	1000491e 	bne	r2,zero,125e0 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
   124bc:	e0bffd17 	ldw	r2,-12(fp)
   124c0:	10800a04 	addi	r2,r2,40
   124c4:	10800044 	addi	r2,r2,1
   124c8:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
   124cc:	00000d06 	br	12504 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   124d0:	e0bffc17 	ldw	r2,-16(fp)
   124d4:	10c002a4 	muli	r3,r2,10
   124d8:	e0bffa17 	ldw	r2,-24(fp)
   124dc:	10800003 	ldbu	r2,0(r2)
   124e0:	10803fcc 	andi	r2,r2,255
   124e4:	1080201c 	xori	r2,r2,128
   124e8:	10bfe004 	addi	r2,r2,-128
   124ec:	1885883a 	add	r2,r3,r2
   124f0:	10bff404 	addi	r2,r2,-48
   124f4:	e0bffc15 	stw	r2,-16(fp)
   124f8:	e0bffa17 	ldw	r2,-24(fp)
   124fc:	10800044 	addi	r2,r2,1
   12500:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   12504:	e0bffa17 	ldw	r2,-24(fp)
   12508:	10800003 	ldbu	r2,0(r2)
   1250c:	10803fcc 	andi	r2,r2,255
   12510:	1080201c 	xori	r2,r2,128
   12514:	10bfe004 	addi	r2,r2,-128
   12518:	1007883a 	mov	r3,r2
   1251c:	00820034 	movhi	r2,2048
   12520:	1088e904 	addi	r2,r2,9124
   12524:	10800017 	ldw	r2,0(r2)
   12528:	1885883a 	add	r2,r3,r2
   1252c:	10800003 	ldbu	r2,0(r2)
   12530:	10803fcc 	andi	r2,r2,255
   12534:	1080010c 	andi	r2,r2,4
   12538:	1004c03a 	cmpne	r2,r2,zero
   1253c:	103fe41e 	bne	r2,zero,124d0 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   12540:	e0bffa17 	ldw	r2,-24(fp)
   12544:	10800003 	ldbu	r2,0(r2)
   12548:	10803fcc 	andi	r2,r2,255
   1254c:	1080201c 	xori	r2,r2,128
   12550:	10bfe004 	addi	r2,r2,-128
   12554:	10800ed8 	cmpnei	r2,r2,59
   12558:	1000231e 	bne	r2,zero,125e8 <lcd_handle_escape+0x168>
    {
      ptr++;
   1255c:	e0bffa17 	ldw	r2,-24(fp)
   12560:	10800044 	addi	r2,r2,1
   12564:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
   12568:	00000d06 	br	125a0 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   1256c:	e0bffb17 	ldw	r2,-20(fp)
   12570:	10c002a4 	muli	r3,r2,10
   12574:	e0bffa17 	ldw	r2,-24(fp)
   12578:	10800003 	ldbu	r2,0(r2)
   1257c:	10803fcc 	andi	r2,r2,255
   12580:	1080201c 	xori	r2,r2,128
   12584:	10bfe004 	addi	r2,r2,-128
   12588:	1885883a 	add	r2,r3,r2
   1258c:	10bff404 	addi	r2,r2,-48
   12590:	e0bffb15 	stw	r2,-20(fp)
   12594:	e0bffa17 	ldw	r2,-24(fp)
   12598:	10800044 	addi	r2,r2,1
   1259c:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   125a0:	e0bffa17 	ldw	r2,-24(fp)
   125a4:	10800003 	ldbu	r2,0(r2)
   125a8:	10803fcc 	andi	r2,r2,255
   125ac:	1080201c 	xori	r2,r2,128
   125b0:	10bfe004 	addi	r2,r2,-128
   125b4:	1007883a 	mov	r3,r2
   125b8:	00820034 	movhi	r2,2048
   125bc:	1088e904 	addi	r2,r2,9124
   125c0:	10800017 	ldw	r2,0(r2)
   125c4:	1885883a 	add	r2,r3,r2
   125c8:	10800003 	ldbu	r2,0(r2)
   125cc:	10803fcc 	andi	r2,r2,255
   125d0:	1080010c 	andi	r2,r2,4
   125d4:	1004c03a 	cmpne	r2,r2,zero
   125d8:	103fe41e 	bne	r2,zero,1256c <lcd_handle_escape+0xec>
   125dc:	00000206 	br	125e8 <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   125e0:	00bfffc4 	movi	r2,-1
   125e4:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
   125e8:	e0bffe07 	ldb	r2,-8(fp)
   125ec:	e0bfff15 	stw	r2,-4(fp)
   125f0:	e0ffff17 	ldw	r3,-4(fp)
   125f4:	188012a0 	cmpeqi	r2,r3,74
   125f8:	10002f1e 	bne	r2,zero,126b8 <lcd_handle_escape+0x238>
   125fc:	e0ffff17 	ldw	r3,-4(fp)
   12600:	188012c8 	cmpgei	r2,r3,75
   12604:	1000041e 	bne	r2,zero,12618 <lcd_handle_escape+0x198>
   12608:	e0ffff17 	ldw	r3,-4(fp)
   1260c:	18801220 	cmpeqi	r2,r3,72
   12610:	1000081e 	bne	r2,zero,12634 <lcd_handle_escape+0x1b4>
   12614:	00004906 	br	1273c <lcd_handle_escape+0x2bc>
   12618:	e0ffff17 	ldw	r3,-4(fp)
   1261c:	188012e0 	cmpeqi	r2,r3,75
   12620:	10002b1e 	bne	r2,zero,126d0 <lcd_handle_escape+0x250>
   12624:	e0ffff17 	ldw	r3,-4(fp)
   12628:	188019a0 	cmpeqi	r2,r3,102
   1262c:	1000011e 	bne	r2,zero,12634 <lcd_handle_escape+0x1b4>
   12630:	00004206 	br	1273c <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   12634:	e0bffb17 	ldw	r2,-20(fp)
   12638:	10800050 	cmplti	r2,r2,1
   1263c:	1000051e 	bne	r2,zero,12654 <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
   12640:	e0bffb17 	ldw	r2,-20(fp)
   12644:	10bfffc4 	addi	r2,r2,-1
   12648:	1007883a 	mov	r3,r2
   1264c:	e0bffd17 	ldw	r2,-12(fp)
   12650:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   12654:	e0bffc17 	ldw	r2,-16(fp)
   12658:	10800050 	cmplti	r2,r2,1
   1265c:	1000371e 	bne	r2,zero,1273c <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
   12660:	e0bffc17 	ldw	r2,-16(fp)
   12664:	10bfffc4 	addi	r2,r2,-1
   12668:	1007883a 	mov	r3,r2
   1266c:	e0bffd17 	ldw	r2,-12(fp)
   12670:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   12674:	e0bffd17 	ldw	r2,-12(fp)
   12678:	10800883 	ldbu	r2,34(r2)
   1267c:	10803fcc 	andi	r2,r2,255
   12680:	10800170 	cmpltui	r2,r2,5
   12684:	1000061e 	bne	r2,zero,126a0 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
   12688:	e0fffd17 	ldw	r3,-12(fp)
   1268c:	00800104 	movi	r2,4
   12690:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
   12694:	00000206 	br	126a0 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
   12698:	e13ffd17 	ldw	r4,-12(fp)
   1269c:	00123b80 	call	123b8 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   126a0:	e0bffd17 	ldw	r2,-12(fp)
   126a4:	10800883 	ldbu	r2,34(r2)
   126a8:	10803fcc 	andi	r2,r2,255
   126ac:	108000e8 	cmpgeui	r2,r2,3
   126b0:	103ff91e 	bne	r2,zero,12698 <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
   126b4:	00002106 	br	1273c <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   126b8:	e0bffc17 	ldw	r2,-16(fp)
   126bc:	10800098 	cmpnei	r2,r2,2
   126c0:	10001e1e 	bne	r2,zero,1273c <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
   126c4:	e13ffd17 	ldw	r4,-12(fp)
   126c8:	00121080 	call	12108 <lcd_clear_screen>
    break;
   126cc:	00001b06 	br	1273c <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   126d0:	e0bffc17 	ldw	r2,-16(fp)
   126d4:	10800048 	cmpgei	r2,r2,1
   126d8:	1000181e 	bne	r2,zero,1273c <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   126dc:	e0bffd17 	ldw	r2,-12(fp)
   126e0:	10800843 	ldbu	r2,33(r2)
   126e4:	10803fcc 	andi	r2,r2,255
   126e8:	10801428 	cmpgeui	r2,r2,80
   126ec:	1000131e 	bne	r2,zero,1273c <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   126f0:	e0bffd17 	ldw	r2,-12(fp)
   126f4:	10800883 	ldbu	r2,34(r2)
   126f8:	10803fcc 	andi	r2,r2,255
   126fc:	10801924 	muli	r2,r2,100
   12700:	10c01004 	addi	r3,r2,64
   12704:	e0bffd17 	ldw	r2,-12(fp)
   12708:	1887883a 	add	r3,r3,r2
   1270c:	e0bffd17 	ldw	r2,-12(fp)
   12710:	10800843 	ldbu	r2,33(r2)
   12714:	10803fcc 	andi	r2,r2,255
   12718:	1889883a 	add	r4,r3,r2
   1271c:	e0bffd17 	ldw	r2,-12(fp)
   12720:	10800843 	ldbu	r2,33(r2)
   12724:	10c03fcc 	andi	r3,r2,255
   12728:	00801404 	movi	r2,80
   1272c:	10c5c83a 	sub	r2,r2,r3
   12730:	100d883a 	mov	r6,r2
   12734:	01400804 	movi	r5,32
   12738:	00053940 	call	5394 <memset>
    }
    break;
  }
}
   1273c:	e037883a 	mov	sp,fp
   12740:	dfc00117 	ldw	ra,4(sp)
   12744:	df000017 	ldw	fp,0(sp)
   12748:	dec00204 	addi	sp,sp,8
   1274c:	f800283a 	ret

00012750 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   12750:	defff304 	addi	sp,sp,-52
   12754:	dfc00c15 	stw	ra,48(sp)
   12758:	df000b15 	stw	fp,44(sp)
   1275c:	df000b04 	addi	fp,sp,44
   12760:	e13ffc15 	stw	r4,-16(fp)
   12764:	e17ffd15 	stw	r5,-12(fp)
   12768:	e1bffe15 	stw	r6,-8(fp)
   1276c:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   12770:	e0bffe17 	ldw	r2,-8(fp)
   12774:	1007883a 	mov	r3,r2
   12778:	e0bffd17 	ldw	r2,-12(fp)
   1277c:	10c5883a 	add	r2,r2,r3
   12780:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   12784:	e0fffc17 	ldw	r3,-16(fp)
   12788:	00800044 	movi	r2,1
   1278c:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
   12790:	0000a206 	br	12a1c <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
   12794:	e0bffd17 	ldw	r2,-12(fp)
   12798:	10800003 	ldbu	r2,0(r2)
   1279c:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
   127a0:	e0bffc17 	ldw	r2,-16(fp)
   127a4:	10800903 	ldbu	r2,36(r2)
   127a8:	10803fcc 	andi	r2,r2,255
   127ac:	1080201c 	xori	r2,r2,128
   127b0:	10bfe004 	addi	r2,r2,-128
   127b4:	1004803a 	cmplt	r2,r2,zero
   127b8:	10003b1e 	bne	r2,zero,128a8 <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
   127bc:	e0bffc17 	ldw	r2,-16(fp)
   127c0:	10800903 	ldbu	r2,36(r2)
   127c4:	10803fcc 	andi	r2,r2,255
   127c8:	1080201c 	xori	r2,r2,128
   127cc:	10bfe004 	addi	r2,r2,-128
   127d0:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   127d4:	e0bff717 	ldw	r2,-36(fp)
   127d8:	1004c03a 	cmpne	r2,r2,zero
   127dc:	1000031e 	bne	r2,zero,127ec <altera_avalon_lcd_16207_write+0x9c>
   127e0:	e0bff807 	ldb	r2,-32(fp)
   127e4:	108016d8 	cmpnei	r2,r2,91
   127e8:	1000111e 	bne	r2,zero,12830 <altera_avalon_lcd_16207_write+0xe0>
   127ec:	e0bff717 	ldw	r2,-36(fp)
   127f0:	1005003a 	cmpeq	r2,r2,zero
   127f4:	10001a1e 	bne	r2,zero,12860 <altera_avalon_lcd_16207_write+0x110>
   127f8:	e0bff807 	ldb	r2,-32(fp)
   127fc:	1007883a 	mov	r3,r2
   12800:	00820034 	movhi	r2,2048
   12804:	1088e904 	addi	r2,r2,9124
   12808:	10800017 	ldw	r2,0(r2)
   1280c:	1885883a 	add	r2,r3,r2
   12810:	10800003 	ldbu	r2,0(r2)
   12814:	10803fcc 	andi	r2,r2,255
   12818:	1080010c 	andi	r2,r2,4
   1281c:	1004c03a 	cmpne	r2,r2,zero
   12820:	10000f1e 	bne	r2,zero,12860 <altera_avalon_lcd_16207_write+0x110>
   12824:	e0bff807 	ldb	r2,-32(fp)
   12828:	10800ee0 	cmpeqi	r2,r2,59
   1282c:	10000c1e 	bne	r2,zero,12860 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
   12830:	e0fff717 	ldw	r3,-36(fp)
   12834:	e0bffc17 	ldw	r2,-16(fp)
   12838:	1885883a 	add	r2,r3,r2
   1283c:	10800a04 	addi	r2,r2,40
   12840:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   12844:	e17ff807 	ldb	r5,-32(fp)
   12848:	e13ffc17 	ldw	r4,-16(fp)
   1284c:	00124800 	call	12480 <lcd_handle_escape>

        sp->esccount = -1;
   12850:	e0fffc17 	ldw	r3,-16(fp)
   12854:	00bfffc4 	movi	r2,-1
   12858:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   1285c:	00006c06 	br	12a10 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   12860:	e0bffc17 	ldw	r2,-16(fp)
   12864:	10800903 	ldbu	r2,36(r2)
   12868:	10803fcc 	andi	r2,r2,255
   1286c:	108001e8 	cmpgeui	r2,r2,7
   12870:	1000671e 	bne	r2,zero,12a10 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
   12874:	e0fff717 	ldw	r3,-36(fp)
   12878:	e0bffc17 	ldw	r2,-16(fp)
   1287c:	1885883a 	add	r2,r3,r2
   12880:	10c00a04 	addi	r3,r2,40
   12884:	e0bff803 	ldbu	r2,-32(fp)
   12888:	18800005 	stb	r2,0(r3)
        sp->esccount++;
   1288c:	e0bffc17 	ldw	r2,-16(fp)
   12890:	10800903 	ldbu	r2,36(r2)
   12894:	10800044 	addi	r2,r2,1
   12898:	1007883a 	mov	r3,r2
   1289c:	e0bffc17 	ldw	r2,-16(fp)
   128a0:	10c00905 	stb	r3,36(r2)
   128a4:	00005a06 	br	12a10 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
   128a8:	e0bff807 	ldb	r2,-32(fp)
   128ac:	108006d8 	cmpnei	r2,r2,27
   128b0:	1000031e 	bne	r2,zero,128c0 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
   128b4:	e0bffc17 	ldw	r2,-16(fp)
   128b8:	10000905 	stb	zero,36(r2)
   128bc:	00005406 	br	12a10 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
   128c0:	e0bff807 	ldb	r2,-32(fp)
   128c4:	10800358 	cmpnei	r2,r2,13
   128c8:	1000031e 	bne	r2,zero,128d8 <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
   128cc:	e0bffc17 	ldw	r2,-16(fp)
   128d0:	10000845 	stb	zero,33(r2)
   128d4:	00004e06 	br	12a10 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
   128d8:	e0bff807 	ldb	r2,-32(fp)
   128dc:	10800298 	cmpnei	r2,r2,10
   128e0:	1000101e 	bne	r2,zero,12924 <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
   128e4:	e0bffc17 	ldw	r2,-16(fp)
   128e8:	10000845 	stb	zero,33(r2)
      sp->y++;
   128ec:	e0bffc17 	ldw	r2,-16(fp)
   128f0:	10800883 	ldbu	r2,34(r2)
   128f4:	10800044 	addi	r2,r2,1
   128f8:	1007883a 	mov	r3,r2
   128fc:	e0bffc17 	ldw	r2,-16(fp)
   12900:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   12904:	e0bffc17 	ldw	r2,-16(fp)
   12908:	10800883 	ldbu	r2,34(r2)
   1290c:	10803fcc 	andi	r2,r2,255
   12910:	108000f0 	cmpltui	r2,r2,3
   12914:	10003e1e 	bne	r2,zero,12a10 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
   12918:	e13ffc17 	ldw	r4,-16(fp)
   1291c:	00123b80 	call	123b8 <lcd_scroll_up>
   12920:	00003b06 	br	12a10 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
   12924:	e0bff807 	ldb	r2,-32(fp)
   12928:	10800218 	cmpnei	r2,r2,8
   1292c:	10000c1e 	bne	r2,zero,12960 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
   12930:	e0bffc17 	ldw	r2,-16(fp)
   12934:	10800843 	ldbu	r2,33(r2)
   12938:	10803fcc 	andi	r2,r2,255
   1293c:	1005003a 	cmpeq	r2,r2,zero
   12940:	1000331e 	bne	r2,zero,12a10 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
   12944:	e0bffc17 	ldw	r2,-16(fp)
   12948:	10800843 	ldbu	r2,33(r2)
   1294c:	10bfffc4 	addi	r2,r2,-1
   12950:	1007883a 	mov	r3,r2
   12954:	e0bffc17 	ldw	r2,-16(fp)
   12958:	10c00845 	stb	r3,33(r2)
   1295c:	00002c06 	br	12a10 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
   12960:	e0bff807 	ldb	r2,-32(fp)
   12964:	1007883a 	mov	r3,r2
   12968:	00820034 	movhi	r2,2048
   1296c:	1088e904 	addi	r2,r2,9124
   12970:	10800017 	ldw	r2,0(r2)
   12974:	1885883a 	add	r2,r3,r2
   12978:	10800003 	ldbu	r2,0(r2)
   1297c:	10803fcc 	andi	r2,r2,255
   12980:	1080201c 	xori	r2,r2,128
   12984:	10bfe004 	addi	r2,r2,-128
   12988:	108025cc 	andi	r2,r2,151
   1298c:	1005003a 	cmpeq	r2,r2,zero
   12990:	10001f1e 	bne	r2,zero,12a10 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   12994:	e0bffc17 	ldw	r2,-16(fp)
   12998:	10800883 	ldbu	r2,34(r2)
   1299c:	10803fcc 	andi	r2,r2,255
   129a0:	108000b0 	cmpltui	r2,r2,2
   129a4:	1000021e 	bne	r2,zero,129b0 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
   129a8:	e13ffc17 	ldw	r4,-16(fp)
   129ac:	00123b80 	call	123b8 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   129b0:	e0bffc17 	ldw	r2,-16(fp)
   129b4:	10800843 	ldbu	r2,33(r2)
   129b8:	10803fcc 	andi	r2,r2,255
   129bc:	10801428 	cmpgeui	r2,r2,80
   129c0:	10000d1e 	bne	r2,zero,129f8 <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
   129c4:	e0bffc17 	ldw	r2,-16(fp)
   129c8:	10800883 	ldbu	r2,34(r2)
   129cc:	11003fcc 	andi	r4,r2,255
   129d0:	e0bffc17 	ldw	r2,-16(fp)
   129d4:	10800843 	ldbu	r2,33(r2)
   129d8:	11403fcc 	andi	r5,r2,255
   129dc:	e0fffc17 	ldw	r3,-16(fp)
   129e0:	20801924 	muli	r2,r4,100
   129e4:	10c5883a 	add	r2,r2,r3
   129e8:	1145883a 	add	r2,r2,r5
   129ec:	10c01004 	addi	r3,r2,64
   129f0:	e0bff803 	ldbu	r2,-32(fp)
   129f4:	18800005 	stb	r2,0(r3)

      sp->x++;
   129f8:	e0bffc17 	ldw	r2,-16(fp)
   129fc:	10800843 	ldbu	r2,33(r2)
   12a00:	10800044 	addi	r2,r2,1
   12a04:	1007883a 	mov	r3,r2
   12a08:	e0bffc17 	ldw	r2,-16(fp)
   12a0c:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   12a10:	e0bffd17 	ldw	r2,-12(fp)
   12a14:	10800044 	addi	r2,r2,1
   12a18:	e0bffd15 	stw	r2,-12(fp)
   12a1c:	e0fffd17 	ldw	r3,-12(fp)
   12a20:	e0bffb17 	ldw	r2,-20(fp)
   12a24:	18bf5b36 	bltu	r3,r2,12794 <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   12a28:	00800404 	movi	r2,16
   12a2c:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12a30:	e03ffa15 	stw	zero,-24(fp)
   12a34:	00003606 	br	12b10 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12a38:	00801404 	movi	r2,80
   12a3c:	e0bff615 	stw	r2,-40(fp)
   12a40:	00001106 	br	12a88 <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
   12a44:	e13ffa17 	ldw	r4,-24(fp)
   12a48:	e0bff617 	ldw	r2,-40(fp)
   12a4c:	117fffc4 	addi	r5,r2,-1
   12a50:	e0fffc17 	ldw	r3,-16(fp)
   12a54:	20801924 	muli	r2,r4,100
   12a58:	10c5883a 	add	r2,r2,r3
   12a5c:	1145883a 	add	r2,r2,r5
   12a60:	10801004 	addi	r2,r2,64
   12a64:	10800003 	ldbu	r2,0(r2)
   12a68:	10803fcc 	andi	r2,r2,255
   12a6c:	1080201c 	xori	r2,r2,128
   12a70:	10bfe004 	addi	r2,r2,-128
   12a74:	10800818 	cmpnei	r2,r2,32
   12a78:	1000061e 	bne	r2,zero,12a94 <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   12a7c:	e0bff617 	ldw	r2,-40(fp)
   12a80:	10bfffc4 	addi	r2,r2,-1
   12a84:	e0bff615 	stw	r2,-40(fp)
   12a88:	e0bff617 	ldw	r2,-40(fp)
   12a8c:	10800048 	cmpgei	r2,r2,1
   12a90:	103fec1e 	bne	r2,zero,12a44 <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   12a94:	e0bff617 	ldw	r2,-40(fp)
   12a98:	10800448 	cmpgei	r2,r2,17
   12a9c:	1000031e 	bne	r2,zero,12aac <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
   12aa0:	00800404 	movi	r2,16
   12aa4:	e0bff615 	stw	r2,-40(fp)
   12aa8:	00000306 	br	12ab8 <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
   12aac:	e0bff617 	ldw	r2,-40(fp)
   12ab0:	10800044 	addi	r2,r2,1
   12ab4:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
   12ab8:	e13ffa17 	ldw	r4,-24(fp)
   12abc:	e0bff617 	ldw	r2,-40(fp)
   12ac0:	100b883a 	mov	r5,r2
   12ac4:	e0fffc17 	ldw	r3,-16(fp)
   12ac8:	20801924 	muli	r2,r4,100
   12acc:	10c5883a 	add	r2,r2,r3
   12ad0:	10802404 	addi	r2,r2,144
   12ad4:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
   12ad8:	e0fff917 	ldw	r3,-28(fp)
   12adc:	e0bff617 	ldw	r2,-40(fp)
   12ae0:	1880020e 	bge	r3,r2,12aec <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
   12ae4:	e0bff617 	ldw	r2,-40(fp)
   12ae8:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   12aec:	e0bffa17 	ldw	r2,-24(fp)
   12af0:	e0fffc17 	ldw	r3,-16(fp)
   12af4:	10801924 	muli	r2,r2,100
   12af8:	10c5883a 	add	r2,r2,r3
   12afc:	10802404 	addi	r2,r2,144
   12b00:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12b04:	e0bffa17 	ldw	r2,-24(fp)
   12b08:	10800044 	addi	r2,r2,1
   12b0c:	e0bffa15 	stw	r2,-24(fp)
   12b10:	e0bffa17 	ldw	r2,-24(fp)
   12b14:	10800090 	cmplti	r2,r2,2
   12b18:	103fc71e 	bne	r2,zero,12a38 <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   12b1c:	e0bff917 	ldw	r2,-28(fp)
   12b20:	10800448 	cmpgei	r2,r2,17
   12b24:	1000031e 	bne	r2,zero,12b34 <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
   12b28:	e0bffc17 	ldw	r2,-16(fp)
   12b2c:	10000985 	stb	zero,38(r2)
   12b30:	00002d06 	br	12be8 <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
   12b34:	e0bff917 	ldw	r2,-28(fp)
   12b38:	1085883a 	add	r2,r2,r2
   12b3c:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
   12b40:	e0bff917 	ldw	r2,-28(fp)
   12b44:	1007883a 	mov	r3,r2
   12b48:	e0bffc17 	ldw	r2,-16(fp)
   12b4c:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12b50:	e03ffa15 	stw	zero,-24(fp)
   12b54:	00002106 	br	12bdc <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   12b58:	e0bffa17 	ldw	r2,-24(fp)
   12b5c:	e0fffc17 	ldw	r3,-16(fp)
   12b60:	10801924 	muli	r2,r2,100
   12b64:	10c5883a 	add	r2,r2,r3
   12b68:	10802404 	addi	r2,r2,144
   12b6c:	10800043 	ldbu	r2,1(r2)
   12b70:	10803fcc 	andi	r2,r2,255
   12b74:	1080201c 	xori	r2,r2,128
   12b78:	10bfe004 	addi	r2,r2,-128
   12b7c:	10800450 	cmplti	r2,r2,17
   12b80:	1000131e 	bne	r2,zero,12bd0 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   12b84:	e17ffa17 	ldw	r5,-24(fp)
   12b88:	e0bffa17 	ldw	r2,-24(fp)
   12b8c:	e0fffc17 	ldw	r3,-16(fp)
   12b90:	10801924 	muli	r2,r2,100
   12b94:	10c5883a 	add	r2,r2,r3
   12b98:	10802404 	addi	r2,r2,144
   12b9c:	10800043 	ldbu	r2,1(r2)
   12ba0:	10803fcc 	andi	r2,r2,255
   12ba4:	1080201c 	xori	r2,r2,128
   12ba8:	10bfe004 	addi	r2,r2,-128
   12bac:	1006923a 	slli	r3,r2,8
   12bb0:	e0bff917 	ldw	r2,-28(fp)
   12bb4:	1885283a 	div	r2,r3,r2
   12bb8:	1009883a 	mov	r4,r2
   12bbc:	e0fffc17 	ldw	r3,-16(fp)
   12bc0:	28801924 	muli	r2,r5,100
   12bc4:	10c5883a 	add	r2,r2,r3
   12bc8:	10802404 	addi	r2,r2,144
   12bcc:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   12bd0:	e0bffa17 	ldw	r2,-24(fp)
   12bd4:	10800044 	addi	r2,r2,1
   12bd8:	e0bffa15 	stw	r2,-24(fp)
   12bdc:	e0bffa17 	ldw	r2,-24(fp)
   12be0:	10800090 	cmplti	r2,r2,2
   12be4:	103fdc1e 	bne	r2,zero,12b58 <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   12be8:	e0bffc17 	ldw	r2,-16(fp)
   12bec:	10800943 	ldbu	r2,37(r2)
   12bf0:	10803fcc 	andi	r2,r2,255
   12bf4:	1080201c 	xori	r2,r2,128
   12bf8:	10bfe004 	addi	r2,r2,-128
   12bfc:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
   12c00:	e13ffc17 	ldw	r4,-16(fp)
   12c04:	00121cc0 	call	121cc <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   12c08:	e0bffc17 	ldw	r2,-16(fp)
   12c0c:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   12c10:	e0bffc17 	ldw	r2,-16(fp)
   12c14:	10800943 	ldbu	r2,37(r2)
   12c18:	10c03fcc 	andi	r3,r2,255
   12c1c:	18c0201c 	xori	r3,r3,128
   12c20:	18ffe004 	addi	r3,r3,-128
   12c24:	e0bff517 	ldw	r2,-44(fp)
   12c28:	18800426 	beq	r3,r2,12c3c <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   12c2c:	e0fffc17 	ldw	r3,-16(fp)
   12c30:	00800044 	movi	r2,1
   12c34:	188009c5 	stb	r2,39(r3)
  }
   12c38:	003feb06 	br	12be8 <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   12c3c:	e0bffe17 	ldw	r2,-8(fp)
}
   12c40:	e037883a 	mov	sp,fp
   12c44:	dfc00117 	ldw	ra,4(sp)
   12c48:	df000017 	ldw	fp,0(sp)
   12c4c:	dec00204 	addi	sp,sp,8
   12c50:	f800283a 	ret

00012c54 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   12c54:	defffc04 	addi	sp,sp,-16
   12c58:	dfc00315 	stw	ra,12(sp)
   12c5c:	df000215 	stw	fp,8(sp)
   12c60:	df000204 	addi	fp,sp,8
   12c64:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   12c68:	e0bfff17 	ldw	r2,-4(fp)
   12c6c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   12c70:	e0bffe17 	ldw	r2,-8(fp)
   12c74:	10800943 	ldbu	r2,37(r2)
   12c78:	10803fcc 	andi	r2,r2,255
   12c7c:	1080201c 	xori	r2,r2,128
   12c80:	10bfe004 	addi	r2,r2,-128
   12c84:	10c00044 	addi	r3,r2,1
   12c88:	e0bffe17 	ldw	r2,-8(fp)
   12c8c:	10800983 	ldbu	r2,38(r2)
   12c90:	10803fcc 	andi	r2,r2,255
   12c94:	1080201c 	xori	r2,r2,128
   12c98:	10bfe004 	addi	r2,r2,-128
   12c9c:	18800316 	blt	r3,r2,12cac <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
   12ca0:	e0bffe17 	ldw	r2,-8(fp)
   12ca4:	10000945 	stb	zero,37(r2)
   12ca8:	00000606 	br	12cc4 <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
   12cac:	e0bffe17 	ldw	r2,-8(fp)
   12cb0:	10800943 	ldbu	r2,37(r2)
   12cb4:	10800044 	addi	r2,r2,1
   12cb8:	1007883a 	mov	r3,r2
   12cbc:	e0bffe17 	ldw	r2,-8(fp)
   12cc0:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   12cc4:	e0bffe17 	ldw	r2,-8(fp)
   12cc8:	10800983 	ldbu	r2,38(r2)
   12ccc:	10803fcc 	andi	r2,r2,255
   12cd0:	1080201c 	xori	r2,r2,128
   12cd4:	10bfe004 	addi	r2,r2,-128
   12cd8:	10800050 	cmplti	r2,r2,1
   12cdc:	1000091e 	bne	r2,zero,12d04 <alt_lcd_16207_timeout+0xb0>
   12ce0:	e0bffe17 	ldw	r2,-8(fp)
   12ce4:	108009c3 	ldbu	r2,39(r2)
   12ce8:	10803fcc 	andi	r2,r2,255
   12cec:	1080201c 	xori	r2,r2,128
   12cf0:	10bfe004 	addi	r2,r2,-128
   12cf4:	1004c03a 	cmpne	r2,r2,zero
   12cf8:	1000021e 	bne	r2,zero,12d04 <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
   12cfc:	e13ffe17 	ldw	r4,-8(fp)
   12d00:	00121cc0 	call	121cc <lcd_repaint_screen>

  return sp->period;
   12d04:	e0bffe17 	ldw	r2,-8(fp)
   12d08:	10800717 	ldw	r2,28(r2)
}
   12d0c:	e037883a 	mov	sp,fp
   12d10:	dfc00117 	ldw	ra,4(sp)
   12d14:	df000017 	ldw	fp,0(sp)
   12d18:	dec00204 	addi	sp,sp,8
   12d1c:	f800283a 	ret

00012d20 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   12d20:	defffc04 	addi	sp,sp,-16
   12d24:	dfc00315 	stw	ra,12(sp)
   12d28:	df000215 	stw	fp,8(sp)
   12d2c:	df000204 	addi	fp,sp,8
   12d30:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   12d34:	e0bfff17 	ldw	r2,-4(fp)
   12d38:	10800017 	ldw	r2,0(r2)
   12d3c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   12d40:	e0bfff17 	ldw	r2,-4(fp)
   12d44:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   12d48:	010ea604 	movi	r4,15000
   12d4c:	00143800 	call	14380 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12d50:	e0bffe17 	ldw	r2,-8(fp)
   12d54:	1007883a 	mov	r3,r2
   12d58:	00800c04 	movi	r2,48
   12d5c:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   12d60:	01040104 	movi	r4,4100
   12d64:	00143800 	call	14380 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12d68:	e0bffe17 	ldw	r2,-8(fp)
   12d6c:	1007883a 	mov	r3,r2
   12d70:	00800c04 	movi	r2,48
   12d74:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   12d78:	0100fa04 	movi	r4,1000
   12d7c:	00143800 	call	14380 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   12d80:	e0bffe17 	ldw	r2,-8(fp)
   12d84:	1007883a 	mov	r3,r2
   12d88:	00800c04 	movi	r2,48
   12d8c:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   12d90:	e13fff17 	ldw	r4,-4(fp)
   12d94:	01400e04 	movi	r5,56
   12d98:	0011f7c0 	call	11f7c <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   12d9c:	e13fff17 	ldw	r4,-4(fp)
   12da0:	01400204 	movi	r5,8
   12da4:	0011f7c0 	call	11f7c <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   12da8:	e13fff17 	ldw	r4,-4(fp)
   12dac:	00121080 	call	12108 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   12db0:	e13fff17 	ldw	r4,-4(fp)
   12db4:	01400184 	movi	r5,6
   12db8:	0011f7c0 	call	11f7c <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   12dbc:	e13fff17 	ldw	r4,-4(fp)
   12dc0:	01400304 	movi	r5,12
   12dc4:	0011f7c0 	call	11f7c <lcd_write_command>

  sp->esccount = -1;
   12dc8:	e0ffff17 	ldw	r3,-4(fp)
   12dcc:	00bfffc4 	movi	r2,-1
   12dd0:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
   12dd4:	e0bfff17 	ldw	r2,-4(fp)
   12dd8:	11000a04 	addi	r4,r2,40
   12ddc:	000b883a 	mov	r5,zero
   12de0:	01800204 	movi	r6,8
   12de4:	00053940 	call	5394 <memset>

  sp->scrollpos = 0;
   12de8:	e0bfff17 	ldw	r2,-4(fp)
   12dec:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   12df0:	e0bfff17 	ldw	r2,-4(fp)
   12df4:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   12df8:	e0bfff17 	ldw	r2,-4(fp)
   12dfc:	100009c5 	stb	zero,39(r2)
   12e00:	00820034 	movhi	r2,2048
   12e04:	10891204 	addi	r2,r2,9288
   12e08:	10800017 	ldw	r2,0(r2)
   12e0c:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   12e10:	00800284 	movi	r2,10
   12e14:	1885203a 	divu	r2,r3,r2
   12e18:	1007883a 	mov	r3,r2
   12e1c:	e0bfff17 	ldw	r2,-4(fp)
   12e20:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   12e24:	e0bfff17 	ldw	r2,-4(fp)
   12e28:	11000104 	addi	r4,r2,4
   12e2c:	e0bfff17 	ldw	r2,-4(fp)
   12e30:	10800717 	ldw	r2,28(r2)
   12e34:	100b883a 	mov	r5,r2
   12e38:	01800074 	movhi	r6,1
   12e3c:	318b1504 	addi	r6,r6,11348
   12e40:	e1ffff17 	ldw	r7,-4(fp)
   12e44:	00139640 	call	13964 <alt_alarm_start>
}
   12e48:	e037883a 	mov	sp,fp
   12e4c:	dfc00117 	ldw	ra,4(sp)
   12e50:	df000017 	ldw	fp,0(sp)
   12e54:	dec00204 	addi	sp,sp,8
   12e58:	f800283a 	ret

00012e5c <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   12e5c:	defffa04 	addi	sp,sp,-24
   12e60:	dfc00515 	stw	ra,20(sp)
   12e64:	df000415 	stw	fp,16(sp)
   12e68:	df000404 	addi	fp,sp,16
   12e6c:	e13ffd15 	stw	r4,-12(fp)
   12e70:	e17ffe15 	stw	r5,-8(fp)
   12e74:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   12e78:	e0bffd17 	ldw	r2,-12(fp)
   12e7c:	10800017 	ldw	r2,0(r2)
   12e80:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   12e84:	e0bffc17 	ldw	r2,-16(fp)
   12e88:	11000a04 	addi	r4,r2,40
   12e8c:	e0bffd17 	ldw	r2,-12(fp)
   12e90:	11c00217 	ldw	r7,8(r2)
   12e94:	e17ffe17 	ldw	r5,-8(fp)
   12e98:	e1bfff17 	ldw	r6,-4(fp)
   12e9c:	00127500 	call	12750 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   12ea0:	e037883a 	mov	sp,fp
   12ea4:	dfc00117 	ldw	ra,4(sp)
   12ea8:	df000017 	ldw	fp,0(sp)
   12eac:	dec00204 	addi	sp,sp,8
   12eb0:	f800283a 	ret

00012eb4 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   12eb4:	defffa04 	addi	sp,sp,-24
   12eb8:	dfc00515 	stw	ra,20(sp)
   12ebc:	df000415 	stw	fp,16(sp)
   12ec0:	df000404 	addi	fp,sp,16
   12ec4:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   12ec8:	e0bfff17 	ldw	r2,-4(fp)
   12ecc:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   12ed0:	e0bfff17 	ldw	r2,-4(fp)
   12ed4:	10800104 	addi	r2,r2,4
   12ed8:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   12edc:	0005303a 	rdctl	r2,status
   12ee0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   12ee4:	e0fffd17 	ldw	r3,-12(fp)
   12ee8:	00bfff84 	movi	r2,-2
   12eec:	1884703a 	and	r2,r3,r2
   12ef0:	1001703a 	wrctl	status,r2
  
  return context;
   12ef4:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   12ef8:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
   12efc:	00142740 	call	14274 <alt_tick>
   12f00:	e0bffe17 	ldw	r2,-8(fp)
   12f04:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   12f08:	e0bffc17 	ldw	r2,-16(fp)
   12f0c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   12f10:	e037883a 	mov	sp,fp
   12f14:	dfc00117 	ldw	ra,4(sp)
   12f18:	df000017 	ldw	fp,0(sp)
   12f1c:	dec00204 	addi	sp,sp,8
   12f20:	f800283a 	ret

00012f24 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   12f24:	defff804 	addi	sp,sp,-32
   12f28:	dfc00715 	stw	ra,28(sp)
   12f2c:	df000615 	stw	fp,24(sp)
   12f30:	df000604 	addi	fp,sp,24
   12f34:	e13ffc15 	stw	r4,-16(fp)
   12f38:	e17ffd15 	stw	r5,-12(fp)
   12f3c:	e1bffe15 	stw	r6,-8(fp)
   12f40:	e1ffff15 	stw	r7,-4(fp)
   12f44:	e0bfff17 	ldw	r2,-4(fp)
   12f48:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   12f4c:	00820034 	movhi	r2,2048
   12f50:	10891204 	addi	r2,r2,9288
   12f54:	10800017 	ldw	r2,0(r2)
   12f58:	1004c03a 	cmpne	r2,r2,zero
   12f5c:	1000041e 	bne	r2,zero,12f70 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
   12f60:	00c20034 	movhi	r3,2048
   12f64:	18c91204 	addi	r3,r3,9288
   12f68:	e0bffb17 	ldw	r2,-20(fp)
   12f6c:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   12f70:	e0bffc17 	ldw	r2,-16(fp)
   12f74:	10800104 	addi	r2,r2,4
   12f78:	1007883a 	mov	r3,r2
   12f7c:	008001c4 	movi	r2,7
   12f80:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
   12f84:	d8000015 	stw	zero,0(sp)
   12f88:	e13ffd17 	ldw	r4,-12(fp)
   12f8c:	e17ffe17 	ldw	r5,-8(fp)
   12f90:	01800074 	movhi	r6,1
   12f94:	318bad04 	addi	r6,r6,11956
   12f98:	e1fffc17 	ldw	r7,-16(fp)
   12f9c:	000ec400 	call	ec40 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
   12fa0:	e037883a 	mov	sp,fp
   12fa4:	dfc00117 	ldw	ra,4(sp)
   12fa8:	df000017 	ldw	fp,0(sp)
   12fac:	dec00204 	addi	sp,sp,8
   12fb0:	f800283a 	ret

00012fb4 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   12fb4:	defffa04 	addi	sp,sp,-24
   12fb8:	dfc00515 	stw	ra,20(sp)
   12fbc:	df000415 	stw	fp,16(sp)
   12fc0:	df000404 	addi	fp,sp,16
   12fc4:	e13ffd15 	stw	r4,-12(fp)
   12fc8:	e17ffe15 	stw	r5,-8(fp)
   12fcc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   12fd0:	e0bffd17 	ldw	r2,-12(fp)
   12fd4:	10800017 	ldw	r2,0(r2)
   12fd8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   12fdc:	e0bffc17 	ldw	r2,-16(fp)
   12fe0:	11000a04 	addi	r4,r2,40
   12fe4:	e0bffd17 	ldw	r2,-12(fp)
   12fe8:	11c00217 	ldw	r7,8(r2)
   12fec:	e17ffe17 	ldw	r5,-8(fp)
   12ff0:	e1bfff17 	ldw	r6,-4(fp)
   12ff4:	00134ac0 	call	134ac <altera_avalon_uart_read>
      fd->fd_flags);
}
   12ff8:	e037883a 	mov	sp,fp
   12ffc:	dfc00117 	ldw	ra,4(sp)
   13000:	df000017 	ldw	fp,0(sp)
   13004:	dec00204 	addi	sp,sp,8
   13008:	f800283a 	ret

0001300c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1300c:	defffa04 	addi	sp,sp,-24
   13010:	dfc00515 	stw	ra,20(sp)
   13014:	df000415 	stw	fp,16(sp)
   13018:	df000404 	addi	fp,sp,16
   1301c:	e13ffd15 	stw	r4,-12(fp)
   13020:	e17ffe15 	stw	r5,-8(fp)
   13024:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   13028:	e0bffd17 	ldw	r2,-12(fp)
   1302c:	10800017 	ldw	r2,0(r2)
   13030:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   13034:	e0bffc17 	ldw	r2,-16(fp)
   13038:	11000a04 	addi	r4,r2,40
   1303c:	e0bffd17 	ldw	r2,-12(fp)
   13040:	11c00217 	ldw	r7,8(r2)
   13044:	e17ffe17 	ldw	r5,-8(fp)
   13048:	e1bfff17 	ldw	r6,-4(fp)
   1304c:	001373c0 	call	1373c <altera_avalon_uart_write>
      fd->fd_flags);
}
   13050:	e037883a 	mov	sp,fp
   13054:	dfc00117 	ldw	ra,4(sp)
   13058:	df000017 	ldw	fp,0(sp)
   1305c:	dec00204 	addi	sp,sp,8
   13060:	f800283a 	ret

00013064 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   13064:	defffc04 	addi	sp,sp,-16
   13068:	dfc00315 	stw	ra,12(sp)
   1306c:	df000215 	stw	fp,8(sp)
   13070:	df000204 	addi	fp,sp,8
   13074:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   13078:	e0bfff17 	ldw	r2,-4(fp)
   1307c:	10800017 	ldw	r2,0(r2)
   13080:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   13084:	e0bffe17 	ldw	r2,-8(fp)
   13088:	11000a04 	addi	r4,r2,40
   1308c:	e0bfff17 	ldw	r2,-4(fp)
   13090:	11400217 	ldw	r5,8(r2)
   13094:	001344c0 	call	1344c <altera_avalon_uart_close>
}
   13098:	e037883a 	mov	sp,fp
   1309c:	dfc00117 	ldw	ra,4(sp)
   130a0:	df000017 	ldw	fp,0(sp)
   130a4:	dec00204 	addi	sp,sp,8
   130a8:	f800283a 	ret

000130ac <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   130ac:	defff704 	addi	sp,sp,-36
   130b0:	dfc00815 	stw	ra,32(sp)
   130b4:	df000715 	stw	fp,28(sp)
   130b8:	df000704 	addi	fp,sp,28
   130bc:	e13ffc15 	stw	r4,-16(fp)
   130c0:	e17ffd15 	stw	r5,-12(fp)
   130c4:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
   130c8:	e0bffc17 	ldw	r2,-16(fp)
   130cc:	10800017 	ldw	r2,0(r2)
   130d0:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   130d4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   130d8:	1004c03a 	cmpne	r2,r2,zero
   130dc:	1000061e 	bne	r2,zero,130f8 <altera_avalon_uart_init+0x4c>
   130e0:	0005883a 	mov	r2,zero
   130e4:	1004c03a 	cmpne	r2,r2,zero
   130e8:	1000031e 	bne	r2,zero,130f8 <altera_avalon_uart_init+0x4c>
   130ec:	0005883a 	mov	r2,zero
   130f0:	1005003a 	cmpeq	r2,r2,zero
   130f4:	1000031e 	bne	r2,zero,13104 <altera_avalon_uart_init+0x58>
   130f8:	00800044 	movi	r2,1
   130fc:	e0bfff15 	stw	r2,-4(fp)
   13100:	00000106 	br	13108 <altera_avalon_uart_init+0x5c>
   13104:	e03fff15 	stw	zero,-4(fp)
   13108:	e0bfff17 	ldw	r2,-4(fp)
   1310c:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   13110:	e0bffa17 	ldw	r2,-24(fp)
   13114:	1004c03a 	cmpne	r2,r2,zero
   13118:	1000111e 	bne	r2,zero,13160 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   1311c:	e0fffc17 	ldw	r3,-16(fp)
   13120:	00832004 	movi	r2,3200
   13124:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   13128:	e0bffb17 	ldw	r2,-20(fp)
   1312c:	11000304 	addi	r4,r2,12
   13130:	e0bffc17 	ldw	r2,-16(fp)
   13134:	10800117 	ldw	r2,4(r2)
   13138:	1007883a 	mov	r3,r2
   1313c:	2005883a 	mov	r2,r4
   13140:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
   13144:	d8000015 	stw	zero,0(sp)
   13148:	e13ffd17 	ldw	r4,-12(fp)
   1314c:	e17ffe17 	ldw	r5,-8(fp)
   13150:	01800074 	movhi	r6,1
   13154:	318c5d04 	addi	r6,r6,12660
   13158:	e1fffc17 	ldw	r7,-16(fp)
   1315c:	000ec400 	call	ec40 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
   13160:	e037883a 	mov	sp,fp
   13164:	dfc00117 	ldw	ra,4(sp)
   13168:	df000017 	ldw	fp,0(sp)
   1316c:	dec00204 	addi	sp,sp,8
   13170:	f800283a 	ret

00013174 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   13174:	defffa04 	addi	sp,sp,-24
   13178:	dfc00515 	stw	ra,20(sp)
   1317c:	df000415 	stw	fp,16(sp)
   13180:	df000404 	addi	fp,sp,16
   13184:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   13188:	e0bfff17 	ldw	r2,-4(fp)
   1318c:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
   13190:	e0bffd17 	ldw	r2,-12(fp)
   13194:	10800017 	ldw	r2,0(r2)
   13198:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   1319c:	e0bffc17 	ldw	r2,-16(fp)
   131a0:	10800204 	addi	r2,r2,8
   131a4:	10800037 	ldwio	r2,0(r2)
   131a8:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   131ac:	e0bffc17 	ldw	r2,-16(fp)
   131b0:	10800204 	addi	r2,r2,8
   131b4:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   131b8:	e0bffc17 	ldw	r2,-16(fp)
   131bc:	10800204 	addi	r2,r2,8
   131c0:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   131c4:	e0bffe17 	ldw	r2,-8(fp)
   131c8:	1080200c 	andi	r2,r2,128
   131cc:	1005003a 	cmpeq	r2,r2,zero
   131d0:	1000031e 	bne	r2,zero,131e0 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
   131d4:	e13ffd17 	ldw	r4,-12(fp)
   131d8:	e17ffe17 	ldw	r5,-8(fp)
   131dc:	00132100 	call	13210 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   131e0:	e0bffe17 	ldw	r2,-8(fp)
   131e4:	1081100c 	andi	r2,r2,1088
   131e8:	1005003a 	cmpeq	r2,r2,zero
   131ec:	1000031e 	bne	r2,zero,131fc <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   131f0:	e13ffd17 	ldw	r4,-12(fp)
   131f4:	e17ffe17 	ldw	r5,-8(fp)
   131f8:	00132f00 	call	132f0 <altera_avalon_uart_txirq>
  }
  

}
   131fc:	e037883a 	mov	sp,fp
   13200:	dfc00117 	ldw	ra,4(sp)
   13204:	df000017 	ldw	fp,0(sp)
   13208:	dec00204 	addi	sp,sp,8
   1320c:	f800283a 	ret

00013210 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   13210:	defffc04 	addi	sp,sp,-16
   13214:	df000315 	stw	fp,12(sp)
   13218:	df000304 	addi	fp,sp,12
   1321c:	e13ffe15 	stw	r4,-8(fp)
   13220:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   13224:	e0bfff17 	ldw	r2,-4(fp)
   13228:	108000cc 	andi	r2,r2,3
   1322c:	1004c03a 	cmpne	r2,r2,zero
   13230:	10002b1e 	bne	r2,zero,132e0 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   13234:	e0bffe17 	ldw	r2,-8(fp)
   13238:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1323c:	e0bffe17 	ldw	r2,-8(fp)
   13240:	10800317 	ldw	r2,12(r2)
   13244:	10800044 	addi	r2,r2,1
   13248:	10800fcc 	andi	r2,r2,63
   1324c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   13250:	e0bffe17 	ldw	r2,-8(fp)
   13254:	11000317 	ldw	r4,12(r2)
   13258:	e0bffe17 	ldw	r2,-8(fp)
   1325c:	10800017 	ldw	r2,0(r2)
   13260:	10800037 	ldwio	r2,0(r2)
   13264:	1007883a 	mov	r3,r2
   13268:	e0bffe17 	ldw	r2,-8(fp)
   1326c:	2085883a 	add	r2,r4,r2
   13270:	10800704 	addi	r2,r2,28
   13274:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
   13278:	e0fffe17 	ldw	r3,-8(fp)
   1327c:	e0bffd17 	ldw	r2,-12(fp)
   13280:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13284:	e0bffe17 	ldw	r2,-8(fp)
   13288:	10800317 	ldw	r2,12(r2)
   1328c:	10800044 	addi	r2,r2,1
   13290:	10800fcc 	andi	r2,r2,63
   13294:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   13298:	e0bffe17 	ldw	r2,-8(fp)
   1329c:	10c00217 	ldw	r3,8(r2)
   132a0:	e0bffd17 	ldw	r2,-12(fp)
   132a4:	18800e1e 	bne	r3,r2,132e0 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   132a8:	e0bffe17 	ldw	r2,-8(fp)
   132ac:	10c00117 	ldw	r3,4(r2)
   132b0:	00bfdfc4 	movi	r2,-129
   132b4:	1886703a 	and	r3,r3,r2
   132b8:	e0bffe17 	ldw	r2,-8(fp)
   132bc:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   132c0:	e0bffe17 	ldw	r2,-8(fp)
   132c4:	10800017 	ldw	r2,0(r2)
   132c8:	11000304 	addi	r4,r2,12
   132cc:	e0bffe17 	ldw	r2,-8(fp)
   132d0:	10800117 	ldw	r2,4(r2)
   132d4:	1007883a 	mov	r3,r2
   132d8:	2005883a 	mov	r2,r4
   132dc:	10c00035 	stwio	r3,0(r2)
  }   
}
   132e0:	e037883a 	mov	sp,fp
   132e4:	df000017 	ldw	fp,0(sp)
   132e8:	dec00104 	addi	sp,sp,4
   132ec:	f800283a 	ret

000132f0 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   132f0:	defffd04 	addi	sp,sp,-12
   132f4:	df000215 	stw	fp,8(sp)
   132f8:	df000204 	addi	fp,sp,8
   132fc:	e13ffe15 	stw	r4,-8(fp)
   13300:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   13304:	e0bffe17 	ldw	r2,-8(fp)
   13308:	10c00417 	ldw	r3,16(r2)
   1330c:	e0bffe17 	ldw	r2,-8(fp)
   13310:	10800517 	ldw	r2,20(r2)
   13314:	18803626 	beq	r3,r2,133f0 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   13318:	e0bffe17 	ldw	r2,-8(fp)
   1331c:	10800617 	ldw	r2,24(r2)
   13320:	1080008c 	andi	r2,r2,2
   13324:	1005003a 	cmpeq	r2,r2,zero
   13328:	1000041e 	bne	r2,zero,1333c <altera_avalon_uart_txirq+0x4c>
   1332c:	e0bfff17 	ldw	r2,-4(fp)
   13330:	1082000c 	andi	r2,r2,2048
   13334:	1005003a 	cmpeq	r2,r2,zero
   13338:	10001e1e 	bne	r2,zero,133b4 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   1333c:	e0bffe17 	ldw	r2,-8(fp)
   13340:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   13344:	e0bffe17 	ldw	r2,-8(fp)
   13348:	10800017 	ldw	r2,0(r2)
   1334c:	11000104 	addi	r4,r2,4
   13350:	e0bffe17 	ldw	r2,-8(fp)
   13354:	10c00417 	ldw	r3,16(r2)
   13358:	e0bffe17 	ldw	r2,-8(fp)
   1335c:	1885883a 	add	r2,r3,r2
   13360:	10801704 	addi	r2,r2,92
   13364:	10800003 	ldbu	r2,0(r2)
   13368:	10c03fcc 	andi	r3,r2,255
   1336c:	2005883a 	mov	r2,r4
   13370:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   13374:	e0bffe17 	ldw	r2,-8(fp)
   13378:	10800417 	ldw	r2,16(r2)
   1337c:	10c00044 	addi	r3,r2,1
   13380:	e0bffe17 	ldw	r2,-8(fp)
   13384:	10c00415 	stw	r3,16(r2)
   13388:	e0bffe17 	ldw	r2,-8(fp)
   1338c:	10800417 	ldw	r2,16(r2)
   13390:	10c00fcc 	andi	r3,r2,63
   13394:	e0bffe17 	ldw	r2,-8(fp)
   13398:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1339c:	e0bffe17 	ldw	r2,-8(fp)
   133a0:	10800117 	ldw	r2,4(r2)
   133a4:	10c01014 	ori	r3,r2,64
   133a8:	e0bffe17 	ldw	r2,-8(fp)
   133ac:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   133b0:	00000f06 	br	133f0 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   133b4:	e0bffe17 	ldw	r2,-8(fp)
   133b8:	10800017 	ldw	r2,0(r2)
   133bc:	10800204 	addi	r2,r2,8
   133c0:	10800037 	ldwio	r2,0(r2)
   133c4:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   133c8:	e0bfff17 	ldw	r2,-4(fp)
   133cc:	1082000c 	andi	r2,r2,2048
   133d0:	1004c03a 	cmpne	r2,r2,zero
   133d4:	1000061e 	bne	r2,zero,133f0 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   133d8:	e0bffe17 	ldw	r2,-8(fp)
   133dc:	10c00117 	ldw	r3,4(r2)
   133e0:	00bfefc4 	movi	r2,-65
   133e4:	1886703a 	and	r3,r3,r2
   133e8:	e0bffe17 	ldw	r2,-8(fp)
   133ec:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   133f0:	e0bffe17 	ldw	r2,-8(fp)
   133f4:	10c00417 	ldw	r3,16(r2)
   133f8:	e0bffe17 	ldw	r2,-8(fp)
   133fc:	10800517 	ldw	r2,20(r2)
   13400:	1880061e 	bne	r3,r2,1341c <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   13404:	e0bffe17 	ldw	r2,-8(fp)
   13408:	10c00117 	ldw	r3,4(r2)
   1340c:	00beefc4 	movi	r2,-1089
   13410:	1886703a 	and	r3,r3,r2
   13414:	e0bffe17 	ldw	r2,-8(fp)
   13418:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1341c:	e0bffe17 	ldw	r2,-8(fp)
   13420:	10800017 	ldw	r2,0(r2)
   13424:	11000304 	addi	r4,r2,12
   13428:	e0bffe17 	ldw	r2,-8(fp)
   1342c:	10800117 	ldw	r2,4(r2)
   13430:	1007883a 	mov	r3,r2
   13434:	2005883a 	mov	r2,r4
   13438:	10c00035 	stwio	r3,0(r2)
}
   1343c:	e037883a 	mov	sp,fp
   13440:	df000017 	ldw	fp,0(sp)
   13444:	dec00104 	addi	sp,sp,4
   13448:	f800283a 	ret

0001344c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   1344c:	defffc04 	addi	sp,sp,-16
   13450:	df000315 	stw	fp,12(sp)
   13454:	df000304 	addi	fp,sp,12
   13458:	e13ffd15 	stw	r4,-12(fp)
   1345c:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   13460:	00000706 	br	13480 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
   13464:	e0bffe17 	ldw	r2,-8(fp)
   13468:	1090000c 	andi	r2,r2,16384
   1346c:	1005003a 	cmpeq	r2,r2,zero
   13470:	1000031e 	bne	r2,zero,13480 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
   13474:	00bffd44 	movi	r2,-11
   13478:	e0bfff15 	stw	r2,-4(fp)
   1347c:	00000606 	br	13498 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   13480:	e0bffd17 	ldw	r2,-12(fp)
   13484:	10c00417 	ldw	r3,16(r2)
   13488:	e0bffd17 	ldw	r2,-12(fp)
   1348c:	10800517 	ldw	r2,20(r2)
   13490:	18bff41e 	bne	r3,r2,13464 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   13494:	e03fff15 	stw	zero,-4(fp)
   13498:	e0bfff17 	ldw	r2,-4(fp)
}
   1349c:	e037883a 	mov	sp,fp
   134a0:	df000017 	ldw	fp,0(sp)
   134a4:	dec00104 	addi	sp,sp,4
   134a8:	f800283a 	ret

000134ac <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   134ac:	defff004 	addi	sp,sp,-64
   134b0:	dfc00f15 	stw	ra,60(sp)
   134b4:	df000e15 	stw	fp,56(sp)
   134b8:	df000e04 	addi	fp,sp,56
   134bc:	e13ffb15 	stw	r4,-20(fp)
   134c0:	e17ffc15 	stw	r5,-16(fp)
   134c4:	e1bffd15 	stw	r6,-12(fp)
   134c8:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
   134cc:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
   134d0:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   134d4:	e0bffe17 	ldw	r2,-8(fp)
   134d8:	1090000c 	andi	r2,r2,16384
   134dc:	1005003a 	cmpeq	r2,r2,zero
   134e0:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
   134e4:	e0bffb17 	ldw	r2,-20(fp)
   134e8:	10800217 	ldw	r2,8(r2)
   134ec:	10800044 	addi	r2,r2,1
   134f0:	10800fcc 	andi	r2,r2,63
   134f4:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   134f8:	00001906 	br	13560 <altera_avalon_uart_read+0xb4>
    {
      count++;
   134fc:	e0bff617 	ldw	r2,-40(fp)
   13500:	10800044 	addi	r2,r2,1
   13504:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   13508:	e0bffb17 	ldw	r2,-20(fp)
   1350c:	10c00217 	ldw	r3,8(r2)
   13510:	e0bffb17 	ldw	r2,-20(fp)
   13514:	1885883a 	add	r2,r3,r2
   13518:	10800704 	addi	r2,r2,28
   1351c:	10800003 	ldbu	r2,0(r2)
   13520:	1007883a 	mov	r3,r2
   13524:	e0bffc17 	ldw	r2,-16(fp)
   13528:	10c00005 	stb	r3,0(r2)
   1352c:	e0bffc17 	ldw	r2,-16(fp)
   13530:	10800044 	addi	r2,r2,1
   13534:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
   13538:	e0bffb17 	ldw	r2,-20(fp)
   1353c:	10800217 	ldw	r2,8(r2)
   13540:	10c00044 	addi	r3,r2,1
   13544:	e0bffb17 	ldw	r2,-20(fp)
   13548:	10c00215 	stw	r3,8(r2)
   1354c:	e0bffb17 	ldw	r2,-20(fp)
   13550:	10800217 	ldw	r2,8(r2)
   13554:	10c00fcc 	andi	r3,r2,63
   13558:	e0bffb17 	ldw	r2,-20(fp)
   1355c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   13560:	e0fff617 	ldw	r3,-40(fp)
   13564:	e0bffd17 	ldw	r2,-12(fp)
   13568:	1880050e 	bge	r3,r2,13580 <altera_avalon_uart_read+0xd4>
   1356c:	e0bffb17 	ldw	r2,-20(fp)
   13570:	10c00217 	ldw	r3,8(r2)
   13574:	e0bffb17 	ldw	r2,-20(fp)
   13578:	10800317 	ldw	r2,12(r2)
   1357c:	18bfdf1e 	bne	r3,r2,134fc <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   13580:	e0bff617 	ldw	r2,-40(fp)
   13584:	1004c03a 	cmpne	r2,r2,zero
   13588:	1000271e 	bne	r2,zero,13628 <altera_avalon_uart_read+0x17c>
   1358c:	e0bffb17 	ldw	r2,-20(fp)
   13590:	10c00217 	ldw	r3,8(r2)
   13594:	e0bffb17 	ldw	r2,-20(fp)
   13598:	10800317 	ldw	r2,12(r2)
   1359c:	1880221e 	bne	r3,r2,13628 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
   135a0:	e0bff917 	ldw	r2,-28(fp)
   135a4:	1004c03a 	cmpne	r2,r2,zero
   135a8:	1000061e 	bne	r2,zero,135c4 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   135ac:	00136dc0 	call	136dc <alt_get_errno>
   135b0:	00c002c4 	movi	r3,11
   135b4:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
   135b8:	00800044 	movi	r2,1
   135bc:	e0bff705 	stb	r2,-36(fp)
        break;
   135c0:	00001f06 	br	13640 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   135c4:	0005303a 	rdctl	r2,status
   135c8:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   135cc:	e0fff517 	ldw	r3,-44(fp)
   135d0:	00bfff84 	movi	r2,-2
   135d4:	1884703a 	and	r2,r3,r2
   135d8:	1001703a 	wrctl	status,r2
  
  return context;
   135dc:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   135e0:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   135e4:	e0bffb17 	ldw	r2,-20(fp)
   135e8:	10800117 	ldw	r2,4(r2)
   135ec:	10c02014 	ori	r3,r2,128
   135f0:	e0bffb17 	ldw	r2,-20(fp)
   135f4:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   135f8:	e0bffb17 	ldw	r2,-20(fp)
   135fc:	10800017 	ldw	r2,0(r2)
   13600:	11000304 	addi	r4,r2,12
   13604:	e0bffb17 	ldw	r2,-20(fp)
   13608:	10800117 	ldw	r2,4(r2)
   1360c:	1007883a 	mov	r3,r2
   13610:	2005883a 	mov	r2,r4
   13614:	10c00035 	stwio	r3,0(r2)
   13618:	e0bffa17 	ldw	r2,-24(fp)
   1361c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13620:	e0bff417 	ldw	r2,-48(fp)
   13624:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   13628:	e0bff617 	ldw	r2,-40(fp)
   1362c:	1004c03a 	cmpne	r2,r2,zero
   13630:	1000031e 	bne	r2,zero,13640 <altera_avalon_uart_read+0x194>
   13634:	e0bffd17 	ldw	r2,-12(fp)
   13638:	1004c03a 	cmpne	r2,r2,zero
   1363c:	103fc81e 	bne	r2,zero,13560 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13640:	0005303a 	rdctl	r2,status
   13644:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13648:	e0fff317 	ldw	r3,-52(fp)
   1364c:	00bfff84 	movi	r2,-2
   13650:	1884703a 	and	r2,r3,r2
   13654:	1001703a 	wrctl	status,r2
  
  return context;
   13658:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   1365c:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   13660:	e0bffb17 	ldw	r2,-20(fp)
   13664:	10800117 	ldw	r2,4(r2)
   13668:	10c02014 	ori	r3,r2,128
   1366c:	e0bffb17 	ldw	r2,-20(fp)
   13670:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   13674:	e0bffb17 	ldw	r2,-20(fp)
   13678:	10800017 	ldw	r2,0(r2)
   1367c:	11000304 	addi	r4,r2,12
   13680:	e0bffb17 	ldw	r2,-20(fp)
   13684:	10800117 	ldw	r2,4(r2)
   13688:	1007883a 	mov	r3,r2
   1368c:	2005883a 	mov	r2,r4
   13690:	10c00035 	stwio	r3,0(r2)
   13694:	e0bffa17 	ldw	r2,-24(fp)
   13698:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1369c:	e0bff217 	ldw	r2,-56(fp)
   136a0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   136a4:	e0bff703 	ldbu	r2,-36(fp)
   136a8:	1005003a 	cmpeq	r2,r2,zero
   136ac:	1000031e 	bne	r2,zero,136bc <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
   136b0:	00bffd04 	movi	r2,-12
   136b4:	e0bfff15 	stw	r2,-4(fp)
   136b8:	00000206 	br	136c4 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
   136bc:	e0bff617 	ldw	r2,-40(fp)
   136c0:	e0bfff15 	stw	r2,-4(fp)
   136c4:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   136c8:	e037883a 	mov	sp,fp
   136cc:	dfc00117 	ldw	ra,4(sp)
   136d0:	df000017 	ldw	fp,0(sp)
   136d4:	dec00204 	addi	sp,sp,8
   136d8:	f800283a 	ret

000136dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   136dc:	defffd04 	addi	sp,sp,-12
   136e0:	dfc00215 	stw	ra,8(sp)
   136e4:	df000115 	stw	fp,4(sp)
   136e8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   136ec:	00820034 	movhi	r2,2048
   136f0:	1088e104 	addi	r2,r2,9092
   136f4:	10800017 	ldw	r2,0(r2)
   136f8:	1005003a 	cmpeq	r2,r2,zero
   136fc:	1000061e 	bne	r2,zero,13718 <alt_get_errno+0x3c>
   13700:	00820034 	movhi	r2,2048
   13704:	1088e104 	addi	r2,r2,9092
   13708:	10800017 	ldw	r2,0(r2)
   1370c:	103ee83a 	callr	r2
   13710:	e0bfff15 	stw	r2,-4(fp)
   13714:	00000306 	br	13724 <alt_get_errno+0x48>
   13718:	00820034 	movhi	r2,2048
   1371c:	10890d04 	addi	r2,r2,9268
   13720:	e0bfff15 	stw	r2,-4(fp)
   13724:	e0bfff17 	ldw	r2,-4(fp)
}
   13728:	e037883a 	mov	sp,fp
   1372c:	dfc00117 	ldw	ra,4(sp)
   13730:	df000017 	ldw	fp,0(sp)
   13734:	dec00204 	addi	sp,sp,8
   13738:	f800283a 	ret

0001373c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   1373c:	defff204 	addi	sp,sp,-56
   13740:	dfc00d15 	stw	ra,52(sp)
   13744:	df000c15 	stw	fp,48(sp)
   13748:	df000c04 	addi	fp,sp,48
   1374c:	e13ffc15 	stw	r4,-16(fp)
   13750:	e17ffd15 	stw	r5,-12(fp)
   13754:	e1bffe15 	stw	r6,-8(fp)
   13758:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   1375c:	e0bffe17 	ldw	r2,-8(fp)
   13760:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   13764:	e0bfff17 	ldw	r2,-4(fp)
   13768:	1090000c 	andi	r2,r2,16384
   1376c:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13770:	00004006 	br	13874 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   13774:	e0bffc17 	ldw	r2,-16(fp)
   13778:	10800517 	ldw	r2,20(r2)
   1377c:	10800044 	addi	r2,r2,1
   13780:	10800fcc 	andi	r2,r2,63
   13784:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   13788:	e0bffc17 	ldw	r2,-16(fp)
   1378c:	10c00417 	ldw	r3,16(r2)
   13790:	e0bff917 	ldw	r2,-28(fp)
   13794:	1880251e 	bne	r3,r2,1382c <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
   13798:	e0bffa17 	ldw	r2,-24(fp)
   1379c:	1005003a 	cmpeq	r2,r2,zero
   137a0:	1000051e 	bne	r2,zero,137b8 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   137a4:	00139040 	call	13904 <alt_get_errno>
   137a8:	1007883a 	mov	r3,r2
   137ac:	008002c4 	movi	r2,11
   137b0:	18800015 	stw	r2,0(r3)
        break;
   137b4:	00003206 	br	13880 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   137b8:	0005303a 	rdctl	r2,status
   137bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   137c0:	e0fff717 	ldw	r3,-36(fp)
   137c4:	00bfff84 	movi	r2,-2
   137c8:	1884703a 	and	r2,r3,r2
   137cc:	1001703a 	wrctl	status,r2
  
  return context;
   137d0:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   137d4:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   137d8:	e0bffc17 	ldw	r2,-16(fp)
   137dc:	10800117 	ldw	r2,4(r2)
   137e0:	10c11014 	ori	r3,r2,1088
   137e4:	e0bffc17 	ldw	r2,-16(fp)
   137e8:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   137ec:	e0bffc17 	ldw	r2,-16(fp)
   137f0:	10800017 	ldw	r2,0(r2)
   137f4:	11000304 	addi	r4,r2,12
   137f8:	e0bffc17 	ldw	r2,-16(fp)
   137fc:	10800117 	ldw	r2,4(r2)
   13800:	1007883a 	mov	r3,r2
   13804:	2005883a 	mov	r2,r4
   13808:	10c00035 	stwio	r3,0(r2)
   1380c:	e0bffb17 	ldw	r2,-20(fp)
   13810:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13814:	e0bff617 	ldw	r2,-40(fp)
   13818:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   1381c:	e0bffc17 	ldw	r2,-16(fp)
   13820:	10c00417 	ldw	r3,16(r2)
   13824:	e0bff917 	ldw	r2,-28(fp)
   13828:	18bffc26 	beq	r3,r2,1381c <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
   1382c:	e0bff817 	ldw	r2,-32(fp)
   13830:	10bfffc4 	addi	r2,r2,-1
   13834:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   13838:	e0bffc17 	ldw	r2,-16(fp)
   1383c:	10c00517 	ldw	r3,20(r2)
   13840:	e0bffd17 	ldw	r2,-12(fp)
   13844:	10800003 	ldbu	r2,0(r2)
   13848:	1009883a 	mov	r4,r2
   1384c:	e0bffc17 	ldw	r2,-16(fp)
   13850:	1885883a 	add	r2,r3,r2
   13854:	10801704 	addi	r2,r2,92
   13858:	11000005 	stb	r4,0(r2)
   1385c:	e0bffd17 	ldw	r2,-12(fp)
   13860:	10800044 	addi	r2,r2,1
   13864:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
   13868:	e0fffc17 	ldw	r3,-16(fp)
   1386c:	e0bff917 	ldw	r2,-28(fp)
   13870:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   13874:	e0bff817 	ldw	r2,-32(fp)
   13878:	1004c03a 	cmpne	r2,r2,zero
   1387c:	103fbd1e 	bne	r2,zero,13774 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13880:	0005303a 	rdctl	r2,status
   13884:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13888:	e0fff517 	ldw	r3,-44(fp)
   1388c:	00bfff84 	movi	r2,-2
   13890:	1884703a 	and	r2,r3,r2
   13894:	1001703a 	wrctl	status,r2
  
  return context;
   13898:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   1389c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   138a0:	e0bffc17 	ldw	r2,-16(fp)
   138a4:	10800117 	ldw	r2,4(r2)
   138a8:	10c11014 	ori	r3,r2,1088
   138ac:	e0bffc17 	ldw	r2,-16(fp)
   138b0:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   138b4:	e0bffc17 	ldw	r2,-16(fp)
   138b8:	10800017 	ldw	r2,0(r2)
   138bc:	11000304 	addi	r4,r2,12
   138c0:	e0bffc17 	ldw	r2,-16(fp)
   138c4:	10800117 	ldw	r2,4(r2)
   138c8:	1007883a 	mov	r3,r2
   138cc:	2005883a 	mov	r2,r4
   138d0:	10c00035 	stwio	r3,0(r2)
   138d4:	e0bffb17 	ldw	r2,-20(fp)
   138d8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   138dc:	e0bff417 	ldw	r2,-48(fp)
   138e0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   138e4:	e0fffe17 	ldw	r3,-8(fp)
   138e8:	e0bff817 	ldw	r2,-32(fp)
   138ec:	1885c83a 	sub	r2,r3,r2
}
   138f0:	e037883a 	mov	sp,fp
   138f4:	dfc00117 	ldw	ra,4(sp)
   138f8:	df000017 	ldw	fp,0(sp)
   138fc:	dec00204 	addi	sp,sp,8
   13900:	f800283a 	ret

00013904 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13904:	defffd04 	addi	sp,sp,-12
   13908:	dfc00215 	stw	ra,8(sp)
   1390c:	df000115 	stw	fp,4(sp)
   13910:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   13914:	00820034 	movhi	r2,2048
   13918:	1088e104 	addi	r2,r2,9092
   1391c:	10800017 	ldw	r2,0(r2)
   13920:	1005003a 	cmpeq	r2,r2,zero
   13924:	1000061e 	bne	r2,zero,13940 <alt_get_errno+0x3c>
   13928:	00820034 	movhi	r2,2048
   1392c:	1088e104 	addi	r2,r2,9092
   13930:	10800017 	ldw	r2,0(r2)
   13934:	103ee83a 	callr	r2
   13938:	e0bfff15 	stw	r2,-4(fp)
   1393c:	00000306 	br	1394c <alt_get_errno+0x48>
   13940:	00820034 	movhi	r2,2048
   13944:	10890d04 	addi	r2,r2,9268
   13948:	e0bfff15 	stw	r2,-4(fp)
   1394c:	e0bfff17 	ldw	r2,-4(fp)
}
   13950:	e037883a 	mov	sp,fp
   13954:	dfc00117 	ldw	ra,4(sp)
   13958:	df000017 	ldw	fp,0(sp)
   1395c:	dec00204 	addi	sp,sp,8
   13960:	f800283a 	ret

00013964 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   13964:	defff404 	addi	sp,sp,-48
   13968:	df000b15 	stw	fp,44(sp)
   1396c:	df000b04 	addi	fp,sp,44
   13970:	e13ffb15 	stw	r4,-20(fp)
   13974:	e17ffc15 	stw	r5,-16(fp)
   13978:	e1bffd15 	stw	r6,-12(fp)
   1397c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   13980:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   13984:	00820034 	movhi	r2,2048
   13988:	10891204 	addi	r2,r2,9288
   1398c:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
   13990:	1005003a 	cmpeq	r2,r2,zero
   13994:	1000411e 	bne	r2,zero,13a9c <alt_alarm_start+0x138>
  {
    if (alarm)
   13998:	e0bffb17 	ldw	r2,-20(fp)
   1399c:	1005003a 	cmpeq	r2,r2,zero
   139a0:	10003b1e 	bne	r2,zero,13a90 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
   139a4:	e0fffb17 	ldw	r3,-20(fp)
   139a8:	e0bffd17 	ldw	r2,-12(fp)
   139ac:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
   139b0:	e0fffb17 	ldw	r3,-20(fp)
   139b4:	e0bffe17 	ldw	r2,-8(fp)
   139b8:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   139bc:	0005303a 	rdctl	r2,status
   139c0:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   139c4:	e0fff817 	ldw	r3,-32(fp)
   139c8:	00bfff84 	movi	r2,-2
   139cc:	1884703a 	and	r2,r3,r2
   139d0:	1001703a 	wrctl	status,r2
  
  return context;
   139d4:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
   139d8:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   139dc:	00820034 	movhi	r2,2048
   139e0:	10891304 	addi	r2,r2,9292
   139e4:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
   139e8:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   139ec:	e0fffc17 	ldw	r3,-16(fp)
   139f0:	e0bff917 	ldw	r2,-28(fp)
   139f4:	1885883a 	add	r2,r3,r2
   139f8:	10c00044 	addi	r3,r2,1
   139fc:	e0bffb17 	ldw	r2,-20(fp)
   13a00:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   13a04:	e0bffb17 	ldw	r2,-20(fp)
   13a08:	10c00217 	ldw	r3,8(r2)
   13a0c:	e0bff917 	ldw	r2,-28(fp)
   13a10:	1880042e 	bgeu	r3,r2,13a24 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
   13a14:	e0fffb17 	ldw	r3,-20(fp)
   13a18:	00800044 	movi	r2,1
   13a1c:	18800405 	stb	r2,16(r3)
   13a20:	00000206 	br	13a2c <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
   13a24:	e0bffb17 	ldw	r2,-20(fp)
   13a28:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   13a2c:	e0fffb17 	ldw	r3,-20(fp)
   13a30:	00820034 	movhi	r2,2048
   13a34:	1088e704 	addi	r2,r2,9116
   13a38:	e0bff615 	stw	r2,-40(fp)
   13a3c:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   13a40:	e0fff717 	ldw	r3,-36(fp)
   13a44:	e0bff617 	ldw	r2,-40(fp)
   13a48:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   13a4c:	e0bff617 	ldw	r2,-40(fp)
   13a50:	10c00017 	ldw	r3,0(r2)
   13a54:	e0bff717 	ldw	r2,-36(fp)
   13a58:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   13a5c:	e0bff617 	ldw	r2,-40(fp)
   13a60:	10c00017 	ldw	r3,0(r2)
   13a64:	e0bff717 	ldw	r2,-36(fp)
   13a68:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   13a6c:	e0fff617 	ldw	r3,-40(fp)
   13a70:	e0bff717 	ldw	r2,-36(fp)
   13a74:	18800015 	stw	r2,0(r3)
   13a78:	e0bffa17 	ldw	r2,-24(fp)
   13a7c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   13a80:	e0bff517 	ldw	r2,-44(fp)
   13a84:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   13a88:	e03fff15 	stw	zero,-4(fp)
   13a8c:	00000506 	br	13aa4 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
   13a90:	00bffa84 	movi	r2,-22
   13a94:	e0bfff15 	stw	r2,-4(fp)
   13a98:	00000206 	br	13aa4 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
   13a9c:	00bfde84 	movi	r2,-134
   13aa0:	e0bfff15 	stw	r2,-4(fp)
   13aa4:	e0bfff17 	ldw	r2,-4(fp)
  }
}
   13aa8:	e037883a 	mov	sp,fp
   13aac:	df000017 	ldw	fp,0(sp)
   13ab0:	dec00104 	addi	sp,sp,4
   13ab4:	f800283a 	ret

00013ab8 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   13ab8:	defffb04 	addi	sp,sp,-20
   13abc:	df000415 	stw	fp,16(sp)
   13ac0:	df000404 	addi	fp,sp,16
   13ac4:	e13ffe15 	stw	r4,-8(fp)
   13ac8:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   13acc:	e0fffe17 	ldw	r3,-8(fp)
   13ad0:	e0bfff17 	ldw	r2,-4(fp)
   13ad4:	1885883a 	add	r2,r3,r2
   13ad8:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   13adc:	e0bffe17 	ldw	r2,-8(fp)
   13ae0:	e0bffd15 	stw	r2,-12(fp)
   13ae4:	00000506 	br	13afc <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   13ae8:	e0bffd17 	ldw	r2,-12(fp)
   13aec:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   13af0:	e0bffd17 	ldw	r2,-12(fp)
   13af4:	10800804 	addi	r2,r2,32
   13af8:	e0bffd15 	stw	r2,-12(fp)
   13afc:	e0fffd17 	ldw	r3,-12(fp)
   13b00:	e0bffc17 	ldw	r2,-16(fp)
   13b04:	18bff836 	bltu	r3,r2,13ae8 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   13b08:	e0bffe17 	ldw	r2,-8(fp)
   13b0c:	108007cc 	andi	r2,r2,31
   13b10:	1005003a 	cmpeq	r2,r2,zero
   13b14:	1000021e 	bne	r2,zero,13b20 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
   13b18:	e0bffd17 	ldw	r2,-12(fp)
   13b1c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   13b20:	e037883a 	mov	sp,fp
   13b24:	df000017 	ldw	fp,0(sp)
   13b28:	dec00104 	addi	sp,sp,4
   13b2c:	f800283a 	ret

00013b30 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   13b30:	defff904 	addi	sp,sp,-28
   13b34:	dfc00615 	stw	ra,24(sp)
   13b38:	df000515 	stw	fp,20(sp)
   13b3c:	df000504 	addi	fp,sp,20
   13b40:	e13ffd15 	stw	r4,-12(fp)
   13b44:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   13b48:	e0bffd17 	ldw	r2,-12(fp)
   13b4c:	1005003a 	cmpeq	r2,r2,zero
   13b50:	1000041e 	bne	r2,zero,13b64 <alt_dev_llist_insert+0x34>
   13b54:	e0bffd17 	ldw	r2,-12(fp)
   13b58:	10800217 	ldw	r2,8(r2)
   13b5c:	1004c03a 	cmpne	r2,r2,zero
   13b60:	1000071e 	bne	r2,zero,13b80 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
   13b64:	0013be40 	call	13be4 <alt_get_errno>
   13b68:	1007883a 	mov	r3,r2
   13b6c:	00800584 	movi	r2,22
   13b70:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   13b74:	00bffa84 	movi	r2,-22
   13b78:	e0bfff15 	stw	r2,-4(fp)
   13b7c:	00001306 	br	13bcc <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   13b80:	e0fffd17 	ldw	r3,-12(fp)
   13b84:	e0bffe17 	ldw	r2,-8(fp)
   13b88:	e0bffb15 	stw	r2,-20(fp)
   13b8c:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   13b90:	e0fffc17 	ldw	r3,-16(fp)
   13b94:	e0bffb17 	ldw	r2,-20(fp)
   13b98:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
   13b9c:	e0bffb17 	ldw	r2,-20(fp)
   13ba0:	10c00017 	ldw	r3,0(r2)
   13ba4:	e0bffc17 	ldw	r2,-16(fp)
   13ba8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   13bac:	e0bffb17 	ldw	r2,-20(fp)
   13bb0:	10c00017 	ldw	r3,0(r2)
   13bb4:	e0bffc17 	ldw	r2,-16(fp)
   13bb8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
   13bbc:	e0fffb17 	ldw	r3,-20(fp)
   13bc0:	e0bffc17 	ldw	r2,-16(fp)
   13bc4:	18800015 	stw	r2,0(r3)

  return 0;  
   13bc8:	e03fff15 	stw	zero,-4(fp)
   13bcc:	e0bfff17 	ldw	r2,-4(fp)
}
   13bd0:	e037883a 	mov	sp,fp
   13bd4:	dfc00117 	ldw	ra,4(sp)
   13bd8:	df000017 	ldw	fp,0(sp)
   13bdc:	dec00204 	addi	sp,sp,8
   13be0:	f800283a 	ret

00013be4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13be4:	defffd04 	addi	sp,sp,-12
   13be8:	dfc00215 	stw	ra,8(sp)
   13bec:	df000115 	stw	fp,4(sp)
   13bf0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   13bf4:	00820034 	movhi	r2,2048
   13bf8:	1088e104 	addi	r2,r2,9092
   13bfc:	10800017 	ldw	r2,0(r2)
   13c00:	1005003a 	cmpeq	r2,r2,zero
   13c04:	1000061e 	bne	r2,zero,13c20 <alt_get_errno+0x3c>
   13c08:	00820034 	movhi	r2,2048
   13c0c:	1088e104 	addi	r2,r2,9092
   13c10:	10800017 	ldw	r2,0(r2)
   13c14:	103ee83a 	callr	r2
   13c18:	e0bfff15 	stw	r2,-4(fp)
   13c1c:	00000306 	br	13c2c <alt_get_errno+0x48>
   13c20:	00820034 	movhi	r2,2048
   13c24:	10890d04 	addi	r2,r2,9268
   13c28:	e0bfff15 	stw	r2,-4(fp)
   13c2c:	e0bfff17 	ldw	r2,-4(fp)
}
   13c30:	e037883a 	mov	sp,fp
   13c34:	dfc00117 	ldw	ra,4(sp)
   13c38:	df000017 	ldw	fp,0(sp)
   13c3c:	dec00204 	addi	sp,sp,8
   13c40:	f800283a 	ret

00013c44 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   13c44:	defffd04 	addi	sp,sp,-12
   13c48:	dfc00215 	stw	ra,8(sp)
   13c4c:	df000115 	stw	fp,4(sp)
   13c50:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   13c54:	00bfff04 	movi	r2,-4
   13c58:	00c00074 	movhi	r3,1
   13c5c:	18d4f004 	addi	r3,r3,21440
   13c60:	1885883a 	add	r2,r3,r2
   13c64:	e0bfff15 	stw	r2,-4(fp)
   13c68:	00000606 	br	13c84 <_do_ctors+0x40>
        (*ctor) (); 
   13c6c:	e0bfff17 	ldw	r2,-4(fp)
   13c70:	10800017 	ldw	r2,0(r2)
   13c74:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   13c78:	e0bfff17 	ldw	r2,-4(fp)
   13c7c:	10bfff04 	addi	r2,r2,-4
   13c80:	e0bfff15 	stw	r2,-4(fp)
   13c84:	e0ffff17 	ldw	r3,-4(fp)
   13c88:	00800074 	movhi	r2,1
   13c8c:	1094ef04 	addi	r2,r2,21436
   13c90:	18bff62e 	bgeu	r3,r2,13c6c <_do_ctors+0x28>
        (*ctor) (); 
}
   13c94:	e037883a 	mov	sp,fp
   13c98:	dfc00117 	ldw	ra,4(sp)
   13c9c:	df000017 	ldw	fp,0(sp)
   13ca0:	dec00204 	addi	sp,sp,8
   13ca4:	f800283a 	ret

00013ca8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   13ca8:	defffd04 	addi	sp,sp,-12
   13cac:	dfc00215 	stw	ra,8(sp)
   13cb0:	df000115 	stw	fp,4(sp)
   13cb4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   13cb8:	00bfff04 	movi	r2,-4
   13cbc:	00c00074 	movhi	r3,1
   13cc0:	18d4f004 	addi	r3,r3,21440
   13cc4:	1885883a 	add	r2,r3,r2
   13cc8:	e0bfff15 	stw	r2,-4(fp)
   13ccc:	00000606 	br	13ce8 <_do_dtors+0x40>
        (*dtor) (); 
   13cd0:	e0bfff17 	ldw	r2,-4(fp)
   13cd4:	10800017 	ldw	r2,0(r2)
   13cd8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   13cdc:	e0bfff17 	ldw	r2,-4(fp)
   13ce0:	10bfff04 	addi	r2,r2,-4
   13ce4:	e0bfff15 	stw	r2,-4(fp)
   13ce8:	e0ffff17 	ldw	r3,-4(fp)
   13cec:	00800074 	movhi	r2,1
   13cf0:	1094f004 	addi	r2,r2,21440
   13cf4:	18bff62e 	bgeu	r3,r2,13cd0 <_do_dtors+0x28>
        (*dtor) (); 
}
   13cf8:	e037883a 	mov	sp,fp
   13cfc:	dfc00117 	ldw	ra,4(sp)
   13d00:	df000017 	ldw	fp,0(sp)
   13d04:	dec00204 	addi	sp,sp,8
   13d08:	f800283a 	ret

00013d0c <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   13d0c:	defffb04 	addi	sp,sp,-20
   13d10:	dfc00415 	stw	ra,16(sp)
   13d14:	df000315 	stw	fp,12(sp)
   13d18:	df000304 	addi	fp,sp,12
   13d1c:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   13d20:	e13ffe17 	ldw	r4,-8(fp)
   13d24:	d1601304 	addi	r5,gp,-32692
   13d28:	0014dbc0 	call	14dbc <alt_find_dev>
   13d2c:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
   13d30:	e0bffd17 	ldw	r2,-12(fp)
   13d34:	1005003a 	cmpeq	r2,r2,zero
   13d38:	10000b1e 	bne	r2,zero,13d68 <alt_flash_open_dev+0x5c>
   13d3c:	e0bffd17 	ldw	r2,-12(fp)
   13d40:	10800317 	ldw	r2,12(r2)
   13d44:	1005003a 	cmpeq	r2,r2,zero
   13d48:	1000071e 	bne	r2,zero,13d68 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
   13d4c:	e0bffd17 	ldw	r2,-12(fp)
   13d50:	10800317 	ldw	r2,12(r2)
   13d54:	e13ffd17 	ldw	r4,-12(fp)
   13d58:	e17ffe17 	ldw	r5,-8(fp)
   13d5c:	103ee83a 	callr	r2
   13d60:	e0bfff15 	stw	r2,-4(fp)
   13d64:	00000206 	br	13d70 <alt_flash_open_dev+0x64>
  }

  return dev;
   13d68:	e0bffd17 	ldw	r2,-12(fp)
   13d6c:	e0bfff15 	stw	r2,-4(fp)
   13d70:	e0bfff17 	ldw	r2,-4(fp)
}
   13d74:	e037883a 	mov	sp,fp
   13d78:	dfc00117 	ldw	ra,4(sp)
   13d7c:	df000017 	ldw	fp,0(sp)
   13d80:	dec00204 	addi	sp,sp,8
   13d84:	f800283a 	ret

00013d88 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   13d88:	defffd04 	addi	sp,sp,-12
   13d8c:	dfc00215 	stw	ra,8(sp)
   13d90:	df000115 	stw	fp,4(sp)
   13d94:	df000104 	addi	fp,sp,4
   13d98:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   13d9c:	e0bfff17 	ldw	r2,-4(fp)
   13da0:	1005003a 	cmpeq	r2,r2,zero
   13da4:	1000081e 	bne	r2,zero,13dc8 <alt_flash_close_dev+0x40>
   13da8:	e0bfff17 	ldw	r2,-4(fp)
   13dac:	10800417 	ldw	r2,16(r2)
   13db0:	1005003a 	cmpeq	r2,r2,zero
   13db4:	1000041e 	bne	r2,zero,13dc8 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
   13db8:	e0bfff17 	ldw	r2,-4(fp)
   13dbc:	10800417 	ldw	r2,16(r2)
   13dc0:	e13fff17 	ldw	r4,-4(fp)
   13dc4:	103ee83a 	callr	r2
  }
  return;
}
   13dc8:	e037883a 	mov	sp,fp
   13dcc:	dfc00117 	ldw	ra,4(sp)
   13dd0:	df000017 	ldw	fp,0(sp)
   13dd4:	dec00204 	addi	sp,sp,8
   13dd8:	f800283a 	ret

00013ddc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   13ddc:	defff904 	addi	sp,sp,-28
   13de0:	dfc00615 	stw	ra,24(sp)
   13de4:	df000515 	stw	fp,20(sp)
   13de8:	df000504 	addi	fp,sp,20
   13dec:	e13ffc15 	stw	r4,-16(fp)
   13df0:	e17ffd15 	stw	r5,-12(fp)
   13df4:	e1bffe15 	stw	r6,-8(fp)
   13df8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   13dfc:	e13ffd17 	ldw	r4,-12(fp)
   13e00:	e17ffe17 	ldw	r5,-8(fp)
   13e04:	e1bfff17 	ldw	r6,-4(fp)
   13e08:	0013ff40 	call	13ff4 <open>
   13e0c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   13e10:	e0bffb17 	ldw	r2,-20(fp)
   13e14:	1004803a 	cmplt	r2,r2,zero
   13e18:	10001c1e 	bne	r2,zero,13e8c <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
   13e1c:	e0bffb17 	ldw	r2,-20(fp)
   13e20:	00c20034 	movhi	r3,2048
   13e24:	18c3ab04 	addi	r3,r3,3756
   13e28:	10800324 	muli	r2,r2,12
   13e2c:	10c5883a 	add	r2,r2,r3
   13e30:	10c00017 	ldw	r3,0(r2)
   13e34:	e0bffc17 	ldw	r2,-16(fp)
   13e38:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   13e3c:	e0bffb17 	ldw	r2,-20(fp)
   13e40:	00c20034 	movhi	r3,2048
   13e44:	18c3ab04 	addi	r3,r3,3756
   13e48:	10800324 	muli	r2,r2,12
   13e4c:	10c5883a 	add	r2,r2,r3
   13e50:	10800104 	addi	r2,r2,4
   13e54:	10c00017 	ldw	r3,0(r2)
   13e58:	e0bffc17 	ldw	r2,-16(fp)
   13e5c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   13e60:	e0bffb17 	ldw	r2,-20(fp)
   13e64:	00c20034 	movhi	r3,2048
   13e68:	18c3ab04 	addi	r3,r3,3756
   13e6c:	10800324 	muli	r2,r2,12
   13e70:	10c5883a 	add	r2,r2,r3
   13e74:	10800204 	addi	r2,r2,8
   13e78:	10c00017 	ldw	r3,0(r2)
   13e7c:	e0bffc17 	ldw	r2,-16(fp)
   13e80:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   13e84:	e13ffb17 	ldw	r4,-20(fp)
   13e88:	000f3a80 	call	f3a8 <alt_release_fd>
  }
} 
   13e8c:	e037883a 	mov	sp,fp
   13e90:	dfc00117 	ldw	ra,4(sp)
   13e94:	df000017 	ldw	fp,0(sp)
   13e98:	dec00204 	addi	sp,sp,8
   13e9c:	f800283a 	ret

00013ea0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   13ea0:	defffb04 	addi	sp,sp,-20
   13ea4:	dfc00415 	stw	ra,16(sp)
   13ea8:	df000315 	stw	fp,12(sp)
   13eac:	df000304 	addi	fp,sp,12
   13eb0:	e13ffd15 	stw	r4,-12(fp)
   13eb4:	e17ffe15 	stw	r5,-8(fp)
   13eb8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   13ebc:	01020034 	movhi	r4,2048
   13ec0:	2103ae04 	addi	r4,r4,3768
   13ec4:	e17ffd17 	ldw	r5,-12(fp)
   13ec8:	01800044 	movi	r6,1
   13ecc:	01c07fc4 	movi	r7,511
   13ed0:	0013ddc0 	call	13ddc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   13ed4:	01020034 	movhi	r4,2048
   13ed8:	2103ab04 	addi	r4,r4,3756
   13edc:	e17ffe17 	ldw	r5,-8(fp)
   13ee0:	000d883a 	mov	r6,zero
   13ee4:	01c07fc4 	movi	r7,511
   13ee8:	0013ddc0 	call	13ddc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   13eec:	01020034 	movhi	r4,2048
   13ef0:	2103b104 	addi	r4,r4,3780
   13ef4:	e17fff17 	ldw	r5,-4(fp)
   13ef8:	01800044 	movi	r6,1
   13efc:	01c07fc4 	movi	r7,511
   13f00:	0013ddc0 	call	13ddc <alt_open_fd>
}  
   13f04:	e037883a 	mov	sp,fp
   13f08:	dfc00117 	ldw	ra,4(sp)
   13f0c:	df000017 	ldw	fp,0(sp)
   13f10:	dec00204 	addi	sp,sp,8
   13f14:	f800283a 	ret

00013f18 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   13f18:	defffc04 	addi	sp,sp,-16
   13f1c:	df000315 	stw	fp,12(sp)
   13f20:	df000304 	addi	fp,sp,12
   13f24:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   13f28:	e0bffe17 	ldw	r2,-8(fp)
   13f2c:	10800217 	ldw	r2,8(r2)
   13f30:	10d00034 	orhi	r3,r2,16384
   13f34:	e0bffe17 	ldw	r2,-8(fp)
   13f38:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   13f3c:	e03ffd15 	stw	zero,-12(fp)
   13f40:	00002006 	br	13fc4 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   13f44:	e0bffd17 	ldw	r2,-12(fp)
   13f48:	00c20034 	movhi	r3,2048
   13f4c:	18c3ab04 	addi	r3,r3,3756
   13f50:	10800324 	muli	r2,r2,12
   13f54:	10c5883a 	add	r2,r2,r3
   13f58:	10c00017 	ldw	r3,0(r2)
   13f5c:	e0bffe17 	ldw	r2,-8(fp)
   13f60:	10800017 	ldw	r2,0(r2)
   13f64:	1880141e 	bne	r3,r2,13fb8 <alt_file_locked+0xa0>
   13f68:	e0bffd17 	ldw	r2,-12(fp)
   13f6c:	00c20034 	movhi	r3,2048
   13f70:	18c3ab04 	addi	r3,r3,3756
   13f74:	10800324 	muli	r2,r2,12
   13f78:	10c5883a 	add	r2,r2,r3
   13f7c:	10800204 	addi	r2,r2,8
   13f80:	10800017 	ldw	r2,0(r2)
   13f84:	1004403a 	cmpge	r2,r2,zero
   13f88:	10000b1e 	bne	r2,zero,13fb8 <alt_file_locked+0xa0>
   13f8c:	e0bffd17 	ldw	r2,-12(fp)
   13f90:	10800324 	muli	r2,r2,12
   13f94:	1007883a 	mov	r3,r2
   13f98:	00820034 	movhi	r2,2048
   13f9c:	1083ab04 	addi	r2,r2,3756
   13fa0:	1887883a 	add	r3,r3,r2
   13fa4:	e0bffe17 	ldw	r2,-8(fp)
   13fa8:	18800326 	beq	r3,r2,13fb8 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   13fac:	00bffcc4 	movi	r2,-13
   13fb0:	e0bfff15 	stw	r2,-4(fp)
   13fb4:	00000a06 	br	13fe0 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   13fb8:	e0bffd17 	ldw	r2,-12(fp)
   13fbc:	10800044 	addi	r2,r2,1
   13fc0:	e0bffd15 	stw	r2,-12(fp)
   13fc4:	00820034 	movhi	r2,2048
   13fc8:	1088e004 	addi	r2,r2,9088
   13fcc:	10800017 	ldw	r2,0(r2)
   13fd0:	1007883a 	mov	r3,r2
   13fd4:	e0bffd17 	ldw	r2,-12(fp)
   13fd8:	18bfda2e 	bgeu	r3,r2,13f44 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   13fdc:	e03fff15 	stw	zero,-4(fp)
   13fe0:	e0bfff17 	ldw	r2,-4(fp)
}
   13fe4:	e037883a 	mov	sp,fp
   13fe8:	df000017 	ldw	fp,0(sp)
   13fec:	dec00104 	addi	sp,sp,4
   13ff0:	f800283a 	ret

00013ff4 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   13ff4:	defff404 	addi	sp,sp,-48
   13ff8:	dfc00b15 	stw	ra,44(sp)
   13ffc:	df000a15 	stw	fp,40(sp)
   14000:	df000a04 	addi	fp,sp,40
   14004:	e13ffb15 	stw	r4,-20(fp)
   14008:	e17ffc15 	stw	r5,-16(fp)
   1400c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   14010:	00bfffc4 	movi	r2,-1
   14014:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
   14018:	00bffb44 	movi	r2,-19
   1401c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
   14020:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   14024:	e13ffb17 	ldw	r4,-20(fp)
   14028:	01420034 	movhi	r5,2048
   1402c:	2948de04 	addi	r5,r5,9080
   14030:	0014dbc0 	call	14dbc <alt_find_dev>
   14034:	e0bffa15 	stw	r2,-24(fp)
   14038:	e0bffa17 	ldw	r2,-24(fp)
   1403c:	1004c03a 	cmpne	r2,r2,zero
   14040:	1000051e 	bne	r2,zero,14058 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   14044:	e13ffb17 	ldw	r4,-20(fp)
   14048:	0014e500 	call	14e50 <alt_find_file>
   1404c:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
   14050:	00800044 	movi	r2,1
   14054:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   14058:	e0bffa17 	ldw	r2,-24(fp)
   1405c:	1005003a 	cmpeq	r2,r2,zero
   14060:	1000301e 	bne	r2,zero,14124 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
   14064:	e13ffa17 	ldw	r4,-24(fp)
   14068:	0014f700 	call	14f70 <alt_get_fd>
   1406c:	e0bff815 	stw	r2,-32(fp)
   14070:	e0bff817 	ldw	r2,-32(fp)
   14074:	1004403a 	cmpge	r2,r2,zero
   14078:	1000031e 	bne	r2,zero,14088 <open+0x94>
    {
      status = index;
   1407c:	e0bff817 	ldw	r2,-32(fp)
   14080:	e0bff715 	stw	r2,-36(fp)
   14084:	00002906 	br	1412c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
   14088:	e0bff817 	ldw	r2,-32(fp)
   1408c:	10800324 	muli	r2,r2,12
   14090:	1007883a 	mov	r3,r2
   14094:	00820034 	movhi	r2,2048
   14098:	1083ab04 	addi	r2,r2,3756
   1409c:	1885883a 	add	r2,r3,r2
   140a0:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   140a4:	e0fffc17 	ldw	r3,-16(fp)
   140a8:	00900034 	movhi	r2,16384
   140ac:	10bfffc4 	addi	r2,r2,-1
   140b0:	1886703a 	and	r3,r3,r2
   140b4:	e0bff917 	ldw	r2,-28(fp)
   140b8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   140bc:	e0bff617 	ldw	r2,-40(fp)
   140c0:	1004c03a 	cmpne	r2,r2,zero
   140c4:	1000061e 	bne	r2,zero,140e0 <open+0xec>
   140c8:	e13ff917 	ldw	r4,-28(fp)
   140cc:	0013f180 	call	13f18 <alt_file_locked>
   140d0:	e0bff715 	stw	r2,-36(fp)
   140d4:	e0bff717 	ldw	r2,-36(fp)
   140d8:	1004803a 	cmplt	r2,r2,zero
   140dc:	1000131e 	bne	r2,zero,1412c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   140e0:	e0bffa17 	ldw	r2,-24(fp)
   140e4:	10800317 	ldw	r2,12(r2)
   140e8:	1005003a 	cmpeq	r2,r2,zero
   140ec:	1000091e 	bne	r2,zero,14114 <open+0x120>
   140f0:	e0bffa17 	ldw	r2,-24(fp)
   140f4:	10800317 	ldw	r2,12(r2)
   140f8:	e13ff917 	ldw	r4,-28(fp)
   140fc:	e17ffb17 	ldw	r5,-20(fp)
   14100:	e1bffc17 	ldw	r6,-16(fp)
   14104:	e1fffd17 	ldw	r7,-12(fp)
   14108:	103ee83a 	callr	r2
   1410c:	e0bfff15 	stw	r2,-4(fp)
   14110:	00000106 	br	14118 <open+0x124>
   14114:	e03fff15 	stw	zero,-4(fp)
   14118:	e0bfff17 	ldw	r2,-4(fp)
   1411c:	e0bff715 	stw	r2,-36(fp)
   14120:	00000206 	br	1412c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
   14124:	00bffb44 	movi	r2,-19
   14128:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   1412c:	e0bff717 	ldw	r2,-36(fp)
   14130:	1004403a 	cmpge	r2,r2,zero
   14134:	1000091e 	bne	r2,zero,1415c <open+0x168>
  {
    alt_release_fd (index);  
   14138:	e13ff817 	ldw	r4,-32(fp)
   1413c:	000f3a80 	call	f3a8 <alt_release_fd>
    ALT_ERRNO = -status;
   14140:	001417c0 	call	1417c <alt_get_errno>
   14144:	e0fff717 	ldw	r3,-36(fp)
   14148:	00c7c83a 	sub	r3,zero,r3
   1414c:	10c00015 	stw	r3,0(r2)
    return -1;
   14150:	00bfffc4 	movi	r2,-1
   14154:	e0bffe15 	stw	r2,-8(fp)
   14158:	00000206 	br	14164 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
   1415c:	e0bff817 	ldw	r2,-32(fp)
   14160:	e0bffe15 	stw	r2,-8(fp)
   14164:	e0bffe17 	ldw	r2,-8(fp)
}
   14168:	e037883a 	mov	sp,fp
   1416c:	dfc00117 	ldw	ra,4(sp)
   14170:	df000017 	ldw	fp,0(sp)
   14174:	dec00204 	addi	sp,sp,8
   14178:	f800283a 	ret

0001417c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1417c:	defffd04 	addi	sp,sp,-12
   14180:	dfc00215 	stw	ra,8(sp)
   14184:	df000115 	stw	fp,4(sp)
   14188:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
   1418c:	00820034 	movhi	r2,2048
   14190:	1088e104 	addi	r2,r2,9092
   14194:	10800017 	ldw	r2,0(r2)
   14198:	1005003a 	cmpeq	r2,r2,zero
   1419c:	1000061e 	bne	r2,zero,141b8 <alt_get_errno+0x3c>
   141a0:	00820034 	movhi	r2,2048
   141a4:	1088e104 	addi	r2,r2,9092
   141a8:	10800017 	ldw	r2,0(r2)
   141ac:	103ee83a 	callr	r2
   141b0:	e0bfff15 	stw	r2,-4(fp)
   141b4:	00000306 	br	141c4 <alt_get_errno+0x48>
   141b8:	00820034 	movhi	r2,2048
   141bc:	10890d04 	addi	r2,r2,9268
   141c0:	e0bfff15 	stw	r2,-4(fp)
   141c4:	e0bfff17 	ldw	r2,-4(fp)
}
   141c8:	e037883a 	mov	sp,fp
   141cc:	dfc00117 	ldw	ra,4(sp)
   141d0:	df000017 	ldw	fp,0(sp)
   141d4:	dec00204 	addi	sp,sp,8
   141d8:	f800283a 	ret

000141dc <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   141dc:	defffa04 	addi	sp,sp,-24
   141e0:	df000515 	stw	fp,20(sp)
   141e4:	df000504 	addi	fp,sp,20
   141e8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   141ec:	0005303a 	rdctl	r2,status
   141f0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   141f4:	e0fffd17 	ldw	r3,-12(fp)
   141f8:	00bfff84 	movi	r2,-2
   141fc:	1884703a 	and	r2,r3,r2
   14200:	1001703a 	wrctl	status,r2
  
  return context;
   14204:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   14208:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
   1420c:	e0bfff17 	ldw	r2,-4(fp)
   14210:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   14214:	e0bffc17 	ldw	r2,-16(fp)
   14218:	10c00017 	ldw	r3,0(r2)
   1421c:	e0bffc17 	ldw	r2,-16(fp)
   14220:	10800117 	ldw	r2,4(r2)
   14224:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
   14228:	e0bffc17 	ldw	r2,-16(fp)
   1422c:	10c00117 	ldw	r3,4(r2)
   14230:	e0bffc17 	ldw	r2,-16(fp)
   14234:	10800017 	ldw	r2,0(r2)
   14238:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1423c:	e0fffc17 	ldw	r3,-16(fp)
   14240:	e0bffc17 	ldw	r2,-16(fp)
   14244:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
   14248:	e0fffc17 	ldw	r3,-16(fp)
   1424c:	e0bffc17 	ldw	r2,-16(fp)
   14250:	18800015 	stw	r2,0(r3)
   14254:	e0bffe17 	ldw	r2,-8(fp)
   14258:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1425c:	e0bffb17 	ldw	r2,-20(fp)
   14260:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   14264:	e037883a 	mov	sp,fp
   14268:	df000017 	ldw	fp,0(sp)
   1426c:	dec00104 	addi	sp,sp,4
   14270:	f800283a 	ret

00014274 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   14274:	defffb04 	addi	sp,sp,-20
   14278:	dfc00415 	stw	ra,16(sp)
   1427c:	df000315 	stw	fp,12(sp)
   14280:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   14284:	d0a01517 	ldw	r2,-32684(gp)
   14288:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1428c:	d0a04117 	ldw	r2,-32508(gp)
   14290:	10800044 	addi	r2,r2,1
   14294:	d0a04115 	stw	r2,-32508(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14298:	00003106 	br	14360 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
   1429c:	e0bffe17 	ldw	r2,-8(fp)
   142a0:	10800017 	ldw	r2,0(r2)
   142a4:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   142a8:	e0bffe17 	ldw	r2,-8(fp)
   142ac:	10800403 	ldbu	r2,16(r2)
   142b0:	10803fcc 	andi	r2,r2,255
   142b4:	1005003a 	cmpeq	r2,r2,zero
   142b8:	1000051e 	bne	r2,zero,142d0 <alt_tick+0x5c>
   142bc:	d0a04117 	ldw	r2,-32508(gp)
   142c0:	1004c03a 	cmpne	r2,r2,zero
   142c4:	1000021e 	bne	r2,zero,142d0 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
   142c8:	e0bffe17 	ldw	r2,-8(fp)
   142cc:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   142d0:	e0bffe17 	ldw	r2,-8(fp)
   142d4:	10c00217 	ldw	r3,8(r2)
   142d8:	d0a04117 	ldw	r2,-32508(gp)
   142dc:	10c01e36 	bltu	r2,r3,14358 <alt_tick+0xe4>
   142e0:	e0bffe17 	ldw	r2,-8(fp)
   142e4:	10800403 	ldbu	r2,16(r2)
   142e8:	10803fcc 	andi	r2,r2,255
   142ec:	1004c03a 	cmpne	r2,r2,zero
   142f0:	1000191e 	bne	r2,zero,14358 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
   142f4:	e0bffe17 	ldw	r2,-8(fp)
   142f8:	10c00317 	ldw	r3,12(r2)
   142fc:	e0bffe17 	ldw	r2,-8(fp)
   14300:	11000517 	ldw	r4,20(r2)
   14304:	183ee83a 	callr	r3
   14308:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1430c:	e0bffd17 	ldw	r2,-12(fp)
   14310:	1004c03a 	cmpne	r2,r2,zero
   14314:	1000031e 	bne	r2,zero,14324 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
   14318:	e13ffe17 	ldw	r4,-8(fp)
   1431c:	00141dc0 	call	141dc <alt_alarm_stop>
   14320:	00000d06 	br	14358 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
   14324:	e0bffe17 	ldw	r2,-8(fp)
   14328:	10c00217 	ldw	r3,8(r2)
   1432c:	e0bffd17 	ldw	r2,-12(fp)
   14330:	1887883a 	add	r3,r3,r2
   14334:	e0bffe17 	ldw	r2,-8(fp)
   14338:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1433c:	e0bffe17 	ldw	r2,-8(fp)
   14340:	10c00217 	ldw	r3,8(r2)
   14344:	d0a04117 	ldw	r2,-32508(gp)
   14348:	1880032e 	bgeu	r3,r2,14358 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
   1434c:	e0fffe17 	ldw	r3,-8(fp)
   14350:	00800044 	movi	r2,1
   14354:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
   14358:	e0bfff17 	ldw	r2,-4(fp)
   1435c:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   14360:	d0e01504 	addi	r3,gp,-32684
   14364:	e0bffe17 	ldw	r2,-8(fp)
   14368:	10ffcc1e 	bne	r2,r3,1429c <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   1436c:	e037883a 	mov	sp,fp
   14370:	dfc00117 	ldw	ra,4(sp)
   14374:	df000017 	ldw	fp,0(sp)
   14378:	dec00204 	addi	sp,sp,8
   1437c:	f800283a 	ret

00014380 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   14380:	defffd04 	addi	sp,sp,-12
   14384:	dfc00215 	stw	ra,8(sp)
   14388:	df000115 	stw	fp,4(sp)
   1438c:	df000104 	addi	fp,sp,4
   14390:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   14394:	e13fff17 	ldw	r4,-4(fp)
   14398:	0014c900 	call	14c90 <alt_busy_sleep>
}
   1439c:	e037883a 	mov	sp,fp
   143a0:	dfc00117 	ldw	ra,4(sp)
   143a4:	df000017 	ldw	fp,0(sp)
   143a8:	dec00204 	addi	sp,sp,8
   143ac:	f800283a 	ret

000143b0 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   143b0:	deffff04 	addi	sp,sp,-4
   143b4:	df000015 	stw	fp,0(sp)
   143b8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   143bc:	000170fa 	wrctl	ienable,zero
}
   143c0:	e037883a 	mov	sp,fp
   143c4:	df000017 	ldw	fp,0(sp)
   143c8:	dec00104 	addi	sp,sp,4
   143cc:	f800283a 	ret

000143d0 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   143d0:	defff704 	addi	sp,sp,-36
   143d4:	dfc00815 	stw	ra,32(sp)
   143d8:	df000715 	stw	fp,28(sp)
   143dc:	df000704 	addi	fp,sp,28
   143e0:	e13ffc15 	stw	r4,-16(fp)
   143e4:	e17ffd15 	stw	r5,-12(fp)
   143e8:	e1bffe15 	stw	r6,-8(fp)
   143ec:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   143f0:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   143f4:	e0bffc17 	ldw	r2,-16(fp)
   143f8:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   143fc:	e1bfff17 	ldw	r6,-4(fp)
   14400:	00800074 	movhi	r2,1
   14404:	1091dd04 	addi	r2,r2,18292
   14408:	d8800015 	stw	r2,0(sp)
   1440c:	e13ffa17 	ldw	r4,-24(fp)
   14410:	e17ffe17 	ldw	r5,-8(fp)
   14414:	e1c00217 	ldw	r7,8(fp)
   14418:	000fd400 	call	fd40 <alt_flash_program_block>
   1441c:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
   14420:	e0bffb17 	ldw	r2,-20(fp)
}
   14424:	e037883a 	mov	sp,fp
   14428:	dfc00117 	ldw	ra,4(sp)
   1442c:	df000017 	ldw	fp,0(sp)
   14430:	dec00204 	addi	sp,sp,8
   14434:	f800283a 	ret

00014438 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   14438:	defff804 	addi	sp,sp,-32
   1443c:	dfc00715 	stw	ra,28(sp)
   14440:	df000615 	stw	fp,24(sp)
   14444:	df000604 	addi	fp,sp,24
   14448:	e13ffe15 	stw	r4,-8(fp)
   1444c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   14450:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14454:	e0bffe17 	ldw	r2,-8(fp)
   14458:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1445c:	e0bffa17 	ldw	r2,-24(fp)
   14460:	10c03317 	ldw	r3,204(r2)
   14464:	e0bffa17 	ldw	r2,-24(fp)
   14468:	11000a17 	ldw	r4,40(r2)
   1446c:	01415544 	movi	r5,1365
   14470:	01802a84 	movi	r6,170
   14474:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   14478:	e0bffa17 	ldw	r2,-24(fp)
   1447c:	10c03317 	ldw	r3,204(r2)
   14480:	e0bffa17 	ldw	r2,-24(fp)
   14484:	11000a17 	ldw	r4,40(r2)
   14488:	0140aa84 	movi	r5,682
   1448c:	01801544 	movi	r6,85
   14490:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   14494:	e0bffa17 	ldw	r2,-24(fp)
   14498:	10c03317 	ldw	r3,204(r2)
   1449c:	e0bffa17 	ldw	r2,-24(fp)
   144a0:	11000a17 	ldw	r4,40(r2)
   144a4:	01415544 	movi	r5,1365
   144a8:	01802004 	movi	r6,128
   144ac:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   144b0:	e0bffa17 	ldw	r2,-24(fp)
   144b4:	10c03317 	ldw	r3,204(r2)
   144b8:	e0bffa17 	ldw	r2,-24(fp)
   144bc:	11000a17 	ldw	r4,40(r2)
   144c0:	01415544 	movi	r5,1365
   144c4:	01802a84 	movi	r6,170
   144c8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   144cc:	e0bffa17 	ldw	r2,-24(fp)
   144d0:	10c03317 	ldw	r3,204(r2)
   144d4:	e0bffa17 	ldw	r2,-24(fp)
   144d8:	11000a17 	ldw	r4,40(r2)
   144dc:	0140aa84 	movi	r5,682
   144e0:	01801544 	movi	r6,85
   144e4:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   144e8:	e0bffa17 	ldw	r2,-24(fp)
   144ec:	11803517 	ldw	r6,212(r2)
   144f0:	e0bffa17 	ldw	r2,-24(fp)
   144f4:	10800a17 	ldw	r2,40(r2)
   144f8:	1007883a 	mov	r3,r2
   144fc:	e0bfff17 	ldw	r2,-4(fp)
   14500:	1889883a 	add	r4,r3,r2
   14504:	01400c04 	movi	r5,48
   14508:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   1450c:	0109c404 	movi	r4,10000
   14510:	00143800 	call	14380 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   14514:	00800c84 	movi	r2,50
   14518:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1451c:	e0bffa17 	ldw	r2,-24(fp)
   14520:	10800a17 	ldw	r2,40(r2)
   14524:	1007883a 	mov	r3,r2
   14528:	e0bfff17 	ldw	r2,-4(fp)
   1452c:	1885883a 	add	r2,r3,r2
   14530:	10800023 	ldbuio	r2,0(r2)
   14534:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   14538:	0100fa04 	movi	r4,1000
   1453c:	00143800 	call	14380 <usleep>
    timeout--;
   14540:	e0bffb17 	ldw	r2,-20(fp)
   14544:	10bfffc4 	addi	r2,r2,-1
   14548:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   1454c:	e0bffd03 	ldbu	r2,-12(fp)
   14550:	10803fcc 	andi	r2,r2,255
   14554:	1080020c 	andi	r2,r2,8
   14558:	1004c03a 	cmpne	r2,r2,zero
   1455c:	1000031e 	bne	r2,zero,1456c <alt_erase_block_amd+0x134>
   14560:	e0bffb17 	ldw	r2,-20(fp)
   14564:	10800048 	cmpgei	r2,r2,1
   14568:	103fec1e 	bne	r2,zero,1451c <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
   1456c:	e0bffa17 	ldw	r2,-24(fp)
   14570:	10803117 	ldw	r2,196(r2)
   14574:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   14578:	00001706 	br	145d8 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1457c:	e0bffa17 	ldw	r2,-24(fp)
   14580:	10800a17 	ldw	r2,40(r2)
   14584:	1007883a 	mov	r3,r2
   14588:	e0bfff17 	ldw	r2,-4(fp)
   1458c:	1885883a 	add	r2,r3,r2
   14590:	10800023 	ldbuio	r2,0(r2)
   14594:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   14598:	e0bffd03 	ldbu	r2,-12(fp)
   1459c:	10803fcc 	andi	r2,r2,255
   145a0:	1080201c 	xori	r2,r2,128
   145a4:	10bfe004 	addi	r2,r2,-128
   145a8:	1004803a 	cmplt	r2,r2,zero
   145ac:	10000d1e 	bne	r2,zero,145e4 <alt_erase_block_amd+0x1ac>
   145b0:	e0bffd03 	ldbu	r2,-12(fp)
   145b4:	10803fcc 	andi	r2,r2,255
   145b8:	1080080c 	andi	r2,r2,32
   145bc:	1004c03a 	cmpne	r2,r2,zero
   145c0:	1000081e 	bne	r2,zero,145e4 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   145c4:	0100fa04 	movi	r4,1000
   145c8:	00143800 	call	14380 <usleep>
    timeout -= 1000;
   145cc:	e0bffb17 	ldw	r2,-20(fp)
   145d0:	10bf0604 	addi	r2,r2,-1000
   145d4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   145d8:	e0bffb17 	ldw	r2,-20(fp)
   145dc:	10800048 	cmpgei	r2,r2,1
   145e0:	103fe61e 	bne	r2,zero,1457c <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   145e4:	e0bffb17 	ldw	r2,-20(fp)
   145e8:	10800048 	cmpgei	r2,r2,1
   145ec:	1000031e 	bne	r2,zero,145fc <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
   145f0:	00bfe304 	movi	r2,-116
   145f4:	e0bffc15 	stw	r2,-16(fp)
   145f8:	00000f06 	br	14638 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   145fc:	e0bffa17 	ldw	r2,-24(fp)
   14600:	10800a17 	ldw	r2,40(r2)
   14604:	1007883a 	mov	r3,r2
   14608:	e0bfff17 	ldw	r2,-4(fp)
   1460c:	1885883a 	add	r2,r3,r2
   14610:	10800023 	ldbuio	r2,0(r2)
   14614:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   14618:	e0bffd03 	ldbu	r2,-12(fp)
   1461c:	10803fcc 	andi	r2,r2,255
   14620:	1080201c 	xori	r2,r2,128
   14624:	10bfe004 	addi	r2,r2,-128
   14628:	1004803a 	cmplt	r2,r2,zero
   1462c:	1000021e 	bne	r2,zero,14638 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
   14630:	00bffec4 	movi	r2,-5
   14634:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
   14638:	e0bffc17 	ldw	r2,-16(fp)
}
   1463c:	e037883a 	mov	sp,fp
   14640:	dfc00117 	ldw	ra,4(sp)
   14644:	df000017 	ldw	fp,0(sp)
   14648:	dec00204 	addi	sp,sp,8
   1464c:	f800283a 	ret

00014650 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   14650:	defff804 	addi	sp,sp,-32
   14654:	dfc00715 	stw	ra,28(sp)
   14658:	df000615 	stw	fp,24(sp)
   1465c:	df000604 	addi	fp,sp,24
   14660:	e13ffd15 	stw	r4,-12(fp)
   14664:	e17ffe15 	stw	r5,-8(fp)
   14668:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1466c:	e0bffd17 	ldw	r2,-12(fp)
   14670:	10803017 	ldw	r2,192(r2)
   14674:	10801924 	muli	r2,r2,100
   14678:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
   1467c:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   14680:	e0bffd17 	ldw	r2,-12(fp)
   14684:	10800a17 	ldw	r2,40(r2)
   14688:	1007883a 	mov	r3,r2
   1468c:	e0bffe17 	ldw	r2,-8(fp)
   14690:	1885883a 	add	r2,r3,r2
   14694:	10800023 	ldbuio	r2,0(r2)
   14698:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1469c:	00001706 	br	146fc <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   146a0:	e0bffc03 	ldbu	r2,-16(fp)
   146a4:	10803fcc 	andi	r2,r2,255
   146a8:	10c0200c 	andi	r3,r2,128
   146ac:	e0bfff03 	ldbu	r2,-4(fp)
   146b0:	1080200c 	andi	r2,r2,128
   146b4:	18801426 	beq	r3,r2,14708 <alt_wait_for_command_to_complete_amd+0xb8>
   146b8:	e0bffc03 	ldbu	r2,-16(fp)
   146bc:	10803fcc 	andi	r2,r2,255
   146c0:	1080080c 	andi	r2,r2,32
   146c4:	1004c03a 	cmpne	r2,r2,zero
   146c8:	10000f1e 	bne	r2,zero,14708 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   146cc:	01000044 	movi	r4,1
   146d0:	00143800 	call	14380 <usleep>
    timeout--;
   146d4:	e0bffb17 	ldw	r2,-20(fp)
   146d8:	10bfffc4 	addi	r2,r2,-1
   146dc:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   146e0:	e0bffd17 	ldw	r2,-12(fp)
   146e4:	10800a17 	ldw	r2,40(r2)
   146e8:	1007883a 	mov	r3,r2
   146ec:	e0bffe17 	ldw	r2,-8(fp)
   146f0:	1885883a 	add	r2,r3,r2
   146f4:	10800023 	ldbuio	r2,0(r2)
   146f8:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   146fc:	e0bffb17 	ldw	r2,-20(fp)
   14700:	10800048 	cmpgei	r2,r2,1
   14704:	103fe61e 	bne	r2,zero,146a0 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   14708:	e0bffb17 	ldw	r2,-20(fp)
   1470c:	1004c03a 	cmpne	r2,r2,zero
   14710:	1000031e 	bne	r2,zero,14720 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
   14714:	00bfe304 	movi	r2,-116
   14718:	e0bffa15 	stw	r2,-24(fp)
   1471c:	00000f06 	br	1475c <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   14720:	e0bffd17 	ldw	r2,-12(fp)
   14724:	10800a17 	ldw	r2,40(r2)
   14728:	1007883a 	mov	r3,r2
   1472c:	e0bffe17 	ldw	r2,-8(fp)
   14730:	1885883a 	add	r2,r3,r2
   14734:	10800023 	ldbuio	r2,0(r2)
   14738:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1473c:	e0bffc03 	ldbu	r2,-16(fp)
   14740:	10803fcc 	andi	r2,r2,255
   14744:	10c0200c 	andi	r3,r2,128
   14748:	e0bfff03 	ldbu	r2,-4(fp)
   1474c:	1080200c 	andi	r2,r2,128
   14750:	18800226 	beq	r3,r2,1475c <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
   14754:	00bffec4 	movi	r2,-5
   14758:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
   1475c:	e0bffa17 	ldw	r2,-24(fp)
}
   14760:	e037883a 	mov	sp,fp
   14764:	dfc00117 	ldw	ra,4(sp)
   14768:	df000017 	ldw	fp,0(sp)
   1476c:	dec00204 	addi	sp,sp,8
   14770:	f800283a 	ret

00014774 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   14774:	defff904 	addi	sp,sp,-28
   14778:	dfc00615 	stw	ra,24(sp)
   1477c:	df000515 	stw	fp,20(sp)
   14780:	df000504 	addi	fp,sp,20
   14784:	e13ffd15 	stw	r4,-12(fp)
   14788:	e17ffe15 	stw	r5,-8(fp)
   1478c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   14790:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   14794:	e0bffd17 	ldw	r2,-12(fp)
   14798:	10c03317 	ldw	r3,204(r2)
   1479c:	e0bffd17 	ldw	r2,-12(fp)
   147a0:	11000a17 	ldw	r4,40(r2)
   147a4:	01415544 	movi	r5,1365
   147a8:	01802a84 	movi	r6,170
   147ac:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   147b0:	e0bffd17 	ldw	r2,-12(fp)
   147b4:	10c03317 	ldw	r3,204(r2)
   147b8:	e0bffd17 	ldw	r2,-12(fp)
   147bc:	11000a17 	ldw	r4,40(r2)
   147c0:	0140aa84 	movi	r5,682
   147c4:	01801544 	movi	r6,85
   147c8:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   147cc:	e0bffd17 	ldw	r2,-12(fp)
   147d0:	10c03317 	ldw	r3,204(r2)
   147d4:	e0bffd17 	ldw	r2,-12(fp)
   147d8:	11000a17 	ldw	r4,40(r2)
   147dc:	01415544 	movi	r5,1365
   147e0:	01802804 	movi	r6,160
   147e4:	183ee83a 	callr	r3
  
  value = *src_addr;
   147e8:	e0bfff17 	ldw	r2,-4(fp)
   147ec:	10800003 	ldbu	r2,0(r2)
   147f0:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   147f4:	e13ffd17 	ldw	r4,-12(fp)
   147f8:	e17ffe17 	ldw	r5,-8(fp)
   147fc:	e1bfff17 	ldw	r6,-4(fp)
   14800:	000fbdc0 	call	fbdc <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   14804:	e1bffb03 	ldbu	r6,-20(fp)
   14808:	e13ffd17 	ldw	r4,-12(fp)
   1480c:	e17ffe17 	ldw	r5,-8(fp)
   14810:	00146500 	call	14650 <alt_wait_for_command_to_complete_amd>
   14814:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
   14818:	e0bffc17 	ldw	r2,-16(fp)
  
}
   1481c:	e037883a 	mov	sp,fp
   14820:	dfc00117 	ldw	ra,4(sp)
   14824:	df000017 	ldw	fp,0(sp)
   14828:	dec00204 	addi	sp,sp,8
   1482c:	f800283a 	ret

00014830 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   14830:	defff704 	addi	sp,sp,-36
   14834:	dfc00815 	stw	ra,32(sp)
   14838:	df000715 	stw	fp,28(sp)
   1483c:	df000704 	addi	fp,sp,28
   14840:	e13ffc15 	stw	r4,-16(fp)
   14844:	e17ffd15 	stw	r5,-12(fp)
   14848:	e1bffe15 	stw	r6,-8(fp)
   1484c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   14850:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   14854:	e0bffc17 	ldw	r2,-16(fp)
   14858:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1485c:	e13ffa17 	ldw	r4,-24(fp)
   14860:	e17ffd17 	ldw	r5,-12(fp)
   14864:	0014a280 	call	14a28 <alt_unlock_block_intel>
   14868:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
   1486c:	e0bffb17 	ldw	r2,-20(fp)
   14870:	1004c03a 	cmpne	r2,r2,zero
   14874:	1000091e 	bne	r2,zero,1489c <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   14878:	e1bfff17 	ldw	r6,-4(fp)
   1487c:	00800074 	movhi	r2,1
   14880:	1092ed04 	addi	r2,r2,19380
   14884:	d8800015 	stw	r2,0(sp)
   14888:	e13ffa17 	ldw	r4,-24(fp)
   1488c:	e17ffe17 	ldw	r5,-8(fp)
   14890:	e1c00217 	ldw	r7,8(fp)
   14894:	000fd400 	call	fd40 <alt_flash_program_block>
   14898:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1489c:	e0bffb17 	ldw	r2,-20(fp)
}
   148a0:	e037883a 	mov	sp,fp
   148a4:	dfc00117 	ldw	ra,4(sp)
   148a8:	df000017 	ldw	fp,0(sp)
   148ac:	dec00204 	addi	sp,sp,8
   148b0:	f800283a 	ret

000148b4 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   148b4:	defff804 	addi	sp,sp,-32
   148b8:	dfc00715 	stw	ra,28(sp)
   148bc:	df000615 	stw	fp,24(sp)
   148c0:	df000604 	addi	fp,sp,24
   148c4:	e13ffe15 	stw	r4,-8(fp)
   148c8:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   148cc:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   148d0:	e0bffe17 	ldw	r2,-8(fp)
   148d4:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   148d8:	e0bffb17 	ldw	r2,-20(fp)
   148dc:	10803117 	ldw	r2,196(r2)
   148e0:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   148e4:	e13ffb17 	ldw	r4,-20(fp)
   148e8:	e17fff17 	ldw	r5,-4(fp)
   148ec:	0014a280 	call	14a28 <alt_unlock_block_intel>
   148f0:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
   148f4:	e0bffc17 	ldw	r2,-16(fp)
   148f8:	1004c03a 	cmpne	r2,r2,zero
   148fc:	1000441e 	bne	r2,zero,14a10 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   14900:	e0bffb17 	ldw	r2,-20(fp)
   14904:	11803517 	ldw	r6,212(r2)
   14908:	e0bffb17 	ldw	r2,-20(fp)
   1490c:	10800a17 	ldw	r2,40(r2)
   14910:	1007883a 	mov	r3,r2
   14914:	e0bfff17 	ldw	r2,-4(fp)
   14918:	1889883a 	add	r4,r3,r2
   1491c:	01400804 	movi	r5,32
   14920:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   14924:	e0bffb17 	ldw	r2,-20(fp)
   14928:	11803517 	ldw	r6,212(r2)
   1492c:	e0bffb17 	ldw	r2,-20(fp)
   14930:	10800a17 	ldw	r2,40(r2)
   14934:	1007883a 	mov	r3,r2
   14938:	e0bfff17 	ldw	r2,-4(fp)
   1493c:	1889883a 	add	r4,r3,r2
   14940:	01403404 	movi	r5,208
   14944:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   14948:	e0bffb17 	ldw	r2,-20(fp)
   1494c:	10800a17 	ldw	r2,40(r2)
   14950:	1007883a 	mov	r3,r2
   14954:	e0bfff17 	ldw	r2,-4(fp)
   14958:	1885883a 	add	r2,r3,r2
   1495c:	10800023 	ldbuio	r2,0(r2)
   14960:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   14964:	e0bffd03 	ldbu	r2,-12(fp)
   14968:	10803fcc 	andi	r2,r2,255
   1496c:	1080201c 	xori	r2,r2,128
   14970:	10bfe004 	addi	r2,r2,-128
   14974:	1004803a 	cmplt	r2,r2,zero
   14978:	1000081e 	bne	r2,zero,1499c <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
   1497c:	0100fa04 	movi	r4,1000
   14980:	00143800 	call	14380 <usleep>
      timeout -= 1000;
   14984:	e0bffa17 	ldw	r2,-24(fp)
   14988:	10bf0604 	addi	r2,r2,-1000
   1498c:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
   14990:	e0bffa17 	ldw	r2,-24(fp)
   14994:	10800048 	cmpgei	r2,r2,1
   14998:	103feb1e 	bne	r2,zero,14948 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
   1499c:	e0bffa17 	ldw	r2,-24(fp)
   149a0:	10800048 	cmpgei	r2,r2,1
   149a4:	1000031e 	bne	r2,zero,149b4 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
   149a8:	00bfe304 	movi	r2,-116
   149ac:	e0bffc15 	stw	r2,-16(fp)
   149b0:	00000e06 	br	149ec <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
   149b4:	e0bffd03 	ldbu	r2,-12(fp)
   149b8:	10803fcc 	andi	r2,r2,255
   149bc:	10801fcc 	andi	r2,r2,127
   149c0:	1005003a 	cmpeq	r2,r2,zero
   149c4:	1000091e 	bne	r2,zero,149ec <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   149c8:	00bffec4 	movi	r2,-5
   149cc:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   149d0:	e0bffb17 	ldw	r2,-20(fp)
   149d4:	10800a17 	ldw	r2,40(r2)
   149d8:	1007883a 	mov	r3,r2
   149dc:	e0bfff17 	ldw	r2,-4(fp)
   149e0:	1885883a 	add	r2,r3,r2
   149e4:	10800023 	ldbuio	r2,0(r2)
   149e8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   149ec:	e0bffb17 	ldw	r2,-20(fp)
   149f0:	11803517 	ldw	r6,212(r2)
   149f4:	e0bffb17 	ldw	r2,-20(fp)
   149f8:	10800a17 	ldw	r2,40(r2)
   149fc:	1007883a 	mov	r3,r2
   14a00:	e0bfff17 	ldw	r2,-4(fp)
   14a04:	1889883a 	add	r4,r3,r2
   14a08:	01403fc4 	movi	r5,255
   14a0c:	303ee83a 	callr	r6
  }
  
  return ret_code;
   14a10:	e0bffc17 	ldw	r2,-16(fp)
}
   14a14:	e037883a 	mov	sp,fp
   14a18:	dfc00117 	ldw	ra,4(sp)
   14a1c:	df000017 	ldw	fp,0(sp)
   14a20:	dec00204 	addi	sp,sp,8
   14a24:	f800283a 	ret

00014a28 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   14a28:	defff904 	addi	sp,sp,-28
   14a2c:	dfc00615 	stw	ra,24(sp)
   14a30:	df000515 	stw	fp,20(sp)
   14a34:	df000504 	addi	fp,sp,20
   14a38:	e13ffe15 	stw	r4,-8(fp)
   14a3c:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   14a40:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
   14a44:	e0bffe17 	ldw	r2,-8(fp)
   14a48:	10803017 	ldw	r2,192(r2)
   14a4c:	10801924 	muli	r2,r2,100
   14a50:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   14a54:	e0bffe17 	ldw	r2,-8(fp)
   14a58:	11803517 	ldw	r6,212(r2)
   14a5c:	e0bffe17 	ldw	r2,-8(fp)
   14a60:	10800a17 	ldw	r2,40(r2)
   14a64:	1007883a 	mov	r3,r2
   14a68:	e0bfff17 	ldw	r2,-4(fp)
   14a6c:	1889883a 	add	r4,r3,r2
   14a70:	01402404 	movi	r5,144
   14a74:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   14a78:	e0bffe17 	ldw	r2,-8(fp)
   14a7c:	10800a17 	ldw	r2,40(r2)
   14a80:	1007883a 	mov	r3,r2
   14a84:	e0bfff17 	ldw	r2,-4(fp)
   14a88:	1885883a 	add	r2,r3,r2
   14a8c:	10800104 	addi	r2,r2,4
   14a90:	10800023 	ldbuio	r2,0(r2)
   14a94:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
   14a98:	e0bffd43 	ldbu	r2,-11(fp)
   14a9c:	1080004c 	andi	r2,r2,1
   14aa0:	10803fcc 	andi	r2,r2,255
   14aa4:	1005003a 	cmpeq	r2,r2,zero
   14aa8:	1000331e 	bne	r2,zero,14b78 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   14aac:	e0bffe17 	ldw	r2,-8(fp)
   14ab0:	11803517 	ldw	r6,212(r2)
   14ab4:	e0bffe17 	ldw	r2,-8(fp)
   14ab8:	10800a17 	ldw	r2,40(r2)
   14abc:	1007883a 	mov	r3,r2
   14ac0:	e0bfff17 	ldw	r2,-4(fp)
   14ac4:	1889883a 	add	r4,r3,r2
   14ac8:	01401804 	movi	r5,96
   14acc:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   14ad0:	e0bffe17 	ldw	r2,-8(fp)
   14ad4:	11803517 	ldw	r6,212(r2)
   14ad8:	e0bffe17 	ldw	r2,-8(fp)
   14adc:	10800a17 	ldw	r2,40(r2)
   14ae0:	1007883a 	mov	r3,r2
   14ae4:	e0bfff17 	ldw	r2,-4(fp)
   14ae8:	1889883a 	add	r4,r3,r2
   14aec:	01403404 	movi	r5,208
   14af0:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   14af4:	e0bffe17 	ldw	r2,-8(fp)
   14af8:	10800a17 	ldw	r2,40(r2)
   14afc:	1007883a 	mov	r3,r2
   14b00:	e0bfff17 	ldw	r2,-4(fp)
   14b04:	1885883a 	add	r2,r3,r2
   14b08:	10800023 	ldbuio	r2,0(r2)
   14b0c:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   14b10:	e0bffd03 	ldbu	r2,-12(fp)
   14b14:	10803fcc 	andi	r2,r2,255
   14b18:	1080201c 	xori	r2,r2,128
   14b1c:	10bfe004 	addi	r2,r2,-128
   14b20:	1004803a 	cmplt	r2,r2,zero
   14b24:	1000081e 	bne	r2,zero,14b48 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
   14b28:	e0bffb17 	ldw	r2,-20(fp)
   14b2c:	10bfffc4 	addi	r2,r2,-1
   14b30:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
   14b34:	01000044 	movi	r4,1
   14b38:	00143800 	call	14380 <usleep>
    }while(timeout > 0);
   14b3c:	e0bffb17 	ldw	r2,-20(fp)
   14b40:	10800048 	cmpgei	r2,r2,1
   14b44:	103feb1e 	bne	r2,zero,14af4 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
   14b48:	e0bffb17 	ldw	r2,-20(fp)
   14b4c:	1004c03a 	cmpne	r2,r2,zero
   14b50:	1000031e 	bne	r2,zero,14b60 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
   14b54:	00bfe304 	movi	r2,-116
   14b58:	e0bffc15 	stw	r2,-16(fp)
   14b5c:	00000606 	br	14b78 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
   14b60:	e0bffd03 	ldbu	r2,-12(fp)
   14b64:	10801fcc 	andi	r2,r2,127
   14b68:	1005003a 	cmpeq	r2,r2,zero
   14b6c:	1000021e 	bne	r2,zero,14b78 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   14b70:	00bffec4 	movi	r2,-5
   14b74:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   14b78:	e0bffe17 	ldw	r2,-8(fp)
   14b7c:	11803517 	ldw	r6,212(r2)
   14b80:	e0bffe17 	ldw	r2,-8(fp)
   14b84:	10800a17 	ldw	r2,40(r2)
   14b88:	1007883a 	mov	r3,r2
   14b8c:	e0bfff17 	ldw	r2,-4(fp)
   14b90:	1889883a 	add	r4,r3,r2
   14b94:	01403fc4 	movi	r5,255
   14b98:	303ee83a 	callr	r6

  return ret_code;
   14b9c:	e0bffc17 	ldw	r2,-16(fp)
}
   14ba0:	e037883a 	mov	sp,fp
   14ba4:	dfc00117 	ldw	ra,4(sp)
   14ba8:	df000017 	ldw	fp,0(sp)
   14bac:	dec00204 	addi	sp,sp,8
   14bb0:	f800283a 	ret

00014bb4 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   14bb4:	defff904 	addi	sp,sp,-28
   14bb8:	dfc00615 	stw	ra,24(sp)
   14bbc:	df000515 	stw	fp,20(sp)
   14bc0:	df000504 	addi	fp,sp,20
   14bc4:	e13ffd15 	stw	r4,-12(fp)
   14bc8:	e17ffe15 	stw	r5,-8(fp)
   14bcc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   14bd0:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   14bd4:	e0bffd17 	ldw	r2,-12(fp)
   14bd8:	11803517 	ldw	r6,212(r2)
   14bdc:	e0bffd17 	ldw	r2,-12(fp)
   14be0:	10800a17 	ldw	r2,40(r2)
   14be4:	1007883a 	mov	r3,r2
   14be8:	e0bffe17 	ldw	r2,-8(fp)
   14bec:	1889883a 	add	r4,r3,r2
   14bf0:	01401004 	movi	r5,64
   14bf4:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
   14bf8:	e13ffd17 	ldw	r4,-12(fp)
   14bfc:	e17ffe17 	ldw	r5,-8(fp)
   14c00:	e1bfff17 	ldw	r6,-4(fp)
   14c04:	000fbdc0 	call	fbdc <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   14c08:	e0bffd17 	ldw	r2,-12(fp)
   14c0c:	10800a17 	ldw	r2,40(r2)
   14c10:	1007883a 	mov	r3,r2
   14c14:	e0bffe17 	ldw	r2,-8(fp)
   14c18:	1885883a 	add	r2,r3,r2
   14c1c:	10800023 	ldbuio	r2,0(r2)
   14c20:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
   14c24:	e0bffb03 	ldbu	r2,-20(fp)
   14c28:	10803fcc 	andi	r2,r2,255
   14c2c:	1080201c 	xori	r2,r2,128
   14c30:	10bfe004 	addi	r2,r2,-128
   14c34:	1004403a 	cmpge	r2,r2,zero
   14c38:	103ff31e 	bne	r2,zero,14c08 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   14c3c:	e0bffb03 	ldbu	r2,-20(fp)
   14c40:	10801fcc 	andi	r2,r2,127
   14c44:	1005003a 	cmpeq	r2,r2,zero
   14c48:	1000021e 	bne	r2,zero,14c54 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
   14c4c:	00bffec4 	movi	r2,-5
   14c50:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   14c54:	e0bffd17 	ldw	r2,-12(fp)
   14c58:	11803517 	ldw	r6,212(r2)
   14c5c:	e0bffd17 	ldw	r2,-12(fp)
   14c60:	10800a17 	ldw	r2,40(r2)
   14c64:	1007883a 	mov	r3,r2
   14c68:	e0bffe17 	ldw	r2,-8(fp)
   14c6c:	1889883a 	add	r4,r3,r2
   14c70:	01403fc4 	movi	r5,255
   14c74:	303ee83a 	callr	r6
  
  return ret_code;
   14c78:	e0bffc17 	ldw	r2,-16(fp)
}
   14c7c:	e037883a 	mov	sp,fp
   14c80:	dfc00117 	ldw	ra,4(sp)
   14c84:	df000017 	ldw	fp,0(sp)
   14c88:	dec00204 	addi	sp,sp,8
   14c8c:	f800283a 	ret

00014c90 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   14c90:	defffb04 	addi	sp,sp,-20
   14c94:	df000415 	stw	fp,16(sp)
   14c98:	df000404 	addi	fp,sp,16
   14c9c:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   14ca0:	008000c4 	movi	r2,3
   14ca4:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
   14ca8:	e0fffc17 	ldw	r3,-16(fp)
   14cac:	008003f4 	movhi	r2,15
   14cb0:	10909004 	addi	r2,r2,16960
   14cb4:	1887383a 	mul	r3,r3,r2
   14cb8:	00817db4 	movhi	r2,1526
   14cbc:	10b84004 	addi	r2,r2,-7936
   14cc0:	10c7203a 	divu	r3,r2,r3
   14cc4:	00a00034 	movhi	r2,32768
   14cc8:	10bfffc4 	addi	r2,r2,-1
   14ccc:	10c7203a 	divu	r3,r2,r3
   14cd0:	e0bfff17 	ldw	r2,-4(fp)
   14cd4:	10c5203a 	divu	r2,r2,r3
   14cd8:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   14cdc:	e0bffd17 	ldw	r2,-12(fp)
   14ce0:	1005003a 	cmpeq	r2,r2,zero
   14ce4:	1000251e 	bne	r2,zero,14d7c <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
   14ce8:	e03ffe15 	stw	zero,-8(fp)
   14cec:	00001406 	br	14d40 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   14cf0:	00a00034 	movhi	r2,32768
   14cf4:	10bfffc4 	addi	r2,r2,-1
   14cf8:	10bfffc4 	addi	r2,r2,-1
   14cfc:	103ffe1e 	bne	r2,zero,14cf8 <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   14d00:	e0fffc17 	ldw	r3,-16(fp)
   14d04:	008003f4 	movhi	r2,15
   14d08:	10909004 	addi	r2,r2,16960
   14d0c:	1887383a 	mul	r3,r3,r2
   14d10:	00817db4 	movhi	r2,1526
   14d14:	10b84004 	addi	r2,r2,-7936
   14d18:	10c7203a 	divu	r3,r2,r3
   14d1c:	00a00034 	movhi	r2,32768
   14d20:	10bfffc4 	addi	r2,r2,-1
   14d24:	10c7203a 	divu	r3,r2,r3
   14d28:	e0bfff17 	ldw	r2,-4(fp)
   14d2c:	10c5c83a 	sub	r2,r2,r3
   14d30:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   14d34:	e0bffe17 	ldw	r2,-8(fp)
   14d38:	10800044 	addi	r2,r2,1
   14d3c:	e0bffe15 	stw	r2,-8(fp)
   14d40:	e0fffe17 	ldw	r3,-8(fp)
   14d44:	e0bffd17 	ldw	r2,-12(fp)
   14d48:	18bfe916 	blt	r3,r2,14cf0 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   14d4c:	e0fffc17 	ldw	r3,-16(fp)
   14d50:	008003f4 	movhi	r2,15
   14d54:	10909004 	addi	r2,r2,16960
   14d58:	1887383a 	mul	r3,r3,r2
   14d5c:	00817db4 	movhi	r2,1526
   14d60:	10b84004 	addi	r2,r2,-7936
   14d64:	10c7203a 	divu	r3,r2,r3
   14d68:	e0bfff17 	ldw	r2,-4(fp)
   14d6c:	1885383a 	mul	r2,r3,r2
   14d70:	10bfffc4 	addi	r2,r2,-1
   14d74:	103ffe1e 	bne	r2,zero,14d70 <alt_busy_sleep+0xe0>
   14d78:	00000b06 	br	14da8 <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   14d7c:	e0fffc17 	ldw	r3,-16(fp)
   14d80:	008003f4 	movhi	r2,15
   14d84:	10909004 	addi	r2,r2,16960
   14d88:	1887383a 	mul	r3,r3,r2
   14d8c:	00817db4 	movhi	r2,1526
   14d90:	10b84004 	addi	r2,r2,-7936
   14d94:	10c7203a 	divu	r3,r2,r3
   14d98:	e0bfff17 	ldw	r2,-4(fp)
   14d9c:	1885383a 	mul	r2,r3,r2
   14da0:	10bfffc4 	addi	r2,r2,-1
   14da4:	00bffe16 	blt	zero,r2,14da0 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   14da8:	0005883a 	mov	r2,zero
}
   14dac:	e037883a 	mov	sp,fp
   14db0:	df000017 	ldw	fp,0(sp)
   14db4:	dec00104 	addi	sp,sp,4
   14db8:	f800283a 	ret

00014dbc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   14dbc:	defff904 	addi	sp,sp,-28
   14dc0:	dfc00615 	stw	ra,24(sp)
   14dc4:	df000515 	stw	fp,20(sp)
   14dc8:	df000504 	addi	fp,sp,20
   14dcc:	e13ffd15 	stw	r4,-12(fp)
   14dd0:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
   14dd4:	e0bffe17 	ldw	r2,-8(fp)
   14dd8:	10800017 	ldw	r2,0(r2)
   14ddc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   14de0:	e13ffd17 	ldw	r4,-12(fp)
   14de4:	000c04c0 	call	c04c <strlen>
   14de8:	10800044 	addi	r2,r2,1
   14dec:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   14df0:	00000d06 	br	14e28 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   14df4:	e0bffc17 	ldw	r2,-16(fp)
   14df8:	11000217 	ldw	r4,8(r2)
   14dfc:	e1bffb17 	ldw	r6,-20(fp)
   14e00:	e17ffd17 	ldw	r5,-12(fp)
   14e04:	00052800 	call	5280 <memcmp>
   14e08:	1004c03a 	cmpne	r2,r2,zero
   14e0c:	1000031e 	bne	r2,zero,14e1c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   14e10:	e0bffc17 	ldw	r2,-16(fp)
   14e14:	e0bfff15 	stw	r2,-4(fp)
   14e18:	00000706 	br	14e38 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   14e1c:	e0bffc17 	ldw	r2,-16(fp)
   14e20:	10800017 	ldw	r2,0(r2)
   14e24:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   14e28:	e0fffe17 	ldw	r3,-8(fp)
   14e2c:	e0bffc17 	ldw	r2,-16(fp)
   14e30:	10fff01e 	bne	r2,r3,14df4 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   14e34:	e03fff15 	stw	zero,-4(fp)
   14e38:	e0bfff17 	ldw	r2,-4(fp)
}
   14e3c:	e037883a 	mov	sp,fp
   14e40:	dfc00117 	ldw	ra,4(sp)
   14e44:	df000017 	ldw	fp,0(sp)
   14e48:	dec00204 	addi	sp,sp,8
   14e4c:	f800283a 	ret

00014e50 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   14e50:	defffa04 	addi	sp,sp,-24
   14e54:	dfc00515 	stw	ra,20(sp)
   14e58:	df000415 	stw	fp,16(sp)
   14e5c:	df000404 	addi	fp,sp,16
   14e60:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   14e64:	00820034 	movhi	r2,2048
   14e68:	1088dc04 	addi	r2,r2,9072
   14e6c:	10800017 	ldw	r2,0(r2)
   14e70:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   14e74:	00003306 	br	14f44 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
   14e78:	e0bffd17 	ldw	r2,-12(fp)
   14e7c:	11000217 	ldw	r4,8(r2)
   14e80:	000c04c0 	call	c04c <strlen>
   14e84:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
   14e88:	e0bffd17 	ldw	r2,-12(fp)
   14e8c:	10c00217 	ldw	r3,8(r2)
   14e90:	e0bffc17 	ldw	r2,-16(fp)
   14e94:	1885883a 	add	r2,r3,r2
   14e98:	10bfffc4 	addi	r2,r2,-1
   14e9c:	10800003 	ldbu	r2,0(r2)
   14ea0:	10803fcc 	andi	r2,r2,255
   14ea4:	1080201c 	xori	r2,r2,128
   14ea8:	10bfe004 	addi	r2,r2,-128
   14eac:	10800bd8 	cmpnei	r2,r2,47
   14eb0:	1000031e 	bne	r2,zero,14ec0 <alt_find_file+0x70>
    {
      len -= 1;
   14eb4:	e0bffc17 	ldw	r2,-16(fp)
   14eb8:	10bfffc4 	addi	r2,r2,-1
   14ebc:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   14ec0:	e0bffc17 	ldw	r2,-16(fp)
   14ec4:	1007883a 	mov	r3,r2
   14ec8:	e0bffe17 	ldw	r2,-8(fp)
   14ecc:	1885883a 	add	r2,r3,r2
   14ed0:	10800003 	ldbu	r2,0(r2)
   14ed4:	10803fcc 	andi	r2,r2,255
   14ed8:	1080201c 	xori	r2,r2,128
   14edc:	10bfe004 	addi	r2,r2,-128
   14ee0:	10800be0 	cmpeqi	r2,r2,47
   14ee4:	10000a1e 	bne	r2,zero,14f10 <alt_find_file+0xc0>
   14ee8:	e0bffc17 	ldw	r2,-16(fp)
   14eec:	1007883a 	mov	r3,r2
   14ef0:	e0bffe17 	ldw	r2,-8(fp)
   14ef4:	1885883a 	add	r2,r3,r2
   14ef8:	10800003 	ldbu	r2,0(r2)
   14efc:	10803fcc 	andi	r2,r2,255
   14f00:	1080201c 	xori	r2,r2,128
   14f04:	10bfe004 	addi	r2,r2,-128
   14f08:	1004c03a 	cmpne	r2,r2,zero
   14f0c:	10000a1e 	bne	r2,zero,14f38 <alt_find_file+0xe8>
   14f10:	e0bffd17 	ldw	r2,-12(fp)
   14f14:	11000217 	ldw	r4,8(r2)
   14f18:	e1bffc17 	ldw	r6,-16(fp)
   14f1c:	e17ffe17 	ldw	r5,-8(fp)
   14f20:	00052800 	call	5280 <memcmp>
   14f24:	1004c03a 	cmpne	r2,r2,zero
   14f28:	1000031e 	bne	r2,zero,14f38 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   14f2c:	e0bffd17 	ldw	r2,-12(fp)
   14f30:	e0bfff15 	stw	r2,-4(fp)
   14f34:	00000806 	br	14f58 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
   14f38:	e0bffd17 	ldw	r2,-12(fp)
   14f3c:	10800017 	ldw	r2,0(r2)
   14f40:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   14f44:	00c20034 	movhi	r3,2048
   14f48:	18c8dc04 	addi	r3,r3,9072
   14f4c:	e0bffd17 	ldw	r2,-12(fp)
   14f50:	10ffc91e 	bne	r2,r3,14e78 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   14f54:	e03fff15 	stw	zero,-4(fp)
   14f58:	e0bfff17 	ldw	r2,-4(fp)
}
   14f5c:	e037883a 	mov	sp,fp
   14f60:	dfc00117 	ldw	ra,4(sp)
   14f64:	df000017 	ldw	fp,0(sp)
   14f68:	dec00204 	addi	sp,sp,8
   14f6c:	f800283a 	ret

00014f70 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   14f70:	defffc04 	addi	sp,sp,-16
   14f74:	df000315 	stw	fp,12(sp)
   14f78:	df000304 	addi	fp,sp,12
   14f7c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   14f80:	00bffa04 	movi	r2,-24
   14f84:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   14f88:	e03ffe15 	stw	zero,-8(fp)
   14f8c:	00001e06 	br	15008 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
   14f90:	e0bffe17 	ldw	r2,-8(fp)
   14f94:	00c20034 	movhi	r3,2048
   14f98:	18c3ab04 	addi	r3,r3,3756
   14f9c:	10800324 	muli	r2,r2,12
   14fa0:	10c5883a 	add	r2,r2,r3
   14fa4:	10800017 	ldw	r2,0(r2)
   14fa8:	1004c03a 	cmpne	r2,r2,zero
   14fac:	1000131e 	bne	r2,zero,14ffc <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
   14fb0:	e0bffe17 	ldw	r2,-8(fp)
   14fb4:	00c20034 	movhi	r3,2048
   14fb8:	18c3ab04 	addi	r3,r3,3756
   14fbc:	10800324 	muli	r2,r2,12
   14fc0:	10c7883a 	add	r3,r2,r3
   14fc4:	e0bfff17 	ldw	r2,-4(fp)
   14fc8:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
   14fcc:	00820034 	movhi	r2,2048
   14fd0:	1088e004 	addi	r2,r2,9088
   14fd4:	10c00017 	ldw	r3,0(r2)
   14fd8:	e0bffe17 	ldw	r2,-8(fp)
   14fdc:	1880040e 	bge	r3,r2,14ff0 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
   14fe0:	00c20034 	movhi	r3,2048
   14fe4:	18c8e004 	addi	r3,r3,9088
   14fe8:	e0bffe17 	ldw	r2,-8(fp)
   14fec:	18800015 	stw	r2,0(r3)
      }
      rc = i;
   14ff0:	e0bffe17 	ldw	r2,-8(fp)
   14ff4:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
   14ff8:	00000606 	br	15014 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   14ffc:	e0bffe17 	ldw	r2,-8(fp)
   15000:	10800044 	addi	r2,r2,1
   15004:	e0bffe15 	stw	r2,-8(fp)
   15008:	e0bffe17 	ldw	r2,-8(fp)
   1500c:	10800810 	cmplti	r2,r2,32
   15010:	103fdf1e 	bne	r2,zero,14f90 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   15014:	e0bffd17 	ldw	r2,-12(fp)
}
   15018:	e037883a 	mov	sp,fp
   1501c:	df000017 	ldw	fp,0(sp)
   15020:	dec00104 	addi	sp,sp,4
   15024:	f800283a 	ret

00015028 <atexit>:
   15028:	200b883a 	mov	r5,r4
   1502c:	000d883a 	mov	r6,zero
   15030:	0009883a 	mov	r4,zero
   15034:	000f883a 	mov	r7,zero
   15038:	00150741 	jmpi	15074 <__register_exitproc>

0001503c <exit>:
   1503c:	defffe04 	addi	sp,sp,-8
   15040:	000b883a 	mov	r5,zero
   15044:	dc000015 	stw	r16,0(sp)
   15048:	dfc00115 	stw	ra,4(sp)
   1504c:	2021883a 	mov	r16,r4
   15050:	00151ac0 	call	151ac <__call_exitprocs>
   15054:	00820034 	movhi	r2,2048
   15058:	1088d704 	addi	r2,r2,9052
   1505c:	11000017 	ldw	r4,0(r2)
   15060:	20800f17 	ldw	r2,60(r4)
   15064:	10000126 	beq	r2,zero,1506c <exit+0x30>
   15068:	103ee83a 	callr	r2
   1506c:	8009883a 	mov	r4,r16
   15070:	001539c0 	call	1539c <_exit>

00015074 <__register_exitproc>:
   15074:	defffa04 	addi	sp,sp,-24
   15078:	00820034 	movhi	r2,2048
   1507c:	1088d704 	addi	r2,r2,9052
   15080:	dc000015 	stw	r16,0(sp)
   15084:	14000017 	ldw	r16,0(r2)
   15088:	dd000415 	stw	r20,16(sp)
   1508c:	2829883a 	mov	r20,r5
   15090:	81405217 	ldw	r5,328(r16)
   15094:	dcc00315 	stw	r19,12(sp)
   15098:	dc800215 	stw	r18,8(sp)
   1509c:	dc400115 	stw	r17,4(sp)
   150a0:	dfc00515 	stw	ra,20(sp)
   150a4:	2023883a 	mov	r17,r4
   150a8:	3027883a 	mov	r19,r6
   150ac:	3825883a 	mov	r18,r7
   150b0:	28002526 	beq	r5,zero,15148 <__register_exitproc+0xd4>
   150b4:	29000117 	ldw	r4,4(r5)
   150b8:	008007c4 	movi	r2,31
   150bc:	11002716 	blt	r2,r4,1515c <__register_exitproc+0xe8>
   150c0:	8800101e 	bne	r17,zero,15104 <__register_exitproc+0x90>
   150c4:	2105883a 	add	r2,r4,r4
   150c8:	1085883a 	add	r2,r2,r2
   150cc:	20c00044 	addi	r3,r4,1
   150d0:	1145883a 	add	r2,r2,r5
   150d4:	0009883a 	mov	r4,zero
   150d8:	15000215 	stw	r20,8(r2)
   150dc:	28c00115 	stw	r3,4(r5)
   150e0:	2005883a 	mov	r2,r4
   150e4:	dfc00517 	ldw	ra,20(sp)
   150e8:	dd000417 	ldw	r20,16(sp)
   150ec:	dcc00317 	ldw	r19,12(sp)
   150f0:	dc800217 	ldw	r18,8(sp)
   150f4:	dc400117 	ldw	r17,4(sp)
   150f8:	dc000017 	ldw	r16,0(sp)
   150fc:	dec00604 	addi	sp,sp,24
   15100:	f800283a 	ret
   15104:	29802204 	addi	r6,r5,136
   15108:	00800044 	movi	r2,1
   1510c:	110e983a 	sll	r7,r2,r4
   15110:	30c04017 	ldw	r3,256(r6)
   15114:	2105883a 	add	r2,r4,r4
   15118:	1085883a 	add	r2,r2,r2
   1511c:	1185883a 	add	r2,r2,r6
   15120:	19c6b03a 	or	r3,r3,r7
   15124:	14802015 	stw	r18,128(r2)
   15128:	14c00015 	stw	r19,0(r2)
   1512c:	00800084 	movi	r2,2
   15130:	30c04015 	stw	r3,256(r6)
   15134:	88bfe31e 	bne	r17,r2,150c4 <__register_exitproc+0x50>
   15138:	30804117 	ldw	r2,260(r6)
   1513c:	11c4b03a 	or	r2,r2,r7
   15140:	30804115 	stw	r2,260(r6)
   15144:	003fdf06 	br	150c4 <__register_exitproc+0x50>
   15148:	00820234 	movhi	r2,2056
   1514c:	10bdd104 	addi	r2,r2,-2236
   15150:	100b883a 	mov	r5,r2
   15154:	80805215 	stw	r2,328(r16)
   15158:	003fd606 	br	150b4 <__register_exitproc+0x40>
   1515c:	00800034 	movhi	r2,0
   15160:	10800004 	addi	r2,r2,0
   15164:	1000021e 	bne	r2,zero,15170 <__register_exitproc+0xfc>
   15168:	013fffc4 	movi	r4,-1
   1516c:	003fdc06 	br	150e0 <__register_exitproc+0x6c>
   15170:	01006404 	movi	r4,400
   15174:	103ee83a 	callr	r2
   15178:	1007883a 	mov	r3,r2
   1517c:	103ffa26 	beq	r2,zero,15168 <__register_exitproc+0xf4>
   15180:	80805217 	ldw	r2,328(r16)
   15184:	180b883a 	mov	r5,r3
   15188:	18000115 	stw	zero,4(r3)
   1518c:	18800015 	stw	r2,0(r3)
   15190:	80c05215 	stw	r3,328(r16)
   15194:	18006215 	stw	zero,392(r3)
   15198:	18006315 	stw	zero,396(r3)
   1519c:	0009883a 	mov	r4,zero
   151a0:	883fc826 	beq	r17,zero,150c4 <__register_exitproc+0x50>
   151a4:	003fd706 	br	15104 <__register_exitproc+0x90>

000151a8 <register_fini>:
   151a8:	f800283a 	ret

000151ac <__call_exitprocs>:
   151ac:	00820034 	movhi	r2,2048
   151b0:	1088d704 	addi	r2,r2,9052
   151b4:	10800017 	ldw	r2,0(r2)
   151b8:	defff304 	addi	sp,sp,-52
   151bc:	df000b15 	stw	fp,44(sp)
   151c0:	d8800115 	stw	r2,4(sp)
   151c4:	00800034 	movhi	r2,0
   151c8:	10800004 	addi	r2,r2,0
   151cc:	1005003a 	cmpeq	r2,r2,zero
   151d0:	d8800215 	stw	r2,8(sp)
   151d4:	d8800117 	ldw	r2,4(sp)
   151d8:	dd400815 	stw	r21,32(sp)
   151dc:	dd000715 	stw	r20,28(sp)
   151e0:	10805204 	addi	r2,r2,328
   151e4:	dfc00c15 	stw	ra,48(sp)
   151e8:	ddc00a15 	stw	r23,40(sp)
   151ec:	dd800915 	stw	r22,36(sp)
   151f0:	dcc00615 	stw	r19,24(sp)
   151f4:	dc800515 	stw	r18,20(sp)
   151f8:	dc400415 	stw	r17,16(sp)
   151fc:	dc000315 	stw	r16,12(sp)
   15200:	282b883a 	mov	r21,r5
   15204:	2039883a 	mov	fp,r4
   15208:	d8800015 	stw	r2,0(sp)
   1520c:	2829003a 	cmpeq	r20,r5,zero
   15210:	d8800117 	ldw	r2,4(sp)
   15214:	14405217 	ldw	r17,328(r2)
   15218:	88001026 	beq	r17,zero,1525c <__call_exitprocs+0xb0>
   1521c:	ddc00017 	ldw	r23,0(sp)
   15220:	88800117 	ldw	r2,4(r17)
   15224:	8c802204 	addi	r18,r17,136
   15228:	143fffc4 	addi	r16,r2,-1
   1522c:	80000916 	blt	r16,zero,15254 <__call_exitprocs+0xa8>
   15230:	05bfffc4 	movi	r22,-1
   15234:	a000151e 	bne	r20,zero,1528c <__call_exitprocs+0xe0>
   15238:	8409883a 	add	r4,r16,r16
   1523c:	2105883a 	add	r2,r4,r4
   15240:	1485883a 	add	r2,r2,r18
   15244:	10c02017 	ldw	r3,128(r2)
   15248:	a8c01126 	beq	r21,r3,15290 <__call_exitprocs+0xe4>
   1524c:	843fffc4 	addi	r16,r16,-1
   15250:	85bff81e 	bne	r16,r22,15234 <__call_exitprocs+0x88>
   15254:	d8800217 	ldw	r2,8(sp)
   15258:	10003126 	beq	r2,zero,15320 <__call_exitprocs+0x174>
   1525c:	dfc00c17 	ldw	ra,48(sp)
   15260:	df000b17 	ldw	fp,44(sp)
   15264:	ddc00a17 	ldw	r23,40(sp)
   15268:	dd800917 	ldw	r22,36(sp)
   1526c:	dd400817 	ldw	r21,32(sp)
   15270:	dd000717 	ldw	r20,28(sp)
   15274:	dcc00617 	ldw	r19,24(sp)
   15278:	dc800517 	ldw	r18,20(sp)
   1527c:	dc400417 	ldw	r17,16(sp)
   15280:	dc000317 	ldw	r16,12(sp)
   15284:	dec00d04 	addi	sp,sp,52
   15288:	f800283a 	ret
   1528c:	8409883a 	add	r4,r16,r16
   15290:	88c00117 	ldw	r3,4(r17)
   15294:	2105883a 	add	r2,r4,r4
   15298:	1445883a 	add	r2,r2,r17
   1529c:	18ffffc4 	addi	r3,r3,-1
   152a0:	11800217 	ldw	r6,8(r2)
   152a4:	1c001526 	beq	r3,r16,152fc <__call_exitprocs+0x150>
   152a8:	10000215 	stw	zero,8(r2)
   152ac:	303fe726 	beq	r6,zero,1524c <__call_exitprocs+0xa0>
   152b0:	00c00044 	movi	r3,1
   152b4:	1c06983a 	sll	r3,r3,r16
   152b8:	90804017 	ldw	r2,256(r18)
   152bc:	8cc00117 	ldw	r19,4(r17)
   152c0:	1884703a 	and	r2,r3,r2
   152c4:	10001426 	beq	r2,zero,15318 <__call_exitprocs+0x16c>
   152c8:	90804117 	ldw	r2,260(r18)
   152cc:	1884703a 	and	r2,r3,r2
   152d0:	10000c1e 	bne	r2,zero,15304 <__call_exitprocs+0x158>
   152d4:	2105883a 	add	r2,r4,r4
   152d8:	1485883a 	add	r2,r2,r18
   152dc:	11400017 	ldw	r5,0(r2)
   152e0:	e009883a 	mov	r4,fp
   152e4:	303ee83a 	callr	r6
   152e8:	88800117 	ldw	r2,4(r17)
   152ec:	98bfc81e 	bne	r19,r2,15210 <__call_exitprocs+0x64>
   152f0:	b8800017 	ldw	r2,0(r23)
   152f4:	147fd526 	beq	r2,r17,1524c <__call_exitprocs+0xa0>
   152f8:	003fc506 	br	15210 <__call_exitprocs+0x64>
   152fc:	8c000115 	stw	r16,4(r17)
   15300:	003fea06 	br	152ac <__call_exitprocs+0x100>
   15304:	2105883a 	add	r2,r4,r4
   15308:	1485883a 	add	r2,r2,r18
   1530c:	11000017 	ldw	r4,0(r2)
   15310:	303ee83a 	callr	r6
   15314:	003ff406 	br	152e8 <__call_exitprocs+0x13c>
   15318:	303ee83a 	callr	r6
   1531c:	003ff206 	br	152e8 <__call_exitprocs+0x13c>
   15320:	88800117 	ldw	r2,4(r17)
   15324:	1000081e 	bne	r2,zero,15348 <__call_exitprocs+0x19c>
   15328:	89000017 	ldw	r4,0(r17)
   1532c:	20000726 	beq	r4,zero,1534c <__call_exitprocs+0x1a0>
   15330:	b9000015 	stw	r4,0(r23)
   15334:	8809883a 	mov	r4,r17
   15338:	00000000 	call	0 <__alt_mem_onchip_memory>
   1533c:	bc400017 	ldw	r17,0(r23)
   15340:	883fb71e 	bne	r17,zero,15220 <__call_exitprocs+0x74>
   15344:	003fc506 	br	1525c <__call_exitprocs+0xb0>
   15348:	89000017 	ldw	r4,0(r17)
   1534c:	882f883a 	mov	r23,r17
   15350:	2023883a 	mov	r17,r4
   15354:	883fb21e 	bne	r17,zero,15220 <__call_exitprocs+0x74>
   15358:	003fc006 	br	1525c <__call_exitprocs+0xb0>

0001535c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
   1535c:	defffd04 	addi	sp,sp,-12
   15360:	df000215 	stw	fp,8(sp)
   15364:	df000204 	addi	fp,sp,8
   15368:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
   1536c:	e0bfff17 	ldw	r2,-4(fp)
   15370:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   15374:	e0bffe17 	ldw	r2,-8(fp)
   15378:	1005003a 	cmpeq	r2,r2,zero
   1537c:	1000021e 	bne	r2,zero,15388 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
   15380:	002af070 	cmpltui	zero,zero,43969
   15384:	00000106 	br	1538c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
   15388:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
   1538c:	e037883a 	mov	sp,fp
   15390:	df000017 	ldw	fp,0(sp)
   15394:	dec00104 	addi	sp,sp,4
   15398:	f800283a 	ret

0001539c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1539c:	defffd04 	addi	sp,sp,-12
   153a0:	dfc00215 	stw	ra,8(sp)
   153a4:	df000115 	stw	fp,4(sp)
   153a8:	df000104 	addi	fp,sp,4
   153ac:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
   153b0:	e13fff17 	ldw	r4,-4(fp)
   153b4:	001535c0 	call	1535c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   153b8:	003fff06 	br	153b8 <_exit+0x1c>
   153bc:	000151a8 	cmpgeui	zero,zero,1350
