/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_tops.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 11/21/11 3:54p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Nov 21 15:38:18 2011
 *                 MD5 Checksum         e7ea6c23a967c588a901532a5078ba2a
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3462/rdb/a0/bchp_ds_tops.h $
 * 
 * Hydra_Software_Devel/1   11/21/11 3:54p farshidf
 * SW3461-98: add the 3462 A0 Header files
 *
 ***************************************************************************/

#ifndef BCHP_DS_TOPS_H__
#define BCHP_DS_TOPS_H__

/***************************************************************************
 *DS_TOPS - DS Top FS clock domain Registers
 ***************************************************************************/
#define BCHP_DS_TOPS_FSCNT1                      0x00093000 /* Sample Rate Counter 1 */
#define BCHP_DS_TOPS_FSCNT2                      0x00093004 /* Sample Rate Counter 2 */
#define BCHP_DS_TOPS_SW_SPARE1                   0x00093090 /* DS Top Software SPARE1 Register */
#define BCHP_DS_TOPS_SW_SPARE2                   0x00093094 /* DS Top Software SPARE2 Register */
#define BCHP_DS_TOPS_SPARE1                      0x00093098 /* DS Top SPARE1 Register */
#define BCHP_DS_TOPS_CNTL                        0x0009309c /* DS Top Control Register */

/***************************************************************************
 *FSCNT1 - Sample Rate Counter 1
 ***************************************************************************/
/* DS_TOPS :: FSCNT1 :: COUNTVAL [31:00] */
#define BCHP_DS_TOPS_FSCNT1_COUNTVAL_MASK                          0xffffffff
#define BCHP_DS_TOPS_FSCNT1_COUNTVAL_SHIFT                         0
#define BCHP_DS_TOPS_FSCNT1_COUNTVAL_DEFAULT                       0

/***************************************************************************
 *FSCNT2 - Sample Rate Counter 2
 ***************************************************************************/
/* DS_TOPS :: FSCNT2 :: COUNTVAL [31:00] */
#define BCHP_DS_TOPS_FSCNT2_COUNTVAL_MASK                          0xffffffff
#define BCHP_DS_TOPS_FSCNT2_COUNTVAL_SHIFT                         0
#define BCHP_DS_TOPS_FSCNT2_COUNTVAL_DEFAULT                       0

/***************************************************************************
 *CLPCNT_%i - DS Front End Qmix Clip Counter
 ***************************************************************************/
#define BCHP_DS_TOPS_CLPCNT_i_ARRAY_BASE                           0x00093010
#define BCHP_DS_TOPS_CLPCNT_i_ARRAY_START                          0
#define BCHP_DS_TOPS_CLPCNT_i_ARRAY_END                            1
#define BCHP_DS_TOPS_CLPCNT_i_ARRAY_ELEMENT_SIZE                   32

/***************************************************************************
 *CLPCNT_%i - DS Front End Qmix Clip Counter
 ***************************************************************************/
/* DS_TOPS :: CLPCNT_i :: CLPCNT [31:00] */
#define BCHP_DS_TOPS_CLPCNT_i_CLPCNT_MASK                          0xffffffff
#define BCHP_DS_TOPS_CLPCNT_i_CLPCNT_SHIFT                         0
#define BCHP_DS_TOPS_CLPCNT_i_CLPCNT_DEFAULT                       327680


/***************************************************************************
 *CFLPA_%i - DS Carrier Frequency Loop Phase accumulator
 ***************************************************************************/
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_BASE                            0x00093050
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_START                           0
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_END                             1
#define BCHP_DS_TOPS_CFLPA_i_ARRAY_ELEMENT_SIZE                    32

/***************************************************************************
 *CFLPA_%i - DS Carrier Frequency Loop Phase accumulator
 ***************************************************************************/
/* DS_TOPS :: CFLPA_i :: CFLPA [31:00] */
#define BCHP_DS_TOPS_CFLPA_i_CFLPA_MASK                            0xffffffff
#define BCHP_DS_TOPS_CFLPA_i_CFLPA_SHIFT                           0
#define BCHP_DS_TOPS_CFLPA_i_CFLPA_DEFAULT                         0


/***************************************************************************
 *SW_SPARE1 - DS Top Software SPARE1 Register
 ***************************************************************************/
/* DS_TOPS :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPS_SW_SPARE1_SPARE_MASK                          0xffffffff
#define BCHP_DS_TOPS_SW_SPARE1_SPARE_SHIFT                         0
#define BCHP_DS_TOPS_SW_SPARE1_SPARE_DEFAULT                       0

/***************************************************************************
 *SW_SPARE2 - DS Top Software SPARE2 Register
 ***************************************************************************/
/* DS_TOPS :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_TOPS_SW_SPARE2_SPARE_MASK                          0xffffffff
#define BCHP_DS_TOPS_SW_SPARE2_SPARE_SHIFT                         0
#define BCHP_DS_TOPS_SW_SPARE2_SPARE_DEFAULT                       0

/***************************************************************************
 *SPARE1 - DS Top SPARE1 Register
 ***************************************************************************/
/* DS_TOPS :: SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPS_SPARE1_SPARE_MASK                             0xffffffff
#define BCHP_DS_TOPS_SPARE1_SPARE_SHIFT                            0
#define BCHP_DS_TOPS_SPARE1_SPARE_DEFAULT                          0

/***************************************************************************
 *CNTL - DS Top Control Register
 ***************************************************************************/
/* DS_TOPS :: CNTL :: LFSR_ENABLE_OB [31:31] */
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_OB_MASK                      0x80000000
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_OB_SHIFT                     31
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_OB_DEFAULT                   0

/* DS_TOPS :: CNTL :: LFSR_ENABLE [30:30] */
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_MASK                         0x40000000
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_SHIFT                        30
#define BCHP_DS_TOPS_CNTL_LFSR_ENABLE_DEFAULT                      0

/* DS_TOPS :: CNTL :: reserved_for_eco0 [29:02] */
#define BCHP_DS_TOPS_CNTL_reserved_for_eco0_MASK                   0x3ffffffc
#define BCHP_DS_TOPS_CNTL_reserved_for_eco0_SHIFT                  2
#define BCHP_DS_TOPS_CNTL_reserved_for_eco0_DEFAULT                0

/* DS_TOPS :: CNTL :: FIFO_RESET_OB [01:01] */
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_OB_MASK                       0x00000002
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_OB_SHIFT                      1
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_OB_DEFAULT                    0

/* DS_TOPS :: CNTL :: FIFO_RESET [00:00] */
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_MASK                          0x00000001
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_SHIFT                         0
#define BCHP_DS_TOPS_CNTL_FIFO_RESET_DEFAULT                       0

#endif /* #ifndef BCHP_DS_TOPS_H__ */

/* End of File */
