{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553979672501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553979672503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 17:01:12 2019 " "Processing started: Sat Mar 30 17:01:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553979672503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553979672503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553979672504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553979673289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553979673289 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endcase\" control.v(181) " "Verilog HDL syntax error at control.v(181) near text: \"if\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 181 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1553979686129 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" control.v(183) " "Verilog HDL syntax error at control.v(183) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 183 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1553979686169 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" control.v(186) " "Verilog HDL syntax error at control.v(186) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 186 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1553979686240 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" control.v(191) " "Verilog HDL syntax error at control.v(191) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 191 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1553979686266 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endcase\" control.v(193) " "Verilog HDL syntax error at control.v(193) near text: \"if\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 193 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1553979686286 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" control.v(195) " "Verilog HDL syntax error at control.v(195) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 195 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1553979686308 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control control.v(2) " "Ignored design unit \"control\" at control.v(2) due to previous errors" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1553979686350 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter16 control.v(281) " "Ignored design unit \"counter16\" at control.v(281) due to previous errors" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 281 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1553979686351 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter40 control.v(299) " "Ignored design unit \"counter40\" at control.v(299) due to previous errors" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 299 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1553979686351 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter30 control.v(317) " "Ignored design unit \"counter30\" at control.v(317) due to previous errors" {  } { { "control.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/control.v" 317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1553979686351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 0 0 " "Found 0 design units, including 0 entities, in source file control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553979686354 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(24) " "Verilog HDL information at datapath.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/datapath.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553979686362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553979686367 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter17 " "Found entity 2: counter17" {  } { { "datapath.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/datapath.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553979686367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553979686367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/part2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553979686376 ""} { "Info" "ISGN_ENTITY_NAME" "2 try " "Found entity 2: try" {  } { { "part2.v" "" { Text "/h/u13/c7/00/bansal19/Desktop/CSC258/Project/WORKING lab7_part2/part2.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553979686376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553979686376 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553979686982 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 30 17:01:26 2019 " "Processing ended: Sat Mar 30 17:01:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553979686982 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553979686982 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553979686982 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553979686982 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553979690335 ""}
