#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Apr 21 09:32:41 2023
# Process ID: 6296
# Current directory: C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11684 C:\Users\manis\Desktop\Verilog\Behavioral_Modeling\fsm_110_101\fsm_110_101.xpr
# Log file: C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/vivado.log
# Journal file: C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2018/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 843.285 ; gain = 110.637
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: fsm_110_101
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 952.684 ; gain = 69.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fsm_110_101' [C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.srcs/sources_1/new/fsm_110_101.v:8]
	Parameter A bound to: 3'b000 
	Parameter B bound to: 3'b001 
	Parameter C bound to: 3'b010 
	Parameter D bound to: 3'b011 
	Parameter E bound to: 3'b100 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.srcs/sources_1/new/fsm_110_101.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.srcs/sources_1/new/fsm_110_101.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fsm_110_101' (1#1) [C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.srcs/sources_1/new/fsm_110_101.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 991.250 ; gain = 107.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 991.250 ; gain = 107.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 991.250 ; gain = 107.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1359.684 ; gain = 476.363
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1359.941 ; gain = 476.621
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_110_101' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fsm_110_101_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f4827df2f33b41638f12c8af9c462f7b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_110_101_behav xil_defaultlib.fsm_110_101 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsm_110_101_behav -key {Behavioral:sim_1:Functional:fsm_110_101} -tclbatch {fsm_110_101.tcl} -view {C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101_behav.wcfg
source fsm_110_101.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1376.406 ; gain = 3.473
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsm_110_101_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1377.809 ; gain = 5.016
add_force {/fsm_110_101/clk} -radix hex {1 0ns} {0 40000ps} -repeat_every 80000ps
add_force {/fsm_110_101/rst} -radix hex {1 0ns}
add_force {/fsm_110_101/d} -radix hex {1 0ns} {0 27600ps} -repeat_every 60000ps
save_wave_config {C:/Users/manis/Desktop/Verilog/Behavioral_Modeling/fsm_110_101/fsm_110_101_behav.wcfg}
run 120 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1391.078 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 09:50:42 2023...
