<li class="message">[<a href="#T00:00:01" id="T00:00:01"><abbr title="2013-11-19T00:00:01+00:00">00:00:01</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>do you really need suspend/resume to work when your memory is interfaced through an fpga?</q></li>
<li class="message">[<a href="#T00:00:26" id="T00:00:26"><abbr title="2013-11-19T00:00:26+00:00">00:00:26</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>yes</q></li>
<li class="message">[<a href="#T00:00:40" id="T00:00:40"><abbr title="2013-11-19T00:00:40+00:00">00:00:40</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>(for other 'reasons')</q></li>
<li class="message">[<a href="#T00:00:45" id="T00:00:45"><abbr title="2013-11-19T00:00:45+00:00">00:00:45</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>then yes, you'd need to modify the m3 code to support that</q></li>
<li class="message">[<a href="#T00:00:59" id="T00:00:59"><abbr title="2013-11-19T00:00:59+00:00">00:00:59</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>m3 code isn't too hard to modify/compile these days</q></li>
<li class="message">[<a href="#T00:01:04" id="T00:01:04"><abbr title="2013-11-19T00:01:04+00:00">00:01:04</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>the memory need not be DDR, it can be a gigantic array of FRAM or SRAM</q></li>
<li class="message">[<a href="#T00:01:14" id="T00:01:14"><abbr title="2013-11-19T00:01:14+00:00">00:01:14</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>hmmm</q></li>
<li class="join">[<a href="#T00:01:16" id="T00:01:16"><abbr title="2013-11-19T00:01:16+00:00">00:01:16</abbr></a>] <span>* jonpry (~jon@2602:306:c417:8350:7095:daa2:bc5e:8be) has joined #beagle</span></li>
<li class="join">[<abbr title="2013-11-19T00:01:16+00:00">00:01:16</abbr>] <span>* jonpry (~jon@2602:306:c417:8350:7095:daa2:bc5e:8be) has joined #beaglebone</span></li>
<li class="message">[<a href="#T00:01:27" id="T00:01:27"><abbr title="2013-11-19T00:01:27+00:00">00:01:27</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>can the gpmc insert wait states?</q></li>
<li class="quit">[<a href="#T00:01:41" id="T00:01:41"><abbr title="2013-11-19T00:01:41+00:00">00:01:41</abbr></a>] <span>* florian (~fuchs@Maemo/community/contributor/florian) Quit (Ping timeout: 240 seconds)</span></li>
<li class="message">[<a href="#T00:01:57" id="T00:01:57"><abbr title="2013-11-19T00:01:57+00:00">00:01:57</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>I think so... esp. if you can put NOR on there</q></li>
<li class="message">[<a href="#T00:02:10" id="T00:02:10"><abbr title="2013-11-19T00:02:10+00:00">00:02:10</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>that'd be really important</q></li>
<li class="message">[<a href="#T00:02:52" id="T00:02:52"><abbr title="2013-11-19T00:02:52+00:00">00:02:52</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>also, with the emif ip block, it gets information about they types of accesses that occurring so it can optimize</q></li>
<li class="message">[<a href="#T00:03:08" id="T00:03:08"><abbr title="2013-11-19T00:03:08+00:00">00:03:08</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>I suppose with an fpga you can just guess</q></li>
<li class="join">[<a href="#T00:03:15" id="T00:03:15"><abbr title="2013-11-19T00:03:15+00:00">00:03:15</abbr></a>] <span>* awozniak (~awozniak@71-93-61-178.static.snlo.ca.charter.com) has joined #beagle</span></li>
<li class="message">[<a href="#T00:03:35" id="T00:03:35"><abbr title="2013-11-19T00:03:35+00:00">00:03:35</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>maybe FPGA introduces too many things...let's just say a large bank of SRAM</q></li>
<li class="quit">[<a href="#T00:03:53" id="T00:03:53"><abbr title="2013-11-19T00:03:53+00:00">00:03:53</abbr></a>] <span>* tema_ (~tema@178-16-155-142.obit.ru) Quit (Ping timeout: 245 seconds)</span></li>
<li class="message">[<a href="#T00:04:07" id="T00:04:07"><abbr title="2013-11-19T00:04:07+00:00">00:04:07</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>I don't see any reason why it wouldn't work, but then I don't know much about the gpmc</q></li>
<li class="message">[<a href="#T00:04:25" id="T00:04:25"><abbr title="2013-11-19T00:04:25+00:00">00:04:25</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>since 6L is a DDR issue.... a SRAM only system might be doable with 4L</q></li>
<li class="message">[<a href="#T00:04:58" id="T00:04:58"><abbr title="2013-11-19T00:04:58+00:00">00:04:58</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>are you sure that ddr can't be done in 4l?</q></li>
<li class="message">[<a href="#T00:05:17" id="T00:05:17"><abbr title="2013-11-19T00:05:17+00:00">00:05:17</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>I have yet to find an appnote that suggests otherwise</q></li>
<li class="message">[<a href="#T00:05:35" id="T00:05:35"><abbr title="2013-11-19T00:05:35+00:00">00:05:35</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>even the TI notes on Via channel says something to that effect</q></li>
<li class="message">[<a href="#T00:05:56" id="T00:05:56"><abbr title="2013-11-19T00:05:56+00:00">00:05:56</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>ddr2 doesn't have that many pins</q></li>
<li class="message">[<a href="#T00:06:02" id="T00:06:02"><abbr title="2013-11-19T00:06:02+00:00">00:06:02</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>why not try and found out if there are routing issues</q></li>
<li class="message">[<a href="#T00:06:46" id="T00:06:46"><abbr title="2013-11-19T00:06:46+00:00">00:06:46</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>the notes I am looking at cover LPDDR1, and DDR</q></li>
<li class="message">[<a href="#T00:06:57" id="T00:06:57"><abbr title="2013-11-19T00:06:57+00:00">00:06:57</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>ddr2 has odt which gives advantages</q></li>
<li class="message">[<a href="#T00:07:02" id="T00:07:02"><abbr title="2013-11-19T00:07:02+00:00">00:07:02</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>but it might come down to that you cannot cover the full signal quality requirements</q></li>
<li class="message">[<a href="#T00:07:10" id="T00:07:10"><abbr title="2013-11-19T00:07:10+00:00">00:07:10</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>thought ODT is a DDR3 thing?</q></li>
<li class="message">[<a href="#T00:07:14" id="T00:07:14"><abbr title="2013-11-19T00:07:14+00:00">00:07:14</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>drm</q></li>
<li class="message">[<a href="#T00:07:16" id="T00:07:16"><abbr title="2013-11-19T00:07:16+00:00">00:07:16</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>er, hrm</q></li>
<li class="message">[<a href="#T00:07:31" id="T00:07:31"><abbr title="2013-11-19T00:07:31+00:00">00:07:31</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>no, ddr2 has odt</q></li>
<li class="join">[<a href="#T00:07:33" id="T00:07:33"><abbr title="2013-11-19T00:07:33+00:00">00:07:33</abbr></a>] <span>* tema_ (~tema@178-16-155-142.obit.ru) has joined #beagle</span></li>
<li class="message">[<a href="#T00:08:08" id="T00:08:08"><abbr title="2013-11-19T00:08:08+00:00">00:08:08</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>the point-to-point ddr2 micron doc would be a good start if you haven't read it</q></li>
<li class="message">[<a href="#T00:08:56" id="T00:08:56"><abbr title="2013-11-19T00:08:56+00:00">00:08:56</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>think I have read that</q></li>
<li class="nick-change">[<a href="#T00:09:34" id="T00:09:34"><abbr title="2013-11-19T00:09:34+00:00">00:09:34</abbr></a>] <span>* vvu|Log_away is now known as vvu|Log</span></li>
<li class="message">[<a href="#T00:09:36" id="T00:09:36"><abbr title="2013-11-19T00:09:36+00:00">00:09:36</abbr></a>] &lt;<cite>Russ</cite>&gt; <q>ddr2 chips are designed to be attached to 4 layer dimms</q></li>
<li class="quit">[<a href="#T00:11:04" id="T00:11:04"><abbr title="2013-11-19T00:11:04+00:00">00:11:04</abbr></a>] <span>* willingc (~willingc@cpe-75-80-19-24.san.res.rr.com) Quit (Remote host closed the connection)</span></li>
<li class="join">[<a href="#T00:12:20" id="T00:12:20"><abbr title="2013-11-19T00:12:20+00:00">00:12:20</abbr></a>] <span>* thurgood (~thurgood@cpe-70-113-204-247.austin.res.rr.com) has joined #beagle</span></li>
<li class="join">[<a href="#T00:16:50" id="T00:16:50"><abbr title="2013-11-19T00:16:50+00:00">00:16:50</abbr></a>] <span>* rotorgeek (~quassel@71-215-110-203.hlrn.qwest.net) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:23:21" id="T00:23:21"><abbr title="2013-11-19T00:23:21+00:00">00:23:21</abbr></a>] <span>* awozniak (~awozniak@71-93-61-178.static.snlo.ca.charter.com) Quit (Ping timeout: 272 seconds)</span></li>
<li class="quit">[<a href="#T00:32:59" id="T00:32:59"><abbr title="2013-11-19T00:32:59+00:00">00:32:59</abbr></a>] <span>* gadgetoid (~gadgetoid@cpc11-nrwh9-2-0-cust593.4-4.cable.virginm.net) Quit (Ping timeout: 260 seconds)</span></li>
<li class="join">[<a href="#T00:39:55" id="T00:39:55"><abbr title="2013-11-19T00:39:55+00:00">00:39:55</abbr></a>] <span>* willingc (~willingc@cpe-75-80-19-24.san.res.rr.com) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:42:55" id="T00:42:55"><abbr title="2013-11-19T00:42:55+00:00">00:42:55</abbr></a>] <span>* hskyden (614d1a1a@gateway/web/freenode/ip.97.77.26.26) Quit (Ping timeout: 250 seconds)</span></li>
<li class="quit">[<a href="#T00:47:03" id="T00:47:03"><abbr title="2013-11-19T00:47:03+00:00">00:47:03</abbr></a>] <span>* fmotu_ (~Bob@108.175.198.97) Quit (Quit: Bye)</span></li>
<li class="join">[<a href="#T00:53:24" id="T00:53:24"><abbr title="2013-11-19T00:53:24+00:00">00:53:24</abbr></a>] <span>* prpplague (~prpplague@107-206-64-184.lightspeed.rcsntx.sbcglobal.net) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:58:35" id="T00:58:35"><abbr title="2013-11-19T00:58:35+00:00">00:58:35</abbr></a>] <span>* Ceriand (~ceriand@unaffiliated/ceriand) Quit (Ping timeout: 252 seconds)</span></li>
<li class="quit">[<a href="#T00:59:50" id="T00:59:50"><abbr title="2013-11-19T00:59:50+00:00">00:59:50</abbr></a>] <span>* bkearns (~bkearns@216-75-239-130.static.wiline.com) Quit (Quit: Leaving.)</span></li>
