// Seed: 3001542558
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4
);
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    output supply0 id_2,
    output wor id_3,
    output uwire id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    output supply0 id_18,
    input uwire id_19,
    output supply0 id_20,
    input tri id_21,
    output supply1 id_22,
    input tri id_23,
    output supply1 id_24,
    input uwire id_25
);
  assign id_5 = {(id_19) & id_12, 1};
  module_0(
      id_14, id_10, id_8, id_9, id_8
  );
endmodule
