

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8'
================================================================
* Date:           Thu Nov  7 18:22:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_55_7_VITIS_LOOP_56_8  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     156|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      44|     284|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_8_1_1_U267  |sparsemux_33_4_8_1_1  |        0|   0|  0|  65|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  65|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln55_1_fu_396_p2         |         +|   0|  0|  24|          17|           1|
    |add_ln55_fu_408_p2           |         +|   0|  0|  16|           9|           1|
    |add_ln56_fu_500_p2           |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001    |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |       and|   0|  0|   2|           1|           1|
    |write_output_last_fu_494_p2  |       and|   0|  0|   2|           1|           1|
    |cmp94_fu_440_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln55_fu_390_p2          |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln56_fu_414_p2          |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln58_fu_488_p2          |      icmp|   0|  0|  16|           9|           8|
    |select_ln55_1_fu_428_p3      |    select|   0|  0|   9|           1|           9|
    |select_ln55_fu_420_p3        |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 156|          85|          62|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_AXIS_TDATA_blk_n       |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_138                 |   9|          2|    9|         18|
    |indvar_flatten13_fu_142  |   9|          2|   17|         34|
    |j_fu_134                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   39|         78|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i_fu_138                   |   9|   0|    9|          0|
    |indvar_flatten13_fu_142    |  17|   0|   17|          0|
    |j_fu_134                   |   9|   0|    9|          0|
    |trunc_ln7_reg_701          |   4|   0|    4|          0|
    |write_output_last_reg_706  |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  44|   0|   44|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8|  return value|
|M_AXIS_TREADY       |   in|    1|        axis|                                     M_AXIS_V_data_V|       pointer|
|M_AXIS_TDATA        |  out|   32|        axis|                                     M_AXIS_V_data_V|       pointer|
|output_r_address0   |  out|   12|   ap_memory|                                            output_r|         array|
|output_r_ce0        |  out|    1|   ap_memory|                                            output_r|         array|
|output_r_q0         |   in|    8|   ap_memory|                                            output_r|         array|
|output_1_address0   |  out|   12|   ap_memory|                                            output_1|         array|
|output_1_ce0        |  out|    1|   ap_memory|                                            output_1|         array|
|output_1_q0         |   in|    8|   ap_memory|                                            output_1|         array|
|output_2_address0   |  out|   12|   ap_memory|                                            output_2|         array|
|output_2_ce0        |  out|    1|   ap_memory|                                            output_2|         array|
|output_2_q0         |   in|    8|   ap_memory|                                            output_2|         array|
|output_3_address0   |  out|   12|   ap_memory|                                            output_3|         array|
|output_3_ce0        |  out|    1|   ap_memory|                                            output_3|         array|
|output_3_q0         |   in|    8|   ap_memory|                                            output_3|         array|
|output_4_address0   |  out|   12|   ap_memory|                                            output_4|         array|
|output_4_ce0        |  out|    1|   ap_memory|                                            output_4|         array|
|output_4_q0         |   in|    8|   ap_memory|                                            output_4|         array|
|output_5_address0   |  out|   12|   ap_memory|                                            output_5|         array|
|output_5_ce0        |  out|    1|   ap_memory|                                            output_5|         array|
|output_5_q0         |   in|    8|   ap_memory|                                            output_5|         array|
|output_6_address0   |  out|   12|   ap_memory|                                            output_6|         array|
|output_6_ce0        |  out|    1|   ap_memory|                                            output_6|         array|
|output_6_q0         |   in|    8|   ap_memory|                                            output_6|         array|
|output_7_address0   |  out|   12|   ap_memory|                                            output_7|         array|
|output_7_ce0        |  out|    1|   ap_memory|                                            output_7|         array|
|output_7_q0         |   in|    8|   ap_memory|                                            output_7|         array|
|output_8_address0   |  out|   12|   ap_memory|                                            output_8|         array|
|output_8_ce0        |  out|    1|   ap_memory|                                            output_8|         array|
|output_8_q0         |   in|    8|   ap_memory|                                            output_8|         array|
|output_9_address0   |  out|   12|   ap_memory|                                            output_9|         array|
|output_9_ce0        |  out|    1|   ap_memory|                                            output_9|         array|
|output_9_q0         |   in|    8|   ap_memory|                                            output_9|         array|
|output_10_address0  |  out|   12|   ap_memory|                                           output_10|         array|
|output_10_ce0       |  out|    1|   ap_memory|                                           output_10|         array|
|output_10_q0        |   in|    8|   ap_memory|                                           output_10|         array|
|output_11_address0  |  out|   12|   ap_memory|                                           output_11|         array|
|output_11_ce0       |  out|    1|   ap_memory|                                           output_11|         array|
|output_11_q0        |   in|    8|   ap_memory|                                           output_11|         array|
|output_12_address0  |  out|   12|   ap_memory|                                           output_12|         array|
|output_12_ce0       |  out|    1|   ap_memory|                                           output_12|         array|
|output_12_q0        |   in|    8|   ap_memory|                                           output_12|         array|
|output_13_address0  |  out|   12|   ap_memory|                                           output_13|         array|
|output_13_ce0       |  out|    1|   ap_memory|                                           output_13|         array|
|output_13_q0        |   in|    8|   ap_memory|                                           output_13|         array|
|output_14_address0  |  out|   12|   ap_memory|                                           output_14|         array|
|output_14_ce0       |  out|    1|   ap_memory|                                           output_14|         array|
|output_14_q0        |   in|    8|   ap_memory|                                           output_14|         array|
|output_15_address0  |  out|   12|   ap_memory|                                           output_15|         array|
|output_15_ce0       |  out|    1|   ap_memory|                                           output_15|         array|
|output_15_q0        |   in|    8|   ap_memory|                                           output_15|         array|
|M_AXIS_TVALID       |  out|    1|        axis|                                     M_AXIS_V_last_V|       pointer|
|M_AXIS_TLAST        |  out|    1|        axis|                                     M_AXIS_V_last_V|       pointer|
|M_AXIS_TKEEP        |  out|    4|        axis|                                     M_AXIS_V_keep_V|       pointer|
|M_AXIS_TSTRB        |  out|    4|        axis|                                     M_AXIS_V_strb_V|       pointer|
+--------------------+-----+-----+------------+----------------------------------------------------+--------------+

