# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Testing_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing {C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:49 on Aug 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing" C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain_tb.sv 
# -- Compiling module aluMain_tb
# 
# Top level modules:
# 	aluMain_tb
# End time: 17:47:49 on Aug 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing {C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:49 on Aug 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing" C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv 
# -- Compiling module aluScalar
# 
# Top level modules:
# 	aluScalar
# End time: 17:47:49 on Aug 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing {C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:49 on Aug 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing" C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv 
# -- Compiling module aluMain
# 
# Top level modules:
# 	aluMain
# End time: 17:47:50 on Aug 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.aluMain_tb
# vsim work.aluMain_tb 
# Start time: 17:47:53 on Aug 31,2019
# Loading sv_std.std
# Loading work.aluMain_tb
# Loading work.aluMain
# Loading work.aluScalar
# ** Warning: (vsim-3017) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(15): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu1 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(15): [PCDPC] - Port size (1) does not match connection size (4) for port 'Negative'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu1 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(15): [TFMPC] - Missing connection for port 'Zero'.
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(15): [TFMPC] - Missing connection for port 'Carry'.
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(15): [TFMPC] - Missing connection for port 'Overflow'.
# ** Warning: (vsim-3017) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(16): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu2 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(16): [PCDPC] - Port size (1) does not match connection size (4) for port 'Negative'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu2 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(16): [TFMPC] - Missing connection for port 'Zero'.
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(16): [TFMPC] - Missing connection for port 'Carry'.
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(16): [TFMPC] - Missing connection for port 'Overflow'.
# ** Warning: (vsim-3017) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(17): [TFMPC] - Too few port connections. Expected 8, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu3 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(17): [PCDPC] - Port size (1) does not match connection size (4) for port 'Negative'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu3 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluScalar.sv
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(17): [TFMPC] - Missing connection for port 'Zero'.
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(17): [TFMPC] - Missing connection for port 'Carry'.
# ** Warning: (vsim-3722) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/aluMain.sv(17): [TFMPC] - Missing connection for port 'Overflow'.
add wave -position end sim:/aluMain_tb/dut/*
run
# Simulation 2 failed
#                 x
# Simulation 3 failed
#      137440526336
# Simulation 5 failed
# 18010962692933584
# Simulation 4 failed
#               670
# Simulation 1 failed
#    51539607554020
# Simulation 2 failed
#                 0
# Simulation 3 failed
#      137440526336
# Simulation 5 failed
# 18010962692933584
# Simulation 4 failed
#               670
run
# Simulation 1 failed
#    51539607554020
# Simulation 2 failed
#                 0
# Simulation 3 failed
#      137440526336
# Simulation 5 failed
# 18010962692933584
# Simulation 4 failed
#               670
# Simulation 1 failed
#    51539607554020
# Simulation 2 failed
#                 0
# Simulation 3 failed
#      137440526336
# End time: 17:48:29 on Aug 31,2019, Elapsed time: 0:00:36
# Errors: 0, Warnings: 15
