Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Module_tb_behav xil_defaultlib.Top_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [D:/VeriLogProjects/Multiplier_Architecture/Multiplier_Architecture.srcs/sources_1/new/Top_Module.v:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ShiftIn' [D:/VeriLogProjects/Multiplier_Architecture/Multiplier_Architecture.srcs/sources_1/new/Top_Module.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Shift' [D:/VeriLogProjects/Multiplier_Architecture/Multiplier_Architecture.srcs/sources_1/new/Top_Module.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [D:/VeriLogProjects/Multiplier_Architecture/Multiplier_Architecture.srcs/sources_1/new/Top_Module.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ShiftIn' [D:/VeriLogProjects/Multiplier_Architecture/Multiplier_Architecture.srcs/sources_1/new/Top_Module.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/VeriLogProjects/Multiplier_Architecture/Multiplier_Architecture.srcs/sources_1/new/Top_Module.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
