Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Comp_451_2nd_try/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 50a263b9eecd46b1a7a9f71025af1ab6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot project_fulltest_behav xil_defaultlib.project_fulltest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WriteAddr' [D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/imports/new/datapath.sv:95]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'addr' [D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/top.sv:89]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 11 for port 'addr1' [D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memIO.sv:74]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'addr' [D:/Comp_451_2nd_try/FinalProject/FinalProject.srcs/sources_1/new/memIO.sv:79]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
