INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_register
