debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
8a9,12
> 0000000C: 11
> 0000000D: 22
> 0000000E: 33
> 0000000F: 44
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
debug directory already created
bin directory already created.
binary directory already created
output directory already created
waveforms directory already created
sim_output directory already created
verilog_sim directory already created
Assembler already created.
simulator already created.
output_filter already created.
Assembling instructions...
CPU being tested for AND_1 testcase...
Compiling test-bench...
Running test-bench...
Extracting memory output...
Simulating output...
Comparing results...
