<!doctype html>



  


<html class="theme-next mist use-motion" lang="zh-Hans">
<head><meta name="generator" content="Hexo 3.9.0">
  <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">









<meta http-equiv="Cache-Control" content="no-transform">
<meta http-equiv="Cache-Control" content="no-siteapp">















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css">




  
  
  
  

  
    
    
  

  

  

  

  

  
    
    
    <link href="//fonts.googleapis.com/css?family=Lato:300,300italic,400,400italic,700,700italic&subset=latin,latin-ext" rel="stylesheet" type="text/css">
  






<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css">

<link href="/css/main.css?v=5.1.1" rel="stylesheet" type="text/css">


  <meta name="keywords" content="Linux,CPU,">





  <link rel="alternate" href="/atom.xml" title="plantegg" type="application/atom+xml">




  <link rel="shortcut icon" type="image/x-icon" href="/favicon.ico?v=5.1.1">






<meta name="description" content="CPU的制造和概念购买到的CPU实体外观和大小，一般是40mm X 50mm大小    集成电路和芯片以一台iPhone X拆解分析里面的芯片：  整个半导体产业的产值分布  裸片Die 制作沙子中提纯硅，硅晶柱生长：  硅晶柱切片：  直径为 300 毫米的纯硅晶圆（从硅柱上切割下来的圆片），俗称 12 寸晶圆，大约是 400 美金。但尺寸并不是衡量硅晶圆的最重要指标，纯度才是。日本的信越公司可">
<meta name="keywords" content="Linux,CPU">
<meta property="og:type" content="article">
<meta property="og:title" content="CPU的制造和概念">
<meta property="og:url" content="http://yoursite.com/2021/06/01/CPU的制造和概念/index.html">
<meta property="og:site_name" content="plantegg">
<meta property="og:description" content="CPU的制造和概念购买到的CPU实体外观和大小，一般是40mm X 50mm大小    集成电路和芯片以一台iPhone X拆解分析里面的芯片：  整个半导体产业的产值分布  裸片Die 制作沙子中提纯硅，硅晶柱生长：  硅晶柱切片：  直径为 300 毫米的纯硅晶圆（从硅柱上切割下来的圆片），俗称 12 寸晶圆，大约是 400 美金。但尺寸并不是衡量硅晶圆的最重要指标，纯度才是。日本的信越公司可">
<meta property="og:locale" content="zh-Hans">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/AFCCC93B-D8A7-400A-9E80-978F8B05CD7E.jpeg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/images.jpeg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/yp6cf.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/8bbc7b771359dfc07c81ca2a064cb30c.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/be159461be7c0a5569be21b30a24db50.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/weixin15664418828781.gif">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/e510d61ed3e648a3ae64be7ac1da26e7.png">
<meta property="og:image" content="file:///images/951413iMgBlog/b62d2a87a74c1ba90a069624bdc91eee.jpeg?lastModify=1622467642">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210601160424815.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/weixin15664418828785.gif">
<meta property="og:image" content="file:///images/951413iMgBlog/bba1cd11728b47103777e2dbcccec3fdfc032348.png?lastModify=1622467642">
<meta property="og:image" content="file:///images/951413iMgBlog/v2-7d77aa1100b77261f2626791954e79ad_720w.jpg?lastModify=1622467642">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/beebe27eacd37075dyy37a4182169f04.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/xCqqv.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/dataf1-1372099277050.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210601162558479.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602113401202.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/northsouth2.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/640.jpeg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602114931825.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/640-20210601095028465">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/950px-skylake_server_block_diagram.svg.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/cache-ht-hierarchy-2.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/Intel-Skylake-SP-Mesh-Architecture-Conceptual-Diagram.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602165525641.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602172555232.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602171352551.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602170727459.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/numa-fsb-3.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/1620954546311-096702b9-9929-4f47-8811-dc4d08829f31.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/Intel-Xeon-E5-2600-V4-High-Core-Count-Die.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/Intel-Skylake-SP-Mesh-Architecture-Conceptual-Diagram.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/Skylake-SP-28-Core-Die-Mesh-800x666.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/Broadwell-Ring-v-Skylake-Mesh-DRAM-Example-696x272.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602104851803.png">
<meta property="og:image" content="http://yoursite.com/images/oss/94d79c38-b577-4d31-b40c-fbec4cdc5f2e.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210602154509596.png">
<meta property="og:image" content="http://yoursite.com/images/oss/e4a2fb522be7aa65158778b7ea825207.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/1000.jpeg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/webp">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/webp-20210601102242967">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/3d7ce9c053815f6a32a6fbf6f7fb9628.jpeg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/c971c34e0456dea9e4a87857880bb5b8.jpeg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/14d05a43f559cecff2b0813e8d5bdde2.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/997341ed0fa9018561c7120c19cfa2a7.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/1144d3a2d4f3f4f87c349a93429805c8.jpg">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210512132121856.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210517111209985.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210517111244550.png">
<meta property="og:image" content="http://yoursite.com/images/951413iMgBlog/image-20210512133536939.png">
<meta property="og:updated_time" content="2021-06-03T05:41:03.136Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="CPU的制造和概念">
<meta name="twitter:description" content="CPU的制造和概念购买到的CPU实体外观和大小，一般是40mm X 50mm大小    集成电路和芯片以一台iPhone X拆解分析里面的芯片：  整个半导体产业的产值分布  裸片Die 制作沙子中提纯硅，硅晶柱生长：  硅晶柱切片：  直径为 300 毫米的纯硅晶圆（从硅柱上切割下来的圆片），俗称 12 寸晶圆，大约是 400 美金。但尺寸并不是衡量硅晶圆的最重要指标，纯度才是。日本的信越公司可">
<meta name="twitter:image" content="http://yoursite.com/images/951413iMgBlog/AFCCC93B-D8A7-400A-9E80-978F8B05CD7E.jpeg">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Mist',
    sidebar: {"position":"left","display":"post","offset":12,"offset_float":0,"b2t":false,"scrollpercent":false},
    fancybox: true,
    motion: true,
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://yoursite.com/2021/06/01/CPU的制造和概念/">





  <title>CPU的制造和概念 | plantegg</title>
</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  















  
  
    
  

  

  <div class="container sidebar-position-left page-post-detail ">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta custom-logo">
    

    <div class="custom-logo-site-title">
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">plantegg</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <h1 class="site-subtitle" itemprop="description">java tcp mysql performance network docker Linux</h1>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br>
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-categories"></i> <br>
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-about">
          <a href="/about" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-user"></i> <br>
            
            关于
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br>
            
            归档
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br>
            
            标签
          </a>
        </li>
      

      
    </ul>
  

  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal " itemscope itemtype="http://schema.org/Article">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2021/06/01/CPU的制造和概念/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="weibo @plantegg">
      <meta itemprop="description" content>
      <meta itemprop="image" content="/images/avatar.gif">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="plantegg">
    </span>

    
      <header class="post-header">

        
        
          <h2 class="post-title" itemprop="name headline">CPU的制造和概念</h2>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2021-06-01T17:30:03+08:00">
                2021-06-01
              </time>
            

            

            
          </span>

          
            <span class="post-category">
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/CPU/" itemprop="url" rel="index">
                    <span itemprop="name">CPU</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
              <span class="post-comments-count">
                <span class="post-meta-divider">|</span>
                <span class="post-meta-item-icon">
                  <i class="fa fa-comment-o"></i>
                </span>
                <a href="/2021/06/01/CPU的制造和概念/#comments" itemprop="discussionUrl">
                  <span class="post-comments-count disqus-comment-count" data-disqus-identifier="2021/06/01/CPU的制造和概念/" itemprop="commentCount"></span>
                </a>
              </span>
            
          

          
          

          
            <span class="post-meta-divider">|</span>
            <span class="page-pv"><i class="fa fa-file-o"></i>
            <span class="busuanzi-value" id="busuanzi_value_page_pv"></span>次
            </span>
          

          

          

        </div>
      </header>
    

    <div class="post-body" itemprop="articleBody">

      
      

      
        <h1 id="CPU的制造和概念"><a href="#CPU的制造和概念" class="headerlink" title="CPU的制造和概念"></a>CPU的制造和概念</h1><p>购买到的CPU实体外观和大小，一般是40mm X 50mm大小</p>
<p><img src="/images/951413iMgBlog/AFCCC93B-D8A7-400A-9E80-978F8B05CD7E.jpeg" alt="How to Perform a CPU Stress Test and Push It to the Limit | AVG"></p>
<p><img src="/images/951413iMgBlog/images.jpeg" alt="Coffee Lake-Refresh Desktop CPU List Surfaces: 35W Core i9-9900T &amp; 8-Core  Xeon E-2200 Confirmed"></p>
<p><img src="/images/951413iMgBlog/yp6cf.jpg" alt="enter image description here"></p>
<h2 id="集成电路和芯片"><a href="#集成电路和芯片" class="headerlink" title="集成电路和芯片"></a>集成电路和芯片</h2><p>以一台iPhone X拆解分析里面的芯片：</p>
<p><img src="/images/951413iMgBlog/8bbc7b771359dfc07c81ca2a064cb30c.jpg" alt="img"></p>
<p>整个半导体产业的产值分布</p>
<p><img src="/images/951413iMgBlog/be159461be7c0a5569be21b30a24db50.png" alt="img"></p>
<h2 id="裸片Die-制作"><a href="#裸片Die-制作" class="headerlink" title="裸片Die 制作"></a>裸片Die 制作</h2><p>沙子中提纯硅，硅晶柱生长：</p>
<p><img src="/images/951413iMgBlog/weixin15664418828781.gif" alt="img"></p>
<p>硅晶柱切片：</p>
<p><img src="/images/951413iMgBlog/e510d61ed3e648a3ae64be7ac1da26e7.png" alt="img"></p>
<p>直径为 300 毫米的纯硅晶圆（从硅柱上切割下来的圆片），俗称 12 寸晶圆，大约是 400 美金。但尺寸并不是衡量硅晶圆的最重要指标，纯度才是。日本的信越公司可以生产 13 个 9 纯度的晶圆。</p>
<h3 id="光刻"><a href="#光刻" class="headerlink" title="光刻"></a>光刻</h3><p>使用特定波长的光，透过光罩（类似印炒里面的母版），照射在涂有光刻胶的晶圆上，光罩上芯片的设计图像，就复制到晶圆上了，这就是光刻，这一步是由光刻机完成的，光刻机是芯片制造中光刻环节的核心设备。你可以把光刻理解为，就是用光罩这个母版，一次次在晶圆上印电路的过程。</p>
<p><img src="file:///images/951413iMgBlog/b62d2a87a74c1ba90a069624bdc91eee.jpeg?lastModify=1622467642" alt="img"></p>
<p>光刻是最贵的一个环节，一方面是光罩越来越多，越来越贵，另一方面光刻机也很贵。光刻机是半导体制造设备中价格占比最大，也是最核心的设备。2020 年荷兰公司 ASML 的极紫外光源（EUV）光刻机每台的平均售价是 1.45 亿欧元，而且全世界独家供货，年产量 31 台，有钱也未必能买得到。</p>
<p><img src="/images/951413iMgBlog/image-20210601160424815.png" alt="image-20210601160424815"></p>
<p>回顾光刻机的发展历史，从 1960 年代的接触式光刻机、接近式光刻机，到 1970 年代的投影式光刻机，1980 年代的步进式光刻机，到步进式扫描光刻机、浸入式光刻机和现在的深紫外光源（DUV）和极紫外光源（EUV）光刻机，一边是设备性能的不断提高，另一边是价格逐年上升，且供应商逐渐减少。到了 EUV 光刻机，ASML 就是独家供货了。</p>
<p>品质合格的die切割下去后，原来的晶圆成了下图的样子，是挑剩下的Downgrade Flash Wafer。残余的die是品质不合格的晶圆。黑色的部分是合格的die，会被原厂封装制作为成品NAND颗粒，而不合格的部分，也就是图中留下的部分则当做废品处理掉。</p>
<p>从晶圆上切割检测合格的Die</p>
<p><img src="/images/951413iMgBlog/weixin15664418828785.gif" alt="img"></p>
<p><img src="file:///images/951413iMgBlog/bba1cd11728b47103777e2dbcccec3fdfc032348.png?lastModify=1622467642" alt="img"></p>
<p>台积电一片 5nm 晶圆的加工费高达 12500 美金。根据台积电的财报推算，台积电平均每片晶圆可以产生近 4000 美金（300mm 晶圆）的利润。无论是哪个数字，对比 400 美金的纯硅晶圆原料来说，这都是一个至少增值 10 倍的高价值的加工过程。</p>
<p>随着Die的缩小，浪费的比例也从36%缩小成为12.6%。根据极限知识，我们知道如果Die的大小足够小，我们理论上可以100%用上所有的Wafer大小。从中我们可以看出越小的Die，浪费越小，从而降低CPU价格，对CPU生产者和消费者都是好事。</p>
<p>AMD在猪队友工艺落后Intel的前提下，又想要堆核怒怼。另辟蹊径，采取一个Package封装4个独立Die的做法，推出了EPYC服务器芯片，即不影响良率，又可以核心数目好看，可谓一举两得。</p>
<p>可惜连接四个Die的片外总线终归没有片内总线效率高，在好些benchmark中败下阵来，可见没有免费的午餐。他也似乎忘记了自己在2005年双核口水大战中调侃Intel是“胶水粘”的双核，自己这次可是“拼积木”式的，为了数据好看也够“拼”的了。</p>
<p><img src="file:///images/951413iMgBlog/v2-7d77aa1100b77261f2626791954e79ad_720w.jpg?lastModify=1622467642" alt="img"></p>
<p>Intel的Pakcage内部是一个Die, Core之间原来是Ring Bus，在Skylake后改为Mesh。<strong>AMD这样做，在增加灵活性之外，主要的目的是：省钱！！AMD每个Zeppelin Die都比Intel的小，这对良品率提高很大，节约了生产费用。</strong></p>
<p>这种胶水核强行将多个die拼一起是没考虑跨die之间的延迟，基本上跨die跟intel跨socket（numa）时延一样了。</p>
<p>一颗芯片的 1/3 的成本，是花在封测阶段的</p>
<p><img src="/images/951413iMgBlog/beebe27eacd37075dyy37a4182169f04.png" alt="img"></p>
<h3 id="Die和core"><a href="#Die和core" class="headerlink" title="Die和core"></a>Die和core</h3><p>One die with multiple cores:</p>
<p><img src="/images/951413iMgBlog/xCqqv.jpg" alt="enter image description here"></p>
<p>CPU Package containing 2 separate DIEs:</p>
<p><img src="/images/951413iMgBlog/dataf1-1372099277050.jpg" alt="data f1"></p>
<p>第4代酷睿（Haswell）的die：</p>
<p><img src="/images/951413iMgBlog/image-20210601162558479.png" alt="image-20210601162558479"></p>
<p>主要分为几个部分：GPU、4个内核、System Agent(uncore,类似北桥)、cache和内存控制器和其他小部件。譬如我们发现core 3和4有问题，我们可以直接关闭3和4。坏的关掉就是i5,都是好的就是i7。</p>
<h2 id="北桥和南桥"><a href="#北桥和南桥" class="headerlink" title="北桥和南桥"></a>北桥和南桥</h2><p>早期CPU core和内存硬盘的连接方式(FSB 是瓶颈)：</p>
<p><img src="/images/951413iMgBlog/image-20210602113401202.png" alt="image-20210602113401202"></p>
<p>实物图：</p>
<p><img src="/images/951413iMgBlog/northsouth2.jpg" alt="img"></p>
<p>由于FSB变成了系统性能的瓶颈和对多CPU的制约，在台式机和笔记本电脑中，MCH被请进CPU中，服务器市场虽然短暂的出现了IOH。</p>
<p><img src="/images/951413iMgBlog/640.jpeg" alt="Image"></p>
<p>集成北桥后的内存实物图：</p>
<p><img src="/images/951413iMgBlog/image-20210602114931825.png" alt="image-20210602114931825"></p>
<p>北桥已经集成到CPU中，南桥还没有，主要是因为：集成后Die增大不少，生产良品率下降成本上升；不集成两者采用不同的工艺；另外就是CPU引脚不够了！</p>
<p><img src="/images/951413iMgBlog/640-20210601095028465" alt="Image"></p>
<p>SoC（System on Chip）：南桥北桥都集成在CPU中，单芯片解决方案。ATOM就是SoC</p>
<h2 id="一个Core的典型结构"><a href="#一个Core的典型结构" class="headerlink" title="一个Core的典型结构"></a>一个Core的典型结构</h2><p>Intel skylake 架构图</p>
<p><img src="/images/951413iMgBlog/950px-skylake_server_block_diagram.svg.png" alt="skylake server block diagram.svg"></p>
<p>iTLB:instruct TLB </p>
<p>dTLB:data TLB</p>
<p>多个core加上L3等组成一个Die：</p>
<p><img src="/images/951413iMgBlog/cache-ht-hierarchy-2.jpg" alt="img"></p>
<h2 id="多核和多个CPU"><a href="#多核和多个CPU" class="headerlink" title="多核和多个CPU"></a>多核和多个CPU</h2><p>如果要实现48core的计算能力，可以有如下三个方案</p>
<h4 id="方案1：一个大Die集成48core："><a href="#方案1：一个大Die集成48core：" class="headerlink" title="方案1：一个大Die集成48core："></a>方案1：一个大Die集成48core：<img src="/images/951413iMgBlog/Intel-Skylake-SP-Mesh-Architecture-Conceptual-Diagram.png" alt="Intel Skylake SP Mesh Architecture Conceptual Diagram"></h4><h4 id="方案2：一个CPU封装4个Die，也叫MCM（Multi-Chip-Module），每个Die12个core"><a href="#方案2：一个CPU封装4个Die，也叫MCM（Multi-Chip-Module），每个Die12个core" class="headerlink" title="方案2：一个CPU封装4个Die，也叫MCM（Multi-Chip-Module），每个Die12个core"></a><a href="https://wccftech.com/amd-epyc-rome-zen-2-7nm-server-cpu-162-pcie-gen-4-lanes-report/" target="_blank" rel="noopener">方案2</a>：一个CPU封装4个Die，也叫MCM（Multi-Chip-Module），每个Die12个core</h4><p><img src="/images/951413iMgBlog/image-20210602165525641.png" alt="image-20210602165525641"></p>
<p>四个Die之间的连接方法：</p>
<p><img src="/images/951413iMgBlog/image-20210602172555232.png" alt="image-20210602172555232"></p>
<p>上图最下面的方案为<a href="https://venturebeat.com/2017/03/28/intel-moves-tech-forward-by-putting-two-chips-in-a-single-package/" target="_blank" rel="noopener">Intel采用的EMIB</a>（Embedded Multi-die Interconnect Bridge）方案，cost 最低。中间的方案是使用“硅中介层”(Interposer，AMD采用的方案)。这意味着你能在两枚主要芯片的下面放置和使用第三枚芯片。这枚芯片的目的是使得多个设备的连接更加容易，但是也带来了更高的成本。</p>
<h4 id="方案3：四个物理CPU（多Socket），每个物理CPU（Package）里面一个Die，每个Die12个core："><a href="#方案3：四个物理CPU（多Socket），每个物理CPU（Package）里面一个Die，每个Die12个core：" class="headerlink" title="方案3：四个物理CPU（多Socket），每个物理CPU（Package）里面一个Die，每个Die12个core："></a>方案3：四个物理CPU（多Socket），每个物理CPU（Package）里面一个Die，每个Die12个core：</h4><p><img src="/images/951413iMgBlog/image-20210602171352551.png" alt="image-20210602171352551"></p>
<p>三者的比较：</p>
<p>性能肯定是大Die最好，但是良品率地，成本高；</p>
<p>方案2的多个Die节省了主板上的大量布线和VR成本，总成本略低，但是方案3更容易堆出更多的core和<strong>内存</strong></p>
<p><img src="/images/951413iMgBlog/image-20210602170727459.png" alt="image-20210602170727459"></p>
<h2 id="多core通讯和NUMA"><a href="#多core通讯和NUMA" class="headerlink" title="多core通讯和NUMA"></a>多core通讯和NUMA</h2><h3 id="uma下cpu访问内存"><a href="#uma下cpu访问内存" class="headerlink" title="uma下cpu访问内存"></a>uma下cpu访问内存</h3><p>早期core不多统一走北桥总线访问内存，对所有core时延统一</p>
<p><img src="/images/951413iMgBlog/numa-fsb-3.png" alt="x86 UMA"></p>
<h3 id="NUMA"><a href="#NUMA" class="headerlink" title="NUMA"></a>NUMA</h3><p>如下图，左右两边的是内存条，每个NUMA的cpu访问直接插在自己CPU上的内存必然很快，如果访问插在其它NUMA上的内存条还要走QPI，所以要慢很多。</p>
<p><img src="/images/951413iMgBlog/1620954546311-096702b9-9929-4f47-8811-dc4d08829f31.png" alt="undefined"> </p>
<p>如上架构是4路CPU，每路之间通过QPI相连，每个CPU内部8core用的是双Ring Bus相连，Memory Control Hub集成到了Die里面。一路CPU能连4个SMB，每个SMB有两个channel，每个channel最多接三个内存条（图中只画了2个）。</p>
<p><strong>快速通道互联</strong><a href="https://zh.wikipedia.org/wiki/快速通道互联#cite_note-1" target="_blank" rel="noopener">[1]</a><a href="https://zh.wikipedia.org/wiki/快速通道互联#cite_note-2" target="_blank" rel="noopener">[2]</a>（英语：Intel <strong>Q</strong>uick<strong>P</strong>ath <strong>I</strong>nterconnect，<a href="https://zh.wikipedia.org/wiki/縮寫" target="_blank" rel="noopener">缩写</a>：<strong>QPI</strong>）<a href="https://zh.wikipedia.org/wiki/快速通道互联#cite_note-Intel_QPI-3" target="_blank" rel="noopener">[3]</a><a href="https://zh.wikipedia.org/wiki/快速通道互联#cite_note-4" target="_blank" rel="noopener">[4]</a>，是一种由英特尔开发并使用的点对点处理器互联架构，用来实现CPU之间的互联。英特尔在2008年开始用QPI取代以往用于<a href="https://zh.wikipedia.org/wiki/Intel_Xeon" target="_blank" rel="noopener">至强</a>、<a href="https://zh.wikipedia.org/wiki/Intel_Itanium" target="_blank" rel="noopener">安腾</a>处理器的<a href="https://zh.wikipedia.org/wiki/前端匯流排" target="_blank" rel="noopener">前端总线</a>（<a href="https://zh.wikipedia.org/wiki/FSB" target="_blank" rel="noopener">FSB</a>），<strong>用来实现芯片之间的直接互联，而不是再通过FSB连接到北桥</strong>。Intel于2017年发布的SkyLake-SP Xeon中，用UPI（<strong>U</strong>ltra<strong>P</strong>ath <strong>I</strong>nterconnect）取代QPI。</p>
<h4 id="Ring-Bus"><a href="#Ring-Bus" class="headerlink" title="Ring Bus"></a>Ring Bus</h4><p>Ring Bus设计简单，双环设计可以保证任何两个ring stop之间距离不超过Ring Stop总数的一半，延迟控制在60ns，带宽100G以上，但是core越多，ring bus越长性能下降迅速，在12core之后性能下降明显。</p>
<p>于是采用如下两个Ring Bus并列，然后再通过双向总线把两个Ring Bus连起来。</p>
<p>在至强HCC(High Core Count, 核很多版)版本中，又加入了一个ring bus。两个ring bus各接12个Core，将延迟控制在可控的范围内。俩个Ring Bus直接用两个双向Pipe Line连接，保证通讯顺畅。于此同时由于Ring 0中的模块访问Ring 1中的模块延迟明显高于本Ring，亲缘度不同，所以两个Ring分属于不同的NUMA（Non-Uniform Memory Access Architecture）node。这点在BIOS设计中要特别注意。</p>
<p><img src="/images/951413iMgBlog/Intel-Xeon-E5-2600-V4-High-Core-Count-Die.png" alt="Intel Xeon E5-2600 V4 High Core Count Die"></p>
<h4 id="Mesh网络"><a href="#Mesh网络" class="headerlink" title="Mesh网络"></a><a href="https://www.servethehome.com/the-new-intel-mesh-interconnect-architecture-and-platform-implications/" target="_blank" rel="noopener">Mesh网络</a></h4><p>Intel在Skylake和Knight Landing中引入了新的片内总线：Mesh。它是一种2D的Mesh网络：</p>
<p><img src="/images/951413iMgBlog/Intel-Skylake-SP-Mesh-Architecture-Conceptual-Diagram.png" alt="Intel Skylake SP Mesh Architecture Conceptual Diagram"></p>
<p>一个skylake 28core die的实现：</p>
<p><img src="/images/951413iMgBlog/Skylake-SP-28-Core-Die-Mesh-800x666.jpg" alt="Skylake SP 28 Core Die Mesh"></p>
<p>Mesh网络引入片内总线是一个巨大的进步，它有很多优点：</p>
<ol>
<li>首先当然是灵活性。新的模块或者节点在Mesh中增加十分方便，它带来的延迟不是像ring bus一样线性增加，而是非线性的。从而可以容纳更多的内核。</li>
<li>设计弹性很好，不需要1.5 ring和2ring的委曲求全。</li>
<li>双向mesh网络减小了两个node之间的延迟。过去两个node之间通讯，最坏要绕过半个ring。而mesh整体node之间距离大大缩减。</li>
<li>外部延迟大大缩短</li>
</ol>
<p>RAM延迟大大缩短：</p>
<p><img src="/images/951413iMgBlog/Broadwell-Ring-v-Skylake-Mesh-DRAM-Example-696x272.jpg" alt="Broadwell Ring V Skylake Mesh DRAM Example"></p>
<p>左边的是ring bus，从一个ring里面访问另一个ring里面的内存控制器。最坏情况下是那条绿线，拐了一个大圈才到达内存控制器，需要310个cycle。而在Mesh网络中则路径缩短很多。</p>
<p>Mesh网络带来了这么多好处，那么缺点有没有呢？它网格化设计带来复杂性的增加，从而对Die的大小带来了负面影响</p>
<p><img src="/images/951413iMgBlog/image-20210602104851803.png" alt="image-20210602104851803"></p>
<h3 id="uncore"><a href="#uncore" class="headerlink" title="uncore"></a>uncore</h3><p>“<strong>Uncore</strong>“ is a term used by <a href="https://en.wikipedia.org/wiki/Intel" target="_blank" rel="noopener">Intel</a> to describe the functions of a <a href="https://en.wikipedia.org/wiki/Microprocessor" target="_blank" rel="noopener">microprocessor</a> that are not in the core, but which must be closely connected to the core to achieve high performance.<a href="https://en.wikipedia.org/wiki/Uncore#cite_note-modular_uncore-1" target="_blank" rel="noopener">[1]</a> It has been called “<strong>system agent</strong>“ since the release of the <a href="https://en.wikipedia.org/wiki/Sandy_Bridge" target="_blank" rel="noopener">Sandy Bridge</a> <a href="https://en.wikipedia.org/wiki/Microarchitecture" target="_blank" rel="noopener">microarchitecture</a>.<a href="https://en.wikipedia.org/wiki/Uncore#cite_note-sandybridge-2" target="_blank" rel="noopener">[2]</a></p>
<p>The core contains the components of the processor involved in executing instructions, including the <a href="https://en.wikipedia.org/wiki/Arithmetic_logic_unit" target="_blank" rel="noopener">ALU</a>, <a href="https://en.wikipedia.org/wiki/Floating_point_unit" target="_blank" rel="noopener">FPU</a>, <a href="https://en.wikipedia.org/wiki/L1_cache" target="_blank" rel="noopener">L1</a> and <a href="https://en.wikipedia.org/wiki/L2_cache" target="_blank" rel="noopener">L2 cache</a>. Uncore functions include <a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" target="_blank" rel="noopener">QPI</a> controllers, <a href="https://en.wikipedia.org/wiki/L3_cache" target="_blank" rel="noopener">L3 cache</a>, <a href="https://en.wikipedia.org/wiki/Memory_coherence" target="_blank" rel="noopener">snoop agent</a> <a href="https://en.wikipedia.org/wiki/Instruction_pipeline" target="_blank" rel="noopener">pipeline</a>, on-die <a href="https://en.wikipedia.org/wiki/Memory_controller" target="_blank" rel="noopener">memory controller</a>, on-die <a href="https://en.wikipedia.org/wiki/PCI_Express_Root_Complex" target="_blank" rel="noopener">PCI Express Root Complex</a>, and <a href="https://en.wikipedia.org/wiki/Thunderbolt_(interface" target="_blank" rel="noopener">Thunderbolt controller</a>).<a href="https://en.wikipedia.org/wiki/Uncore#cite_note-thunderbolt-3" target="_blank" rel="noopener">[3]</a> Other bus controllers such as <a href="https://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus" target="_blank" rel="noopener">SPI</a> and <a href="https://en.wikipedia.org/wiki/Low_Pin_Count" target="_blank" rel="noopener">LPC</a> are part of the <a href="https://en.wikipedia.org/wiki/Chipset" target="_blank" rel="noopener">chipset</a>.<a href="https://en.wikipedia.org/wiki/Uncore#cite_note-Anandtech:_Nehalem:_The_Unwritten_Chapters-4" target="_blank" rel="noopener">[4]</a></p>
<h3 id="LLC-Miss"><a href="#LLC-Miss" class="headerlink" title="LLC Miss"></a>LLC Miss</h3><h4 id="Metric-Description"><a href="#Metric-Description" class="headerlink" title="Metric Description"></a>Metric Description</h4><p>The LLC (last-level cache) is the last, and longest-latency, level in the memory hierarchy before main memory (DRAM). Any memory requests missing here must be serviced by local or remote DRAM, with significant latency. The LLC Miss metric shows a ratio of cycles with outstanding LLC misses to all cycles.</p>
<h2 id="一些Intel-CPU-NUMA结构参考"><a href="#一些Intel-CPU-NUMA结构参考" class="headerlink" title="一些Intel CPU NUMA结构参考"></a>一些Intel CPU NUMA结构参考</h2><p>Intel Xeon Platinum 8163（Skylake）阿里云第四代服务器采用的CPU，Skylake架构，主频2.5GHz，计算性能问题。8163这款型号在intel官网上并没有相关信息，应该是阿里云向阿里云定制的，与之相近的Intel Xeon Platinum 8168，价格是$5890，约合￥38900元。</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br></pre></td><td class="code"><pre><span class="line">lscpu:</span><br><span class="line">      Architecture:        x86_64</span><br><span class="line">      CPU op-mode(s):      32-bit, 64-bit</span><br><span class="line">      Byte Order:          Little Endian</span><br><span class="line">      CPU(s):              96</span><br><span class="line">      On-line CPU(s) list: 0-95</span><br><span class="line">      Thread(s) per core:  2</span><br><span class="line">      Core(s) per socket:  24</span><br><span class="line">      Socket(s):           2</span><br><span class="line">      NUMA node(s):        4</span><br><span class="line">      Vendor ID:           GenuineIntel</span><br><span class="line">      CPU family:          6</span><br><span class="line">      Model:               85</span><br><span class="line">      Model name:          Intel(R) Xeon(R) Platinum 8260 CPU @ 2.40GHz</span><br><span class="line">      Stepping:            6</span><br><span class="line">      CPU MHz:             2400.000</span><br><span class="line">      CPU max MHz:         3900.0000</span><br><span class="line">      CPU min MHz:         1000.0000</span><br><span class="line">      BogoMIPS:            4800.00</span><br><span class="line">      Virtualization:      VT-x</span><br><span class="line">      L1d cache:           32K</span><br><span class="line">      L1i cache:           32K</span><br><span class="line">      L2 cache:            1024K</span><br><span class="line">      L3 cache:            36608K</span><br><span class="line">      NUMA node0 CPU(s):   0-3,7-9,13-15,19,20,48-51,55-57,61-63,67,68</span><br><span class="line">      NUMA node1 CPU(s):   4-6,10-12,16-18,21-23,52-54,58-60,64-66,69-71</span><br><span class="line">      NUMA node2 CPU(s):   24-27,31-33,37-39,43,44,72-75,79-81,85-87,91,92</span><br><span class="line">      NUMA node3 CPU(s):   28-30,34-36,40-42,45-47,76-78,82-84,88-90,93-95</span><br><span class="line">      </span><br><span class="line"> Model: 85</span><br><span class="line"> Model name: Intel(R) Xeon(R) Platinum 8268 CPU @ 2.90GHz</span><br><span class="line"> Stepping: 6</span><br><span class="line"> CPU MHz: 3252.490</span><br><span class="line"> BogoMIPS: 5800.00</span><br><span class="line"> Virtualization: VT-x</span><br><span class="line"> L1d cache: 32K</span><br><span class="line"> L1i cache: 32K</span><br><span class="line"> L2 cache: 1024K</span><br><span class="line"> L3 cache: 36608K</span><br><span class="line"> NUMA node0 CPU(s):</span><br><span class="line"> 0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80,84,88,92</span><br><span class="line"> NUMA node1 CPU(s):</span><br><span class="line"> 1,5,9,13,17,21,25,29,33,37,41,45,49,53,57,61,65,69,73,77,81,85,89,93</span><br><span class="line"> NUMA node2 CPU(s):</span><br><span class="line"> 2,6,10,14,18,22,26,30,34,38,42,46,50,54,58,62,66,70,74,78,82,86,90,94</span><br><span class="line"> NUMA node3 CPU(s):</span><br><span class="line"> 3,7,11,15,19,23,27,31,35,39,43,47,51,55,59,63,67,71,75,79,83,87,91,95   </span><br><span class="line"> </span><br><span class="line"> </span><br><span class="line">  lscpu:</span><br><span class="line"> Architecture: x86_64</span><br><span class="line"> CPU op-mode(s): 32-bit, 64-bit</span><br><span class="line"> Byte Order: Little Endian</span><br><span class="line"> CPU(s): 192</span><br><span class="line"> On-line CPU(s) list: 0-191</span><br><span class="line"> Thread(s) per core: 1</span><br><span class="line"> Core(s) per socket: 24</span><br><span class="line"> Socket(s): 8 //每个物理CPU 24个物理core，这24个core应该是分布在2个Die中</span><br><span class="line"> NUMA node(s): 16</span><br><span class="line"> Vendor ID: GenuineIntel</span><br><span class="line"> CPU family: 6</span><br><span class="line"> Model: 85</span><br><span class="line"> Model name: Intel(R) Xeon(R) Platinum 8260 CPU @ 2.40GHz</span><br><span class="line"> Stepping: 7</span><br><span class="line"> CPU MHz: 2400.000</span><br><span class="line"> CPU max MHz: 3900.0000</span><br><span class="line"> CPU min MHz: 1000.0000</span><br><span class="line"> BogoMIPS: 4800.00</span><br><span class="line"> Virtualization: VT-x</span><br><span class="line"> L1d cache: 32K</span><br><span class="line"> L1i cache: 32K</span><br><span class="line"> L2 cache: 1024K</span><br><span class="line"> L3 cache: 36608K</span><br><span class="line"> NUMA node0 CPU(s): 0-3,7-9,13-15,19,20</span><br><span class="line"> NUMA node1 CPU(s): 4-6,10-12,16-18,21-23</span><br><span class="line"> NUMA node2 CPU(s): 24-27,31-33,37-39,43,44</span><br><span class="line"> NUMA node3 CPU(s): 28-30,34-36,40-42,45-47</span><br><span class="line"> NUMA node4 CPU(s): 48-51,55,56,60-62,66-68</span><br><span class="line"> NUMA node5 CPU(s): 52-54,57-59,63-65,69-71</span><br><span class="line"> NUMA node6 CPU(s): 72-75,79-81,85-87,91,92</span><br><span class="line"> NUMA node7 CPU(s): 76-78,82-84,88-90,93-95</span><br><span class="line"> NUMA node8 CPU(s): 96-99,103,104,108-110,114-116</span><br><span class="line"> NUMA node9 CPU(s): 100-102,105-107,111-113,117-119</span><br><span class="line"> NUMA node10 CPU(s): 120-123,127,128,132-134,138-140</span><br><span class="line"> NUMA node11 CPU(s): 124-126,129-131,135-137,141-143</span><br><span class="line"> NUMA node12 CPU(s): 144-147,151-153,157-159,163,164</span><br><span class="line"> NUMA node13 CPU(s): 148-150,154-156,160-162,165-167</span><br><span class="line"> NUMA node14 CPU(s): 168-171,175-177,181-183,187,188</span><br><span class="line"> NUMA node15 CPU(s): 172-174,178-180,184-186,189-191</span><br><span class="line"> </span><br><span class="line"> //v62</span><br><span class="line"> #lscpu</span><br><span class="line">Architecture:          x86_64</span><br><span class="line">CPU op-mode(s):        32-bit, 64-bit</span><br><span class="line">Byte Order:            Little Endian</span><br><span class="line">CPU(s):                104</span><br><span class="line">On-line CPU(s) list:   0-103</span><br><span class="line">Thread(s) per core:    2</span><br><span class="line">Core(s) per socket:    26</span><br><span class="line">Socket(s):             2</span><br><span class="line">NUMA node(s):          2</span><br><span class="line">Vendor ID:             GenuineIntel</span><br><span class="line">CPU family:            6</span><br><span class="line">Model:                 85</span><br><span class="line">Model name:            Intel(R) Xeon(R) Platinum 8269CY CPU @ 2.50GHz</span><br><span class="line">Stepping:              7</span><br><span class="line">CPU MHz:               3200.097</span><br><span class="line">CPU max MHz:           3800.0000</span><br><span class="line">CPU min MHz:           1200.0000</span><br><span class="line">BogoMIPS:              4998.89</span><br><span class="line">Virtualization:        VT-x</span><br><span class="line">L1d cache:             32K</span><br><span class="line">L1i cache:             32K</span><br><span class="line">L2 cache:              1024K</span><br><span class="line">L3 cache:              36608K</span><br><span class="line">NUMA node0 CPU(s):     0-25,52-77</span><br><span class="line">NUMA node1 CPU(s):     26-51,78-103</span><br><span class="line"></span><br><span class="line">//2016Intel开始出售Intel Xeon E5-2682 v4。 这是一种基于Broadwell架构的桌面处理器，主要为办公系统而设计。 它具有16 核心和32 数据流并使用, 售价约为7000人民币</span><br><span class="line">#lscpu</span><br><span class="line">Architecture:          x86_64</span><br><span class="line">CPU op-mode(s):        32-bit, 64-bit</span><br><span class="line">Byte Order:            Little Endian</span><br><span class="line">CPU(s):                64</span><br><span class="line">On-line CPU(s) list:   0-63</span><br><span class="line">Thread(s) per core:    2</span><br><span class="line">Core(s) per socket:    16</span><br><span class="line">Socket(s):             2</span><br><span class="line">NUMA node(s):          2</span><br><span class="line">Vendor ID:             GenuineIntel</span><br><span class="line">CPU family:            6</span><br><span class="line">Model:                 79</span><br><span class="line">Model name:            Intel(R) Xeon(R) CPU E5-2682 v4 @ 2.50GHz</span><br><span class="line">Stepping:              1</span><br><span class="line">CPU MHz:               2499.902</span><br><span class="line">CPU max MHz:           3000.0000</span><br><span class="line">CPU min MHz:           1200.0000</span><br><span class="line">BogoMIPS:              5000.06</span><br><span class="line">Virtualization:        VT-x</span><br><span class="line">L1d cache:             32K</span><br><span class="line">L1i cache:             32K</span><br><span class="line">L2 cache:              256K</span><br><span class="line">L3 cache:              40960K</span><br><span class="line">NUMA node0 CPU(s):     0-15,32-47</span><br><span class="line">NUMA node1 CPU(s):     16-31,48-63</span><br><span class="line">Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 ds_cpl vmx smx est tm2 ssse3 fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts dtherm spec_ctrl ibpb_support tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt rdseed adx smap xsaveopt cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local cat_l3</span><br></pre></td></tr></table></figure>
<h3 id="intel-架构迭代"><a href="#intel-架构迭代" class="headerlink" title="intel 架构迭代"></a><a href="https://jcf94.com/2018/02/13/2018-02-13-intel/" target="_blank" rel="noopener">intel 架构迭代</a></h3><p><img src="/images/oss/94d79c38-b577-4d31-b40c-fbec4cdc5f2e.png" alt="Intel processor roadmap"></p>
<p>2008年的 Nehalem 是采用 45nm 工艺的新架构；</p>
<p>2009年的 Westmere 升级到 32nm；</p>
<p>2010年的 Lynnfield/Clarkdale 基于 45nm/32nm 工艺的新架构，第一代智能酷睿处理器；</p>
<p>2011年的 Sandy Bridge ，基于 32nm 工艺的新架构，第二代智能酷睿处理器；</p>
<p>2012年的 IVY Bridge，是 Sandy Bridge 的 22nm 升级版，第三代智能酷睿处理器；</p>
<p>2013年的 Haswel ，基于 22nm 工艺的新架构，第四代智能酷睿处理器；</p>
<p>2014年的 Broadwell，是 Haswell 的 14nm 升级版，第五代智能酷睿处理器；</p>
<p>2015年则推出 SkyLake，基于 14nm 工艺的新架构；</p>
<p>Core 架构代号是 Yonah，把 NetBurst 做深了的流水线级数又砍下来了，主频虽然降下来了（而且即使后来工艺提升到 45nm 之后也没有超过 NetBurst 的水平），但是却提高了整个流水线中的资源利用率，所以性能还是提升了；把奔腾 4 上曾经用过的超线程也砍掉了；对各个部分进行了强化，双核共享 L2 cache 等等。</p>
<p>从 Core 架构开始是真的走向多核了，就不再是以前 “胶水粘的” 伪双核了，这时候已经有最高 4 核的处理器设计了。</p>
<p>Core 从 65nm 改到 45nm 之后，基于 45nm 又推出了新一代架构叫 Nehalem，新架构Nehalem<strong>采用 Intel QPI 来代替原来的前端总线</strong>，<strong>PCIE 和 DMI 控制器直接做到片内了</strong>，不再需要北桥。</p>
<p><strong>Sandy Bridge 引入核间的ring bus</strong></p>
<p>感觉前面这几代都是在优化cache、通信；接下来的Broadwell和SkyLake就开始改进不大了，疯狂挤牙膏（唯一比较大的改进就是<strong>Ring bus到Mesh</strong>）</p>
<p><img src="/images/951413iMgBlog/image-20210602154509596.png" alt="image-20210602154509596"></p>
<h3 id="不同的架构下的参数"><a href="#不同的架构下的参数" class="headerlink" title="不同的架构下的参数"></a>不同的架构下的参数</h3><p><img src="/images/oss/e4a2fb522be7aa65158778b7ea825207.png" alt="image.png"></p>
<h2 id="主频睿频超频"><a href="#主频睿频超频" class="headerlink" title="主频睿频超频"></a>主频睿频超频</h2><p><strong>主频=外频×倍频系数</strong></p>
<p>不只是CPU需要一个切换频率，像GPU、cache、内存都需要一个外频来指导他们的电压脉冲的切换频率。CPU的发展比其它设备快，所以没法统一一个，于是就各自在外频的基础上X倍频系数。</p>
<p>超频：认为加大CPU的倍频系数，切换变快以后最大的问题是电容在短时间内充电不完整，这样导致信号失真，所以一般配套需要增加电压（充电更快），带来的后果是温度更高。</p>
<p>睿频：大多时候多核用不上，如果能智能地关掉无用的核同时把这些关掉的核的电源累加到在用的核上（通过增加倍频来实现），这样单核拥有更高的主频。也就是把其它核的电源指标和发热指标给了这一个核来使用。</p>
<p><img src="/images/951413iMgBlog/1000.jpeg" alt="img"></p>
<h2 id="UEFI和Bios"><a href="#UEFI和Bios" class="headerlink" title="UEFI和Bios"></a>UEFI和Bios</h2><p><strong>UEFI</strong>，全称Unified Extensible Firmware Interface，即“统一的可扩展固件接口”，是一种详细描述全新类型接口的标准，是适用于电脑的标准固件接口，旨在代替BIOS（基本输入/输出系统）</p>
<p>电脑中有一个BIOS设置，它主要负责开机时检测硬件功能和引导操作系统启动的功能。而UEFI则是用于操作系统自动从预启动的操作环境，加载到一种操作系统上从而节省开机时间。</p>
<p>UEFI启动是一种新的主板引导项，它被看做是bios的继任者。UEFI最主要的特点是图形界面，更利于用户对象图形化的操作选择。</p>
<p><img src="/images/951413iMgBlog/webp" alt="img"></p>
<p>UEFI 图形界面：</p>
<p><img src="/images/951413iMgBlog/webp-20210601102242967" alt="img"></p>
<p>简单的来说UEFI启动是新一代的BIOS，功能更加强大，而且它是以图形图像模式显示，让用户更便捷的直观操作。</p>
<p>如今很多新产品的电脑都支持UEFI启动模式，甚至有的电脑都已抛弃BIOS而仅支持UEFI启动。这不难看出UEFI正在取代传统的BIOS启动。</p>
<p>UEFI固件通过ACPI报告给OS NUMA的组成结构，其中最重要的是SRAT（System Resource Affinity Table）和SLIT（System Locality Information Table）表。</p>
<h2 id="socket"><a href="#socket" class="headerlink" title="socket"></a>socket</h2><p>socket对应主板上的一个插槽，也可以简单理解为一块物理CPU。同一个socket对应着 /proc/cpuinfo 里面的physical id一样。</p>
<p>一个socket至少对应着一个或多个node/NUMA</p>
<h2 id="GPU"><a href="#GPU" class="headerlink" title="GPU"></a>GPU</h2><p>GPU只处理有限的计算指令，不需要分支预测、乱序执行等，所以将Core里面的电路简化（如下图左边），同时通过SIMT（Single Instruction，Multiple Threads， 类似 SIMD）在取指令和指令译码的阶段，取出的指令可以给到后面多个不同的 ALU 并行进行运算。这样，我们的一个 GPU 的核里，就可以放下更多的 ALU，同时进行更多的并行运算了（如下图右边） 。 在 SIMD 里面，CPU 一次性取出了固定长度的多个数据，放到寄存器里面，用一个指令去执行。而 SIMT，可以把多条数据，交给不同的线程去处理。</p>
<p><img src="/images/951413iMgBlog/3d7ce9c053815f6a32a6fbf6f7fb9628.jpeg" alt="img"></p>
<p>GPU的core在流水线stall的时候和超线程一样，可以调度别的任务给ALU，既然要调度一个不同的任务过来，我们就需要针对这个任务，提供更多的执行上下文。所以，一个 Core 里面的执行上下文的数量，需要比 ALU 多。</p>
<p><img src="/images/951413iMgBlog/c971c34e0456dea9e4a87857880bb5b8.jpeg" alt="img"></p>
<p>在通过芯片瘦身、SIMT 以及更多的执行上下文，我们就有了一个更擅长并行进行暴力运算的 GPU。这样的芯片，也正适合我们今天的深度学习和挖矿的场景。</p>
<p>NVidia 2080 显卡的技术规格，就可以算出，它到底有多大的计算能力。2080 一共有 46 个 SM（Streaming Multiprocessor，流式处理器），这个 SM 相当于 GPU 里面的 GPU Core，所以你可以认为这是一个 46 核的 GPU，有 46 个取指令指令译码的渲染管线。每个 SM 里面有 64 个 Cuda Core。你可以认为，这里的 Cuda Core 就是我们上面说的 ALU 的数量或者 Pixel Shader 的数量，46x64 呢一共就有 2944 个 Shader。然后，还有 184 个 TMU，TMU 就是 Texture Mapping Unit，也就是用来做纹理映射的计算单元，它也可以认为是另一种类型的 Shader。</p>
<p><img src="/images/951413iMgBlog/14d05a43f559cecff2b0813e8d5bdde2.png" alt="img"></p>
<p>2080 的主频是 1515MHz，如果自动超频（Boost）的话，可以到 1700MHz。而 NVidia 的显卡，根据硬件架构的设计，每个时钟周期可以执行两条指令。所以，能做的浮点数运算的能力，就是：</p>
<blockquote>
<p> （2944 + 184）× 1700 MHz × 2  = 10.06  TFLOPS</p>
</blockquote>
<p>最新的 Intel i9 9900K 的性能是多少呢？不到 1TFLOPS。而 2080 显卡和 9900K 的价格却是差不多的。所以，在实际进行深度学习的过程中，用 GPU 所花费的时间，往往能减少一到两个数量级。而大型的深度学习模型计算，往往又是多卡并行，要花上几天乃至几个月。这个时候，用 CPU 显然就不合适了。</p>
<h2 id="现场可编程门阵列FPGA（Field-Programmable-Gate-Array）"><a href="#现场可编程门阵列FPGA（Field-Programmable-Gate-Array）" class="headerlink" title="现场可编程门阵列FPGA（Field-Programmable Gate Array）"></a>现场可编程门阵列FPGA（Field-Programmable Gate Array）</h2><p>设计芯片十分复杂，还要不断验证。</p>
<p>那么不用单独制造一块专门的芯片来验证硬件设计呢？能不能设计一个硬件，通过不同的程序代码，来操作这个硬件之前的电路连线，通过“编程”让这个硬件变成我们设计的电路连线的芯片呢？这就是FPGA</p>
<ul>
<li>P 代表 Programmable，这个很容易理解。也就是说这是一个可以通过编程来控制的硬件。</li>
<li>G 代表 Gate 也很容易理解，它就代表芯片里面的门电路。我们能够去进行编程组合的就是这样一个一个门电路。</li>
<li>A 代表的 Array，叫作阵列，说的是在一块 FPGA 上，密密麻麻列了大量 Gate 这样的门电路。</li>
<li>最后一个 F，不太容易理解。它其实是说，一块 FPGA 这样的板子，可以在“现场”多次进行编程。它不像 PAL（Programmable Array Logic，可编程阵列逻辑）这样更古老的硬件设备，只能“编程”一次，把预先写好的程序一次性烧录到硬件里面，之后就不能再修改了。</li>
</ul>
<p>FPGA 通过“软件”来控制“硬件”</p>
<h2 id="ASIC（Application-Specific-Integrated-Circuit）专用集成电路"><a href="#ASIC（Application-Specific-Integrated-Circuit）专用集成电路" class="headerlink" title="ASIC（Application-Specific Integrated Circuit）专用集成电路"></a>ASIC（Application-Specific Integrated Circuit）专用集成电路</h2><p>为解决特定应用问题而定制设计的集成电路，就是 ASIC（Application Specific IC）。当 ASIC 规模够大，逐渐通用起来，某类 ASIC 就会有一个专有名称，成为一个品类。例如现在用来解决人工智能问题的神经网络处理器。</p>
<p>除了 CPU、GPU，以及刚刚的 FPGA，我们其实还需要用到很多其他芯片。比如，现在手机里就有专门用在摄像头里的芯片；录音笔里会有专门处理音频的芯片。尽管一个 CPU 能够处理好手机拍照的功能，也能处理好录音的功能，但是我们直接在手机或者录音笔里塞上一个 Intel CPU，显然比较浪费。</p>
<p>因为 ASIC 是针对专门用途设计的，所以它的电路更精简，单片的制造成本也比 CPU 更低。而且，因为电路精简，所以通常能耗要比用来做通用计算的 CPU 更低。而我们上一讲所说的早期的图形加速卡，其实就可以看作是一种 ASIC。</p>
<p>因为 ASIC 的生产制造成本，以及能耗上的优势，过去几年里，有不少公司设计和开发 ASIC 用来“挖矿”。这个“挖矿”，说的其实就是设计专门的数值计算芯片，用来“挖”比特币、ETH 这样的数字货币。</p>
<p>如果量产的ASIC比较小的话可以直接用FPGA来实现</p>
<h2 id="TPU-张量处理器（tensor-processing-unit）"><a href="#TPU-张量处理器（tensor-processing-unit）" class="headerlink" title="TPU 张量处理器（tensor processing unit）"></a>TPU 张量处理器（tensor processing unit）</h2><p><strong>张量处理器</strong>（英语：tensor processing unit，缩写：TPU）是<a href="https://baike.baidu.com/item/Google" target="_blank" rel="noopener">Google</a>为<a href="https://baike.baidu.com/item/机器学习" target="_blank" rel="noopener">机器学习</a>定制的专用芯片（ASIC），专为Google的<a href="https://baike.baidu.com/item/深度学习" target="_blank" rel="noopener">深度学习</a>框架<a href="https://baike.baidu.com/item/TensorFlow" target="_blank" rel="noopener">TensorFlow</a>而设计。</p>
<p>在性能上，TPU 比现在的 CPU、GPU 在深度学习的推断任务上，要快 15～30 倍。而在能耗比上，更是好出 30～80 倍。另一方面，Google 已经用 TPU 替换了自家数据中心里 95% 的推断任务，可谓是拿自己的实际业务做了一个明证。</p>
<h2 id="其它基础知识"><a href="#其它基础知识" class="headerlink" title="其它基础知识"></a>其它基础知识</h2><p><strong>晶振频率</strong>：控制CPU上的晶体管开关切换频率。一次晶振就是一个cycle。</p>
<p>从最简单的单指令周期 CPU 来说，其实时钟周期应该是放下最复杂的一条指令的时间长度。但是，我们现在实际用的都没有单指令周期 CPU 了，而是采用了流水线技术。采用了流水线技术之后，单个时钟周期里面，能够执行的就不是一个指令了。我们会把一条机器指令，拆分成很多个小步骤。不同的指令的步骤数量可能还不一样。不同的步骤的执行时间，也不一样。所以，一个时钟周期里面，能够放下的是最耗时间的某一个指令步骤。</p>
<p>不过没有pipeline，一条指令最少也要N个circle（N就是流水线深度）；但是理想情况下流水线跑满的话一个指令也就只需要一个circle了，也就是IPC能到理论最大值1； 加上超标流水线一般IPC都能4，就是一般CPU的超标量。</p>
<p><strong>制程</strong>：7nm、14nm、4nm都是指的晶体大小，用更小的晶体可以在相同面积CPU上集成更多的晶体数量，那么CPU的运算能力也更强。增加晶体管可以增加硬件能够支持的指令数量，增加数字通路的位数，以及利用好电路天然的并行性，从硬件层面更快地实现特定的指。打个比方，比如我们最简单的电路可以只有加法功能，没有乘法功能。乘法都变成很多个加法指令，那么实现一个乘法需要的指令数就比较多。但是如果我们增加晶体管在电路层面就实现了这个，那么需要的指令数就变少了，执行时间也可以缩短。</p>
<blockquote>
<p>功耗 ~= 1/2 ×负载电容×电压的平方×开关频率×晶体管数量</p>
</blockquote>
<p>功耗和电压的平方是成正比的。这意味着电压下降到原来的 1/5，整个的功耗会变成原来的 1/25。</p>
<p>堆栈溢出：函数调用用压栈来保存地址、变量等相关信息。没有选择直接嵌套扩展代码是避免循环调用下嵌套是个无尽循环，inline函数内联就是一种嵌套代码扩展优化。</p>
<p>windows下的exe文件之所以没法放到linux上运行（都是intel x86芯片），是因为可执行程序要经过链接，将所依赖的库函数调用合并进来形成可执行文件。这个可执行文件在Linux 下的 ELF（Execuatable and Linkable File Format） 文件格式，而 Windows 的可执行文件格式是一种叫作 PE（Portable Executable Format）的文件格式。Linux 下的装载器只能解析 ELF 格式而不能解析 PE 格式。而且windows和linux的库函数必然不一样，没法做到兼容。</p>
<p><strong>链接器</strong>: 扫描所有输入的目标文件，然后把所有符号表里的信息收集起来，构成一个全局的符号表。然后再根据重定位表，把所有不确定要跳转地址的代码，根据符号表里面存储的地址，进行一次修正。最后，把所有的目标文件的对应段进行一次合并，变成了最终的可执行代码。这也是为什么，可执行文件里面的函数调用的地址都是正确的。</p>
<p><img src="/images/951413iMgBlog/997341ed0fa9018561c7120c19cfa2a7.jpg" alt="img"></p>
<p><strong>虚拟内存地址</strong>：应用代码可执行地址必须是连续，这也就意味着一个应用的内存地址必须连续，实际一个OS上会运行多个应用，没办法保证地址连续，所以可以通过虚拟地址来保证连续，虚拟地址再映射到实际零散的物理地址上（可以解决碎片问题），这个零散地址的最小组织形式就是Page。虚拟地址本来是连续的，使用一阵后数据部分也会变成碎片，代码部分是不可变的，一直连续。另外虚拟地址也方便了OS层面的库共享。</p>
<p>为了扩大虚拟地址到物理地址的映射范围同时又要尽可能少地节约空间，虚拟地址到物理地址的映射一般分成了四级Hash，这样4Kb就能管理256T内存。但是带来的问题就是要通过四次查找使得查找慢，这时引入TLAB来换成映射关系。</p>
<p><strong>共享库</strong>：在 Windows 下，这些共享库文件就是.dll 文件，也就是 Dynamic-Link Libary（DLL，动态链接库）。在 Linux 下，这些共享库文件就是.so 文件，也就是 Shared Object（一般我们也称之为动态链接库). 不同的进程，调用同样的 lib.so，各自 全局偏移表（GOT，Global Offset Table） 里面指向最终加载的动态链接库里面的虚拟内存地址是不同的, 各个程序各自维护好自己的 GOT，能够找到对应的动态库就好了, 有点像函数指针。</p>
<p><img src="/images/951413iMgBlog/1144d3a2d4f3f4f87c349a93429805c8.jpg" alt="img"></p>
<p>符号表：/boot/System.map 和 /proc/kallsyms </p>
<p><strong>超线程（Hyper-Threading）</strong>: 在CPU内部增加寄存器等硬件设施，但是ALU、译码器等关键单元还是共享。在一个物理 CPU 核心内部，会有双份的 PC 寄存器、指令寄存器乃至条件码寄存器。超线程的目的，是在一个线程 A 的指令，在流水线里停顿的时候，让另外一个线程去执行指令。因为这个时候，CPU 的译码器和 ALU 就空出来了，那么另外一个线程 B，就可以拿来干自己需要的事情。这个线程 B 可没有对于线程 A 里面指令的关联和依赖。</p>
<h2 id="分支预测案例"><a href="#分支预测案例" class="headerlink" title="分支预测案例"></a>分支预测案例</h2><p>这个案例循环次数少, 在arm下case1反而更快，如截图</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line">#include &quot;stdio.h&quot;</span><br><span class="line">#include &lt;stdlib.h&gt;</span><br><span class="line">#include &lt;time.h&gt;</span><br><span class="line"></span><br><span class="line">long timediff(clock_t t1, clock_t t2) &#123;</span><br><span class="line">    long elapsed;</span><br><span class="line">    elapsed = ((double)t2 - t1) / CLOCKS_PER_SEC * 1000;</span><br><span class="line">    return elapsed;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">int main(int argc, char *argv[])</span><br><span class="line">&#123;</span><br><span class="line">    int j=0;</span><br><span class="line">    int k=0;</span><br><span class="line">    int c=0;</span><br><span class="line">    clock_t start=clock();</span><br><span class="line">    for(j=0; j&lt;100000; j++)&#123;</span><br><span class="line">        for(k=0; k&lt;1000; k++)&#123;</span><br><span class="line">					for(c=0; c&lt;100; c++)&#123;</span><br><span class="line">			&#125;</span><br><span class="line">		&#125;</span><br><span class="line">    &#125;</span><br><span class="line">    clock_t end =clock();</span><br><span class="line">    printf(&quot;%lu\n&quot;, timediff(start,end));    //case1</span><br><span class="line"></span><br><span class="line">    start=clock();</span><br><span class="line">    for(j=0; j&lt;100; j++)&#123;</span><br><span class="line">        for(k=0; k&lt;1000; k++)&#123;</span><br><span class="line">					for(c=0; c&lt;100000; c++)&#123;</span><br><span class="line">			&#125;</span><br><span class="line">		&#125;</span><br><span class="line">    &#125;</span><br><span class="line">    end =clock();</span><br><span class="line">    printf(&quot;%lu\n&quot;, timediff(start,end));   //case2</span><br><span class="line">    return 0;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p><img src="/images/951413iMgBlog/image-20210512132121856.png" alt="image-20210512132121856"></p>
<p>x86_64下的执行结果，确实是case2略快</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">#taskset -c 0 ./for_prediction.out</span><br><span class="line">25560</span><br><span class="line">23420</span><br><span class="line"></span><br><span class="line">#taskset -c 0 ./for_prediction.out</span><br><span class="line">25510</span><br><span class="line">23410</span><br></pre></td></tr></table></figure>
<p>case1的branch miss大概接近1%（看0 core上的 BrchMiss%， 数据由xperf 1.3.8采集）</p>
<p><img src="/images/951413iMgBlog/image-20210517111209985.png" alt="image-20210517111209985"></p>
<p>case2的branch miss降到了0，不过两者在x86上的IPC都是0.49，所以最终的执行时间差异不大</p>
<p><img src="/images/951413iMgBlog/image-20210517111244550.png" alt="image-20210517111244550"></p>
<p><img src="/images/951413iMgBlog/image-20210512133536939.png" alt="image-20210512133536939"></p>
<h2 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h2><p>路：就是socket、也就是封装后的物理CPU</p>
<p>Die：从晶圆上切割下来的CPU(包含多个core、北桥、GPU等)，Die的大小可以自由决定，得考虑成本和性能, Die做成方形便于切割和测试</p>
<p>封装：将一个或多个Die封装成一个物理上可以售卖的CPU</p>
<p>node：同一个Die下的多个core以及他们对应的内存</p>
<p>现在计算机系统的CPU和芯片组内核Die都是先封装到一个印制板上（PCB，printed circuit board），再通过LGA等等插槽（Socket）连上主板或直接焊接在主板上。这个过程叫做封装（Package），相关技术叫做封装技术。</p>

      
    </div>

    <div>
      
        

      
    </div>

    <div>
      
        

      
    </div>

    <div>
      
        

      
    </div>

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/Linux/" rel="tag"># Linux</a>
          
            <a href="/tags/CPU/" rel="tag"># CPU</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/2021/05/16/CPU Cache Line 和性能/" rel="next" title="CPU 性能和Cache Line">
                <i class="fa fa-chevron-left"></i> CPU 性能和Cache Line
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/2117/06/07/文章索引index/" rel="prev" title="文章索引">
                文章索引 <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          
  <div class="comments" id="comments">
    
      <div id="disqus_thread">
        <noscript>
          Please enable JavaScript to view the
          <a href="https://disqus.com/?ref_noscript">comments powered by Disqus.</a>
        </noscript>
      </div>
    
  </div>


        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
          <img class="site-author-image" itemprop="image" src="/images/avatar.gif" alt="weibo @plantegg">
          <p class="site-author-name" itemprop="name">weibo @plantegg</p>
           
              <p class="site-description motion-element" itemprop="description"></p>
           
        </div>
        <nav class="site-state motion-element">

          
            <div class="site-state-item site-state-posts">
              <a href="/archives">
                <span class="site-state-item-count">107</span>
                <span class="site-state-item-name">日志</span>
              </a>
            </div>
          

          
            
            
            <div class="site-state-item site-state-categories">
              <a href="/categories/index.html">
                <span class="site-state-item-count">19</span>
                <span class="site-state-item-name">分类</span>
              </a>
            </div>
          

          
            
            
            <div class="site-state-item site-state-tags">
              <a href="/tags/index.html">
                <span class="site-state-item-count">204</span>
                <span class="site-state-item-name">标签</span>
              </a>
            </div>
          

        </nav>

        
          <div class="feed-link motion-element">
            <a href="/atom.xml" rel="alternate">
              <i class="fa fa-rss"></i>
              RSS
            </a>
          </div>
        

        <div class="links-of-author motion-element">
          
        </div>

        
        

        
        

        


      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#CPU的制造和概念"><span class="nav-number">1.</span> <span class="nav-text">CPU的制造和概念</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#集成电路和芯片"><span class="nav-number">1.1.</span> <span class="nav-text">集成电路和芯片</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#裸片Die-制作"><span class="nav-number">1.2.</span> <span class="nav-text">裸片Die 制作</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#光刻"><span class="nav-number">1.2.1.</span> <span class="nav-text">光刻</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Die和core"><span class="nav-number">1.2.2.</span> <span class="nav-text">Die和core</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#北桥和南桥"><span class="nav-number">1.3.</span> <span class="nav-text">北桥和南桥</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#一个Core的典型结构"><span class="nav-number">1.4.</span> <span class="nav-text">一个Core的典型结构</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#多核和多个CPU"><span class="nav-number">1.5.</span> <span class="nav-text">多核和多个CPU</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#方案1：一个大Die集成48core："><span class="nav-number">1.5.0.1.</span> <span class="nav-text">方案1：一个大Die集成48core：</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#方案2：一个CPU封装4个Die，也叫MCM（Multi-Chip-Module），每个Die12个core"><span class="nav-number">1.5.0.2.</span> <span class="nav-text">方案2：一个CPU封装4个Die，也叫MCM（Multi-Chip-Module），每个Die12个core</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#方案3：四个物理CPU（多Socket），每个物理CPU（Package）里面一个Die，每个Die12个core："><span class="nav-number">1.5.0.3.</span> <span class="nav-text">方案3：四个物理CPU（多Socket），每个物理CPU（Package）里面一个Die，每个Die12个core：</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#多core通讯和NUMA"><span class="nav-number">1.6.</span> <span class="nav-text">多core通讯和NUMA</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#uma下cpu访问内存"><span class="nav-number">1.6.1.</span> <span class="nav-text">uma下cpu访问内存</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#NUMA"><span class="nav-number">1.6.2.</span> <span class="nav-text">NUMA</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#Ring-Bus"><span class="nav-number">1.6.2.1.</span> <span class="nav-text">Ring Bus</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#Mesh网络"><span class="nav-number">1.6.2.2.</span> <span class="nav-text">Mesh网络</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#uncore"><span class="nav-number">1.6.3.</span> <span class="nav-text">uncore</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#LLC-Miss"><span class="nav-number">1.6.4.</span> <span class="nav-text">LLC Miss</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#Metric-Description"><span class="nav-number">1.6.4.1.</span> <span class="nav-text">Metric Description</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#一些Intel-CPU-NUMA结构参考"><span class="nav-number">1.7.</span> <span class="nav-text">一些Intel CPU NUMA结构参考</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#intel-架构迭代"><span class="nav-number">1.7.1.</span> <span class="nav-text">intel 架构迭代</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#不同的架构下的参数"><span class="nav-number">1.7.2.</span> <span class="nav-text">不同的架构下的参数</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#主频睿频超频"><span class="nav-number">1.8.</span> <span class="nav-text">主频睿频超频</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#UEFI和Bios"><span class="nav-number">1.9.</span> <span class="nav-text">UEFI和Bios</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#socket"><span class="nav-number">1.10.</span> <span class="nav-text">socket</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#GPU"><span class="nav-number">1.11.</span> <span class="nav-text">GPU</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#现场可编程门阵列FPGA（Field-Programmable-Gate-Array）"><span class="nav-number">1.12.</span> <span class="nav-text">现场可编程门阵列FPGA（Field-Programmable Gate Array）</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#ASIC（Application-Specific-Integrated-Circuit）专用集成电路"><span class="nav-number">1.13.</span> <span class="nav-text">ASIC（Application-Specific Integrated Circuit）专用集成电路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#TPU-张量处理器（tensor-processing-unit）"><span class="nav-number">1.14.</span> <span class="nav-text">TPU 张量处理器（tensor processing unit）</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#其它基础知识"><span class="nav-number">1.15.</span> <span class="nav-text">其它基础知识</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#分支预测案例"><span class="nav-number">1.16.</span> <span class="nav-text">分支预测案例</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#总结"><span class="nav-number">1.17.</span> <span class="nav-text">总结</span></a></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js">
</script>

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">weibo @plantegg</span>
</div>


<div class="powered-by">
  由 <a class="theme-link" href="https://hexo.io">Hexo</a> 强力驱动
</div>

<div class="theme-info">
  主题 -
  <a class="theme-link" href="https://github.com/iissnan/hexo-theme-next">
    NexT.Mist
  </a>
</div>

<span id="busuanzi_container_site_pv">
    本站总访问量<span id="busuanzi_value_site_pv"></span>次
</span>
<span id="busuanzi_container_site_uv">
  本站访客数<span id="busuanzi_value_site_uv"></span>人次
</span>


        
<div class="busuanzi-count">
  <script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>

  
    <span class="site-uv">
      <i class="fa fa-user"></i> 访问人数
      <span class="busuanzi-value" id="busuanzi_value_site_uv"></span>
      人
    </span>
  

  
    <span class="site-pv">
      <i class="fa fa-eye"></i>
      <span class="busuanzi-value" id="busuanzi_value_site_pv"></span>
      次
    </span>
  
</div>


        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>

  
  <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>

  
  <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>

  
  <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>

  
  <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>

  
  <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.1"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.1"></script>



  
  

  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.1"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.1"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.1"></script>



  


  

    
      <script id="dsq-count-scr" src="https://.disqus.com/count.js" async></script>
    

    
      <script type="text/javascript">
        var disqus_config = function () {
          this.page.url = 'http://yoursite.com/2021/06/01/CPU的制造和概念/';
          this.page.identifier = '2021/06/01/CPU的制造和概念/';
          this.page.title = 'CPU的制造和概念';
        };
        var d = document, s = d.createElement('script');
        s.src = 'https://.disqus.com/embed.js';
        s.setAttribute('data-timestamp', '' + +new Date());
        (d.head || d.body).appendChild(s);
      </script>
    

  




	





  





  





  






  





  

  
<script>
(function(){
    var bp = document.createElement('script');
    var curProtocol = window.location.protocol.split(':')[0];
    if (curProtocol === 'https') {
        bp.src = 'https://zz.bdstatic.com/linksubmit/push.js';        
    }
    else {
        bp.src = 'http://push.zhanzhang.baidu.com/push.js';
    }
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>


  

  

  

  

</body>
</html>
