
ubuntu-preinstalled/ping:     file format elf32-littlearm


Disassembly of section .init:

000014e8 <.init>:
    14e8:	push	{r3, lr}
    14ec:	bl	2500 <__assert_fail@plt+0xb48>
    14f0:	pop	{r3, pc}

Disassembly of section .plt:

000014f4 <raise@plt-0x14>:
    14f4:	push	{lr}		; (str lr, [sp, #-4]!)
    14f8:	ldr	lr, [pc, #4]	; 1504 <raise@plt-0x4>
    14fc:	add	lr, pc, lr
    1500:	ldr	pc, [lr, #8]!
    1504:	andeq	sl, r1, r4, lsl #17

00001508 <raise@plt>:
    1508:	add	ip, pc, #0, 12
    150c:	add	ip, ip, #106496	; 0x1a000
    1510:	ldr	pc, [ip, #2180]!	; 0x884

00001514 <inet_aton@plt>:
    1514:	add	ip, pc, #0, 12
    1518:	add	ip, ip, #106496	; 0x1a000
    151c:	ldr	pc, [ip, #2172]!	; 0x87c

00001520 <setitimer@plt>:
    1520:	add	ip, pc, #0, 12
    1524:	add	ip, ip, #106496	; 0x1a000
    1528:	ldr	pc, [ip, #2164]!	; 0x874

0000152c <setbuf@plt>:
    152c:	add	ip, pc, #0, 12
    1530:	add	ip, ip, #106496	; 0x1a000
    1534:	ldr	pc, [ip, #2156]!	; 0x86c

00001538 <gcry_md_get_algo_dlen@plt>:
    1538:	add	ip, pc, #0, 12
    153c:	add	ip, ip, #106496	; 0x1a000
    1540:	ldr	pc, [ip, #2148]!	; 0x864

00001544 <strcmp@plt>:
    1544:	add	ip, pc, #0, 12
    1548:	add	ip, ip, #106496	; 0x1a000
    154c:	ldr	pc, [ip, #2140]!	; 0x85c

00001550 <__cxa_finalize@plt>:
    1550:	add	ip, pc, #0, 12
    1554:	add	ip, ip, #106496	; 0x1a000
    1558:	ldr	pc, [ip, #2132]!	; 0x854

0000155c <strtol@plt>:
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #106496	; 0x1a000
    1564:	ldr	pc, [ip, #2124]!	; 0x84c

00001568 <setsockopt@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #106496	; 0x1a000
    1570:	ldr	pc, [ip, #2116]!	; 0x844

00001574 <gcry_md_close@plt>:
    1574:			; <UNDEFINED> instruction: 0xe7fd4778
    1578:	add	ip, pc, #0, 12
    157c:	add	ip, ip, #106496	; 0x1a000
    1580:	ldr	pc, [ip, #2104]!	; 0x838

00001584 <getifaddrs@plt>:
    1584:	add	ip, pc, #0, 12
    1588:	add	ip, ip, #106496	; 0x1a000
    158c:	ldr	pc, [ip, #2096]!	; 0x830

00001590 <fflush@plt>:
    1590:	add	ip, pc, #0, 12
    1594:	add	ip, ip, #106496	; 0x1a000
    1598:	ldr	pc, [ip, #2088]!	; 0x828

0000159c <getuid@plt>:
    159c:	add	ip, pc, #0, 12
    15a0:	add	ip, ip, #106496	; 0x1a000
    15a4:	ldr	pc, [ip, #2080]!	; 0x820

000015a8 <sigprocmask@plt>:
    15a8:	add	ip, pc, #0, 12
    15ac:	add	ip, ip, #106496	; 0x1a000
    15b0:	ldr	pc, [ip, #2072]!	; 0x818

000015b4 <_setjmp@plt>:
    15b4:	add	ip, pc, #0, 12
    15b8:	add	ip, ip, #106496	; 0x1a000
    15bc:	ldr	pc, [ip, #2064]!	; 0x810

000015c0 <gcry_md_read@plt>:
    15c0:	add	ip, pc, #0, 12
    15c4:	add	ip, ip, #106496	; 0x1a000
    15c8:	ldr	pc, [ip, #2056]!	; 0x808

000015cc <free@plt>:
    15cc:	add	ip, pc, #0, 12
    15d0:	add	ip, ip, #106496	; 0x1a000
    15d4:	ldr	pc, [ip, #2048]!	; 0x800

000015d8 <gai_strerror@plt>:
    15d8:	add	ip, pc, #0, 12
    15dc:	add	ip, ip, #106496	; 0x1a000
    15e0:	ldr	pc, [ip, #2040]!	; 0x7f8

000015e4 <ferror@plt>:
    15e4:	add	ip, pc, #0, 12
    15e8:	add	ip, ip, #106496	; 0x1a000
    15ec:	ldr	pc, [ip, #2032]!	; 0x7f0

000015f0 <inet_pton@plt>:
    15f0:	add	ip, pc, #0, 12
    15f4:	add	ip, ip, #106496	; 0x1a000
    15f8:	ldr	pc, [ip, #2024]!	; 0x7e8

000015fc <_exit@plt>:
    15fc:	add	ip, pc, #0, 12
    1600:	add	ip, ip, #106496	; 0x1a000
    1604:	ldr	pc, [ip, #2016]!	; 0x7e0

00001608 <memcpy@plt>:
    1608:	add	ip, pc, #0, 12
    160c:	add	ip, ip, #106496	; 0x1a000
    1610:	ldr	pc, [ip, #2008]!	; 0x7d8

00001614 <gcry_md_open@plt>:
    1614:	add	ip, pc, #0, 12
    1618:	add	ip, ip, #106496	; 0x1a000
    161c:	ldr	pc, [ip, #2000]!	; 0x7d0

00001620 <gcry_md_write@plt>:
    1620:	add	ip, pc, #0, 12
    1624:	add	ip, ip, #106496	; 0x1a000
    1628:	ldr	pc, [ip, #1992]!	; 0x7c8

0000162c <sendmsg@plt>:
    162c:	add	ip, pc, #0, 12
    1630:	add	ip, ip, #106496	; 0x1a000
    1634:	ldr	pc, [ip, #1984]!	; 0x7c0

00001638 <memcmp@plt>:
    1638:	add	ip, pc, #0, 12
    163c:	add	ip, ip, #106496	; 0x1a000
    1640:	ldr	pc, [ip, #1976]!	; 0x7b8

00001644 <inet_ntoa@plt>:
    1644:	add	ip, pc, #0, 12
    1648:	add	ip, ip, #106496	; 0x1a000
    164c:	ldr	pc, [ip, #1968]!	; 0x7b0

00001650 <freeifaddrs@plt>:
    1650:	add	ip, pc, #0, 12
    1654:	add	ip, ip, #106496	; 0x1a000
    1658:	ldr	pc, [ip, #1960]!	; 0x7a8

0000165c <dcgettext@plt>:
    165c:	add	ip, pc, #0, 12
    1660:	add	ip, ip, #106496	; 0x1a000
    1664:	ldr	pc, [ip, #1952]!	; 0x7a0

00001668 <strdup@plt>:
    1668:	add	ip, pc, #0, 12
    166c:	add	ip, ip, #106496	; 0x1a000
    1670:	ldr	pc, [ip, #1944]!	; 0x798

00001674 <__stack_chk_fail@plt>:
    1674:	add	ip, pc, #0, 12
    1678:	add	ip, ip, #106496	; 0x1a000
    167c:	ldr	pc, [ip, #1936]!	; 0x790

00001680 <textdomain@plt>:
    1680:	add	ip, pc, #0, 12
    1684:	add	ip, ip, #106496	; 0x1a000
    1688:	ldr	pc, [ip, #1928]!	; 0x788

0000168c <geteuid@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #106496	; 0x1a000
    1694:	ldr	pc, [ip, #1920]!	; 0x780

00001698 <poll@plt>:
    1698:	add	ip, pc, #0, 12
    169c:	add	ip, ip, #106496	; 0x1a000
    16a0:	ldr	pc, [ip, #1912]!	; 0x778

000016a4 <sigaction@plt>:
    16a4:	add	ip, pc, #0, 12
    16a8:	add	ip, ip, #106496	; 0x1a000
    16ac:	ldr	pc, [ip, #1904]!	; 0x770

000016b0 <__memcpy_chk@plt>:
    16b0:	add	ip, pc, #0, 12
    16b4:	add	ip, ip, #106496	; 0x1a000
    16b8:	ldr	pc, [ip, #1896]!	; 0x768

000016bc <getsockopt@plt>:
    16bc:	add	ip, pc, #0, 12
    16c0:	add	ip, ip, #106496	; 0x1a000
    16c4:	ldr	pc, [ip, #1888]!	; 0x760

000016c8 <ioctl@plt>:
    16c8:	add	ip, pc, #0, 12
    16cc:	add	ip, ip, #106496	; 0x1a000
    16d0:	ldr	pc, [ip, #1880]!	; 0x758

000016d4 <gettimeofday@plt>:
    16d4:	add	ip, pc, #0, 12
    16d8:	add	ip, ip, #106496	; 0x1a000
    16dc:	ldr	pc, [ip, #1872]!	; 0x750

000016e0 <sched_yield@plt>:
    16e0:	add	ip, pc, #0, 12
    16e4:	add	ip, ip, #106496	; 0x1a000
    16e8:	ldr	pc, [ip, #1864]!	; 0x748

000016ec <__fpending@plt>:
    16ec:	add	ip, pc, #0, 12
    16f0:	add	ip, ip, #106496	; 0x1a000
    16f4:	ldr	pc, [ip, #1856]!	; 0x740

000016f8 <error@plt>:
    16f8:			; <UNDEFINED> instruction: 0xe7fd4778
    16fc:	add	ip, pc, #0, 12
    1700:	add	ip, ip, #106496	; 0x1a000
    1704:	ldr	pc, [ip, #1844]!	; 0x734

00001708 <cap_get_flag@plt>:
    1708:	add	ip, pc, #0, 12
    170c:	add	ip, ip, #106496	; 0x1a000
    1710:	ldr	pc, [ip, #1836]!	; 0x72c

00001714 <cap_set_proc@plt>:
    1714:	add	ip, pc, #0, 12
    1718:	add	ip, ip, #106496	; 0x1a000
    171c:	ldr	pc, [ip, #1828]!	; 0x724

00001720 <malloc@plt>:
    1720:	add	ip, pc, #0, 12
    1724:	add	ip, ip, #106496	; 0x1a000
    1728:	ldr	pc, [ip, #1820]!	; 0x71c

0000172c <__libc_start_main@plt>:
    172c:	add	ip, pc, #0, 12
    1730:	add	ip, ip, #106496	; 0x1a000
    1734:	ldr	pc, [ip, #1812]!	; 0x714

00001738 <strerror@plt>:
    1738:	add	ip, pc, #0, 12
    173c:	add	ip, ip, #106496	; 0x1a000
    1740:	ldr	pc, [ip, #1804]!	; 0x70c

00001744 <__ctype_tolower_loc@plt>:
    1744:	add	ip, pc, #0, 12
    1748:	add	ip, ip, #106496	; 0x1a000
    174c:	ldr	pc, [ip, #1796]!	; 0x704

00001750 <__gmon_start__@plt>:
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #106496	; 0x1a000
    1758:	ldr	pc, [ip, #1788]!	; 0x6fc

0000175c <__ctype_b_loc@plt>:
    175c:	add	ip, pc, #0, 12
    1760:	add	ip, ip, #106496	; 0x1a000
    1764:	ldr	pc, [ip, #1780]!	; 0x6f4

00001768 <getpid@plt>:
    1768:	add	ip, pc, #0, 12
    176c:	add	ip, ip, #106496	; 0x1a000
    1770:	ldr	pc, [ip, #1772]!	; 0x6ec

00001774 <exit@plt>:
    1774:	add	ip, pc, #0, 12
    1778:	add	ip, ip, #106496	; 0x1a000
    177c:	ldr	pc, [ip, #1764]!	; 0x6e4

00001780 <strtoul@plt>:
    1780:	add	ip, pc, #0, 12
    1784:	add	ip, ip, #106496	; 0x1a000
    1788:	ldr	pc, [ip, #1756]!	; 0x6dc

0000178c <strlen@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #106496	; 0x1a000
    1794:	ldr	pc, [ip, #1748]!	; 0x6d4

00001798 <cap_init@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #106496	; 0x1a000
    17a0:	ldr	pc, [ip, #1740]!	; 0x6cc

000017a4 <strchr@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #106496	; 0x1a000
    17ac:	ldr	pc, [ip, #1732]!	; 0x6c4

000017b0 <getopt@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #106496	; 0x1a000
    17b8:	ldr	pc, [ip, #1724]!	; 0x6bc

000017bc <__errno_location@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #106496	; 0x1a000
    17c4:	ldr	pc, [ip, #1716]!	; 0x6b4

000017c8 <cap_get_proc@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #106496	; 0x1a000
    17d0:	ldr	pc, [ip, #1708]!	; 0x6ac

000017d4 <__sprintf_chk@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #106496	; 0x1a000
    17dc:	ldr	pc, [ip, #1700]!	; 0x6a4

000017e0 <snprintf@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #106496	; 0x1a000
    17e8:	ldr	pc, [ip, #1692]!	; 0x69c

000017ec <__cxa_atexit@plt>:
    17ec:			; <UNDEFINED> instruction: 0xe7fd4778
    17f0:	add	ip, pc, #0, 12
    17f4:	add	ip, ip, #106496	; 0x1a000
    17f8:	ldr	pc, [ip, #1680]!	; 0x690

000017fc <__isoc99_sscanf@plt>:
    17fc:	add	ip, pc, #0, 12
    1800:	add	ip, ip, #106496	; 0x1a000
    1804:	ldr	pc, [ip, #1672]!	; 0x688

00001808 <bind@plt>:
    1808:	add	ip, pc, #0, 12
    180c:	add	ip, ip, #106496	; 0x1a000
    1810:	ldr	pc, [ip, #1664]!	; 0x680

00001814 <memset@plt>:
    1814:	add	ip, pc, #0, 12
    1818:	add	ip, ip, #106496	; 0x1a000
    181c:	ldr	pc, [ip, #1656]!	; 0x678

00001820 <strncpy@plt>:
    1820:	add	ip, pc, #0, 12
    1824:	add	ip, ip, #106496	; 0x1a000
    1828:	ldr	pc, [ip, #1648]!	; 0x670

0000182c <__dn_expand@plt>:
    182c:	add	ip, pc, #0, 12
    1830:	add	ip, ip, #106496	; 0x1a000
    1834:	ldr	pc, [ip, #1640]!	; 0x668

00001838 <__printf_chk@plt>:
    1838:			; <UNDEFINED> instruction: 0xe7fd4778
    183c:	add	ip, pc, #0, 12
    1840:	add	ip, ip, #106496	; 0x1a000
    1844:	ldr	pc, [ip, #1628]!	; 0x65c

00001848 <prctl@plt>:
    1848:	add	ip, pc, #0, 12
    184c:	add	ip, ip, #106496	; 0x1a000
    1850:	ldr	pc, [ip, #1620]!	; 0x654

00001854 <strtod@plt>:
    1854:	add	ip, pc, #0, 12
    1858:	add	ip, ip, #106496	; 0x1a000
    185c:	ldr	pc, [ip, #1612]!	; 0x64c

00001860 <write@plt>:
    1860:	add	ip, pc, #0, 12
    1864:	add	ip, ip, #106496	; 0x1a000
    1868:	ldr	pc, [ip, #1604]!	; 0x644

0000186c <__fprintf_chk@plt>:
    186c:			; <UNDEFINED> instruction: 0xe7fd4778
    1870:	add	ip, pc, #0, 12
    1874:	add	ip, ip, #106496	; 0x1a000
    1878:	ldr	pc, [ip, #1592]!	; 0x638

0000187c <memchr@plt>:
    187c:	add	ip, pc, #0, 12
    1880:	add	ip, ip, #106496	; 0x1a000
    1884:	ldr	pc, [ip, #1584]!	; 0x630

00001888 <fclose@plt>:
    1888:	add	ip, pc, #0, 12
    188c:	add	ip, ip, #106496	; 0x1a000
    1890:	ldr	pc, [ip, #1576]!	; 0x628

00001894 <__longjmp_chk@plt>:
    1894:	add	ip, pc, #0, 12
    1898:	add	ip, ip, #106496	; 0x1a000
    189c:	ldr	pc, [ip, #1568]!	; 0x620

000018a0 <sendto@plt>:
    18a0:	add	ip, pc, #0, 12
    18a4:	add	ip, ip, #106496	; 0x1a000
    18a8:	ldr	pc, [ip, #1560]!	; 0x618

000018ac <setlocale@plt>:
    18ac:	add	ip, pc, #0, 12
    18b0:	add	ip, ip, #106496	; 0x1a000
    18b4:	ldr	pc, [ip, #1552]!	; 0x610

000018b8 <sigemptyset@plt>:
    18b8:	add	ip, pc, #0, 12
    18bc:	add	ip, ip, #106496	; 0x1a000
    18c0:	ldr	pc, [ip, #1544]!	; 0x608

000018c4 <getnameinfo@plt>:
    18c4:	add	ip, pc, #0, 12
    18c8:	add	ip, ip, #106496	; 0x1a000
    18cc:	ldr	pc, [ip, #1536]!	; 0x600

000018d0 <__dn_comp@plt>:
    18d0:	add	ip, pc, #0, 12
    18d4:	add	ip, ip, #106496	; 0x1a000
    18d8:	ldr	pc, [ip, #1528]!	; 0x5f8

000018dc <setuid@plt>:
    18dc:	add	ip, pc, #0, 12
    18e0:	add	ip, ip, #106496	; 0x1a000
    18e4:	ldr	pc, [ip, #1520]!	; 0x5f0

000018e8 <cap_free@plt>:
    18e8:			; <UNDEFINED> instruction: 0xe7fd4778
    18ec:	add	ip, pc, #0, 12
    18f0:	add	ip, ip, #106496	; 0x1a000
    18f4:	ldr	pc, [ip, #1508]!	; 0x5e4

000018f8 <putc@plt>:
    18f8:	add	ip, pc, #0, 12
    18fc:	add	ip, ip, #106496	; 0x1a000
    1900:	ldr	pc, [ip, #1500]!	; 0x5dc

00001904 <getsockname@plt>:
    1904:	add	ip, pc, #0, 12
    1908:	add	ip, ip, #106496	; 0x1a000
    190c:	ldr	pc, [ip, #1492]!	; 0x5d4

00001910 <recvmsg@plt>:
    1910:	add	ip, pc, #0, 12
    1914:	add	ip, ip, #106496	; 0x1a000
    1918:	ldr	pc, [ip, #1484]!	; 0x5cc

0000191c <cap_set_flag@plt>:
    191c:	add	ip, pc, #0, 12
    1920:	add	ip, ip, #106496	; 0x1a000
    1924:	ldr	pc, [ip, #1476]!	; 0x5c4

00001928 <freeaddrinfo@plt>:
    1928:	add	ip, pc, #0, 12
    192c:	add	ip, ip, #106496	; 0x1a000
    1930:	ldr	pc, [ip, #1468]!	; 0x5bc

00001934 <getaddrinfo@plt>:
    1934:	add	ip, pc, #0, 12
    1938:	add	ip, ip, #106496	; 0x1a000
    193c:	ldr	pc, [ip, #1460]!	; 0x5b4

00001940 <inet_ntop@plt>:
    1940:	add	ip, pc, #0, 12
    1944:	add	ip, ip, #106496	; 0x1a000
    1948:	ldr	pc, [ip, #1452]!	; 0x5ac

0000194c <socket@plt>:
    194c:	add	ip, pc, #0, 12
    1950:	add	ip, ip, #106496	; 0x1a000
    1954:	ldr	pc, [ip, #1444]!	; 0x5a4

00001958 <bindtextdomain@plt>:
    1958:	add	ip, pc, #0, 12
    195c:	add	ip, ip, #106496	; 0x1a000
    1960:	ldr	pc, [ip, #1436]!	; 0x59c

00001964 <if_nametoindex@plt>:
    1964:	add	ip, pc, #0, 12
    1968:	add	ip, ip, #106496	; 0x1a000
    196c:	ldr	pc, [ip, #1428]!	; 0x594

00001970 <isatty@plt>:
    1970:	add	ip, pc, #0, 12
    1974:	add	ip, ip, #106496	; 0x1a000
    1978:	ldr	pc, [ip, #1420]!	; 0x58c

0000197c <strncmp@plt>:
    197c:	add	ip, pc, #0, 12
    1980:	add	ip, ip, #106496	; 0x1a000
    1984:	ldr	pc, [ip, #1412]!	; 0x584

00001988 <abort@plt>:
    1988:	add	ip, pc, #0, 12
    198c:	add	ip, ip, #106496	; 0x1a000
    1990:	ldr	pc, [ip, #1404]!	; 0x57c

00001994 <close@plt>:
    1994:	add	ip, pc, #0, 12
    1998:	add	ip, ip, #106496	; 0x1a000
    199c:	ldr	pc, [ip, #1396]!	; 0x574

000019a0 <connect@plt>:
    19a0:	add	ip, pc, #0, 12
    19a4:	add	ip, ip, #106496	; 0x1a000
    19a8:	ldr	pc, [ip, #1388]!	; 0x56c

000019ac <__snprintf_chk@plt>:
    19ac:	add	ip, pc, #0, 12
    19b0:	add	ip, ip, #106496	; 0x1a000
    19b4:	ldr	pc, [ip, #1380]!	; 0x564

000019b8 <__assert_fail@plt>:
    19b8:	add	ip, pc, #0, 12
    19bc:	add	ip, ip, #106496	; 0x1a000
    19c0:	ldr	pc, [ip, #1372]!	; 0x55c

Disassembly of section .text:

000019c8 <.text>:
    19c8:	svcmi	0x00f0e92d
    19cc:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    19d0:	blhi	1bce8c <__assert_fail@plt+0x1bb4d4>
    19d4:	ldceq	0, cr15, [r1], {79}	; 0x4f
    19d8:	strmi	r4, [r6], -sp, asr #21
    19dc:	strmi	r4, [sp], -sp, asr #23
    19e0:	cfstrdmi	mvd4, [sp], {122}	; 0x7a
    19e4:	svcmi	0x00cdb093
    19e8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    19ec:	rscscc	pc, pc, #79	; 0x4f
    19f0:	tstls	r1, #1769472	; 0x1b0000
    19f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    19f8:	andls	r2, r5, #0, 6
    19fc:	movwls	r9, #41741	; 0xa30d
    1a00:	movwls	r9, #25360	; 0x6310
    1a04:	andls	r9, r7, #8, 6	; 0x20000000
    1a08:	eorhi	pc, r4, sp, asr #17
    1a0c:	movwcc	lr, #59853	; 0xe9cd
    1a10:			; <UNDEFINED> instruction: 0x8c0be9cd
    1a14:			; <UNDEFINED> instruction: 0xf00759e0
    1a18:	svcmi	0x00c1fc17
    1a1c:			; <UNDEFINED> instruction: 0xf82af003
    1a20:	andcs	r4, r6, r0, asr #19
    1a24:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    1a28:	svc	0x0040f7ff
    1a2c:			; <UNDEFINED> instruction: 0x463849be
    1a30:			; <UNDEFINED> instruction: 0xf7ff4479
    1a34:	shadd8mi	lr, r8, r2
    1a38:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1a3c:	ldrtmi	r6, [r8], -pc, lsr #16
    1a40:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1a44:			; <UNDEFINED> instruction: 0xf8104438
    1a48:	blcs	d10a54 <__assert_fail@plt+0xd0f09c>
    1a4c:			; <UNDEFINED> instruction: 0xf8cdbf08
    1a50:	andle	r8, r3, r8, lsr #32
    1a54:	svclt	0x00042b36
    1a58:	movwls	r2, #41738	; 0xa30a
    1a5c:	sbcls	pc, ip, #14614528	; 0xdf0000
    1a60:	sbchi	pc, ip, #14614528	; 0xdf0000
    1a64:	blge	fe93d0e8 <__assert_fail@plt+0xfe93b730>
    1a68:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    1a6c:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}^
    1a70:	blls	fe8fd0f4 <__assert_fail@plt+0xfe8fb73c>
    1a74:	blhi	fe93d0f8 <__assert_fail@plt+0xfe93b740>
    1a78:	strtmi	r4, [r9], -r2, asr #12
    1a7c:			; <UNDEFINED> instruction: 0xf7ff4630
    1a80:	mcrrne	14, 9, lr, r3, cr8
    1a84:	ldmdacc	r4!, {r1, r2, r4, r6, ip, lr, pc}
    1a88:	vadd.i8	q1, q0, <illegal reg q1.5>
    1a8c:	ldm	pc, {sl, pc}^	; <UNPREDICTABLE>
    1a90:	sbcseq	pc, pc, r0, lsl r0	; <UNPREDICTABLE>
    1a94:	ldrsheq	r0, [r8], #62	; 0x3e
    1a98:	mvnseq	r0, #-134217725	; 0xf8000003
    1a9c:	mvnseq	r0, #-134217725	; 0xf8000003
    1aa0:	mvnseq	r0, #-134217725	; 0xf8000003
    1aa4:	mvnseq	r0, #-134217725	; 0xf8000003
    1aa8:	mvnseq	r0, #-134217725	; 0xf8000003
    1aac:	ldrdeq	r0, [r4], #-1
    1ab0:	cmneq	ip, #-134217725	; 0xf8000003
    1ab4:	movteq	r0, #21502	; 0x53fe
    1ab8:	mvnseq	r0, #-134217725	; 0xf8000003
    1abc:	mvnseq	r0, #1140850688	; 0x44000000
    1ac0:	movweq	r0, #41982	; 0xa3fe
    1ac4:	rsceq	r0, lr, #-1879048177	; 0x9000000f
    1ac8:	mvnseq	r0, #1879048206	; 0x7000000e
    1acc:	adcseq	r0, r7, #268435468	; 0x1000000c
    1ad0:	addeq	r0, r3, #268435466	; 0x1000000a
    1ad4:	rsbeq	r0, r8, #-1342177273	; 0xb0000007
    1ad8:	mvnseq	r0, #536870916	; 0x20000004
    1adc:	mvnseq	r0, #-134217725	; 0xf8000003
    1ae0:	mvnseq	r0, #-134217725	; 0xf8000003
    1ae4:	mvnseq	r0, #-134217725	; 0xf8000003
    1ae8:	mvnseq	r0, #-134217725	; 0xf8000003
    1aec:	eorseq	r0, r4, #-1610612733	; 0xa0000003
    1af0:	andseq	r0, r5, #-805306367	; 0xd0000001
    1af4:	andeq	r0, r6, #-134217725	; 0xf8000003
    1af8:	mvnseq	r0, #-134217725	; 0xf8000003
    1afc:	mvnseq	r0, #-1073741769	; 0xc0000037
    1b00:			; <UNDEFINED> instruction: 0x01b203fe
    1b04:			; <UNDEFINED> instruction: 0x018c0194
    1b08:	ldrsheq	r0, [r9, #-62]!	; 0xffffffc2
    1b0c:	smceq	36881	; 0x9011
    1b10:	tsteq	r1, sl, lsl r1
    1b14:	ldrshteq	r0, [sl], #62	; 0x3e
    1b18:	blmi	fe181eb8 <__assert_fail@plt+0xfe180500>
    1b1c:	ldrtmi	r4, [r0], -r9, lsr #12
    1b20:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    1b24:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
    1b28:			; <UNDEFINED> instruction: 0x46426013
    1b2c:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1b30:			; <UNDEFINED> instruction: 0xd1a81c43
    1b34:	stmiapl	r3!, {r7, r8, r9, fp, lr}^
    1b38:	bne	ffd9bbac <__assert_fail@plt+0xffd9a1f4>
    1b3c:	streq	lr, [r3, #2821]	; 0xb05
    1b40:	ldrthi	pc, [ip], #-0	; <UNPREDICTABLE>
    1b44:	orrmi	pc, r0, #-2147483647	; 0x80000001
    1b48:	blcc	49f54 <__assert_fail@plt+0x4859c>
    1b4c:			; <UNDEFINED> instruction: 0xf855200d
    1b50:			; <UNDEFINED> instruction: 0xf0038023
    1b54:	blls	2bfcc0 <__assert_fail@plt+0x2be308>
    1b58:			; <UNDEFINED> instruction: 0xf0402b0a
    1b5c:	stmdbls	r5, {r0, r2, r4, r5, r8, r9, pc}
    1b60:	blls	2c9c50 <__assert_fail@plt+0x2c8298>
    1b64:			; <UNDEFINED> instruction: 0xf101220a
    1b68:			; <UNDEFINED> instruction: 0xf1de0e01
    1b6c:	bl	1041f74 <__assert_fail@plt+0x10405bc>
    1b70:	stmib	sp, {r1, r2, r3, r8}^
    1b74:	stmdbge	r8, {r8}
    1b78:			; <UNDEFINED> instruction: 0xf000a807
    1b7c:	tstcs	r0, r3, ror #28	; <UNPREDICTABLE>
    1b80:			; <UNDEFINED> instruction: 0xf003200d
    1b84:	blls	2bfc90 <__assert_fail@plt+0x2be2d8>
    1b88:			; <UNDEFINED> instruction: 0xf0402b00
    1b8c:	stmdals	r5, {r0, r4, r5, r8, r9, pc}
    1b90:			; <UNDEFINED> instruction: 0xf0001c47
    1b94:	blmi	1a62948 <__assert_fail@plt+0x1a60f90>
    1b98:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
    1b9c:	lfmvs	f3, 2, [fp], {1}
    1ba0:	cmnhi	r7, #0	; <UNPREDICTABLE>
    1ba4:			; <UNDEFINED> instruction: 0xf0402b00
    1ba8:	blmi	1962864 <__assert_fail@plt+0x1960eac>
    1bac:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    1bb0:			; <UNDEFINED> instruction: 0xf0402a00
    1bb4:	blge	122934 <__assert_fail@plt+0x120f7c>
    1bb8:	tstcs	r0, r9, lsl #20
    1bbc:			; <UNDEFINED> instruction: 0xf7ff4640
    1bc0:			; <UNDEFINED> instruction: 0x4607eeba
    1bc4:			; <UNDEFINED> instruction: 0xf0402800
    1bc8:	stcls	3, cr8, [r4], {239}	; 0xef
    1bcc:			; <UNDEFINED> instruction: 0xf10db304
    1bd0:			; <UNDEFINED> instruction: 0xf10d0914
    1bd4:	and	r0, ip, ip, lsl r8
    1bd8:	strtmi	r4, [r2], -fp, asr #12
    1bdc:	ldrtmi	r4, [r0], -r9, lsr #12
    1be0:	cdp2	0, 14, cr15, cr14, cr0, {0}
    1be4:	svccs	0x00004607
    1be8:	stmibvs	r4!, {r1, r4, r9, fp, ip, lr, pc}^
    1bec:			; <UNDEFINED> instruction: 0xf0002c00
    1bf0:	stmdavs	r3!, {r1, r5, r6, r8, r9, pc}^
    1bf4:	rscle	r2, pc, r2, lsl #22
    1bf8:			; <UNDEFINED> instruction: 0xf0402b0a
    1bfc:			; <UNDEFINED> instruction: 0x46438350
    1c00:	strtmi	r4, [r9], -r2, lsr #12
    1c04:			; <UNDEFINED> instruction: 0xf0054630
    1c08:			; <UNDEFINED> instruction: 0x4607ffdf
    1c0c:	blle	ffb0d814 <__assert_fail@plt+0xffb0be5c>
    1c10:			; <UNDEFINED> instruction: 0xf7ff9804
    1c14:	bmi	12fd644 <__assert_fail@plt+0x12fbc8c>
    1c18:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    1c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c20:	subsmi	r9, sl, r1, lsl fp
    1c24:	msrhi	SPSR_fs, #64	; 0x40
    1c28:	andslt	r4, r3, r8, lsr r6
    1c2c:	blhi	1bcf28 <__assert_fail@plt+0x1bb570>
    1c30:	svchi	0x00f0e8bd
    1c34:	stmiapl	r2!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    1c38:	vst2.8	{d22-d23}, [r3 :64], r3
    1c3c:	andsvs	r4, r3, r0, lsl #7
    1c40:	blls	2bb8b0 <__assert_fail@plt+0x2b9ef8>
    1c44:			; <UNDEFINED> instruction: 0xf0402b00
    1c48:	movwcs	r8, #41895	; 0xa3a7
    1c4c:	ldr	r9, [r3, -sl, lsl #6]
    1c50:	blcs	28880 <__assert_fail@plt+0x26ec8>
    1c54:	movhi	pc, #64	; 0x40
    1c58:	movwls	r2, #41730	; 0xa302
    1c5c:	blmi	ebb894 <__assert_fail@plt+0xeb9edc>
    1c60:	ldmdbmi	sl!, {r0, r2, r9, sp}
    1c64:	stmiapl	r3!, {sp}^
    1c68:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1c6c:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1c70:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    1c74:	strmi	r2, [r1], -r0, lsl #4
    1c78:			; <UNDEFINED> instruction: 0xf0064638
    1c7c:	blmi	d41558 <__assert_fail@plt+0xd3fba0>
    1c80:	andsvs	r5, r8, r3, ror #17
    1c84:	blmi	afb86c <__assert_fail@plt+0xaf9eb4>
    1c88:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    1c8c:	orrvc	pc, r0, #1124073472	; 0x43000000
    1c90:	usat	r6, #17, r3
    1c94:	andcs	r4, r5, #44, 22	; 0xb000
    1c98:	andcs	r4, r0, lr, lsr #18
    1c9c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1ca0:			; <UNDEFINED> instruction: 0xf7ff681f
    1ca4:	mvnscs	lr, #220, 24	; 0xdc00
    1ca8:	strmi	r2, [r1], -r0, lsl #4
    1cac:			; <UNDEFINED> instruction: 0xf0064638
    1cb0:	bmi	a81524 <__assert_fail@plt+0xa7fb6c>
    1cb4:	stmiapl	r2!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    1cb8:	stmiapl	r2!, {r4, sp, lr}^
    1cbc:	vst2.8	{d22-d23}, [r3 :64], r3
    1cc0:	andsvs	r3, r3, r0, lsl #6
    1cc4:	blmi	83b82c <__assert_fail@plt+0x839e74>
    1cc8:	stmdbmi	r4!, {r0, r2, r9, sp}
    1ccc:	stmiapl	r3!, {sp}^
    1cd0:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1cd4:	stcl	7, cr15, [r2], {255}	; 0xff
    1cd8:	mvnscc	pc, #-268435452	; 0xf0000004
    1cdc:	vsubl.s8	q9, d0, d0
    1ce0:	strmi	r0, [r1], -r1, lsl #6
    1ce4:			; <UNDEFINED> instruction: 0xf0064638
    1ce8:	blmi	7814ec <__assert_fail@plt+0x77fb34>
    1cec:	andsvs	r5, r8, r3, ror #17
    1cf0:	svclt	0x0000e6c2
    1cf4:	andhi	pc, r0, pc, lsr #7
    1cf8:	rscsle	sl, r1, #252, 18	; 0x3f0000
    1cfc:	svccc	0x0050624d
    1d00:	andhi	r0, r0, r0
    1d04:	cmpmi	r0, sp, asr #4
    1d08:	andeq	r0, r0, r0
    1d0c:	addmi	r4, pc, r0
    1d10:	andeq	sl, r1, r4, lsr #7
    1d14:	andeq	r0, r0, r0, asr #3
    1d18:	muleq	r1, sl, r3
    1d1c:	andeq	r0, r0, r0, ror #3
    1d20:	andeq	r7, r0, r0, asr #24
    1d24:	andeq	r8, r0, sl, asr r3
    1d28:	andeq	r7, r0, r0, lsr #24
    1d2c:	muleq	r1, ip, r5
    1d30:	andeq	r7, r0, r2, lsr lr
    1d34:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d38:	andeq	r0, r0, ip, asr #3
    1d3c:			; <UNDEFINED> instruction: 0x0001a6be
    1d40:	andeq	r0, r0, ip, lsr #4
    1d44:	andeq	sl, r1, sl, ror #2
    1d48:	andeq	r0, r0, r8, ror #4
    1d4c:	ldrdeq	r7, [r0], -r4
    1d50:	andeq	r0, r0, r0, ror #4
    1d54:	muleq	r0, lr, sl
    1d58:	andeq	r0, r0, r0, lsr #4
    1d5c:	andeq	r7, r0, ip, ror #20
    1d60:	andeq	r0, r0, ip, ror #4
    1d64:			; <UNDEFINED> instruction: 0x3660f8df
    1d68:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    1d6c:	orreq	pc, r0, #67	; 0x43
    1d70:	pkhbt	r6, r1, r3
    1d74:			; <UNDEFINED> instruction: 0x3650f8df
    1d78:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    1d7c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    1d80:			; <UNDEFINED> instruction: 0xe6796013
    1d84:			; <UNDEFINED> instruction: 0x3640f8df
    1d88:	rscscc	pc, sl, #1325400064	; 0x4f000000
    1d8c:			; <UNDEFINED> instruction: 0x163cf8df
    1d90:			; <UNDEFINED> instruction: 0xf8df58e7
    1d94:	ldmdavs	r8!, {r2, r3, r4, r5, r9, sl, ip, sp}
    1d98:	andeq	pc, r8, r0, asr #32
    1d9c:	stmiapl	r3!, {r3, r4, r5, sp, lr}^
    1da0:	ldmdavs	r8, {r0, r5, r6, fp, ip, lr}
    1da4:			; <UNDEFINED> instruction: 0xffa2f002
    1da8:			; <UNDEFINED> instruction: 0xf8dfe666
    1dac:	stmiapl	r2!, {r2, r3, r4, r9, sl, ip, sp}^
    1db0:			; <UNDEFINED> instruction: 0xf0436813
    1db4:	andsvs	r0, r3, r4, lsl #6
    1db8:			; <UNDEFINED> instruction: 0xf8dfe65e
    1dbc:	andcs	r3, r5, #20, 12	; 0x1400000
    1dc0:			; <UNDEFINED> instruction: 0x1610f8df
    1dc4:	stmiapl	r3!, {sp}^
    1dc8:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1dcc:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1dd0:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    1dd4:	strmi	r2, [r1], -r0, lsl #4
    1dd8:			; <UNDEFINED> instruction: 0xf0064638
    1ddc:			; <UNDEFINED> instruction: 0xf8dffd85
    1de0:			; <UNDEFINED> instruction: 0xf8df25f8
    1de4:	stmiapl	r2!, {r2, r5, r6, r7, r8, sl, ip, sp}
    1de8:	stmiapl	r2!, {r4, sp, lr}^
    1dec:	vst2.8	{d22-d23}, [r3 :64], r3
    1df0:	andsvs	r2, r3, r0, lsl #7
    1df4:			; <UNDEFINED> instruction: 0xf8dfe640
    1df8:	andcs	r3, r5, #216, 10	; 0x36000000
    1dfc:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    1e00:	stmiapl	r3!, {sp}^
    1e04:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1e08:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1e0c:	orrcc	pc, r0, #1325400064	; 0x4f000000
    1e10:	strmi	r2, [r1], -r1, lsl #4
    1e14:			; <UNDEFINED> instruction: 0xf0064638
    1e18:			; <UNDEFINED> instruction: 0xf8dffd67
    1e1c:			; <UNDEFINED> instruction: 0xf8df25c4
    1e20:	stmiapl	r7!, {r2, r6, r7, r8, sl, ip, sp}
    1e24:	stmiapl	r3!, {r3, r4, r5, sp, lr}^
    1e28:	blcs	1be9c <__assert_fail@plt+0x1a4e4>
    1e2c:	mcrge	4, 1, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    1e30:			; <UNDEFINED> instruction: 0xf77f2803
    1e34:			; <UNDEFINED> instruction: 0xf8dfae21
    1e38:	andcs	r1, r5, #176, 10	; 0x2c000000
    1e3c:	andcs	r4, r0, r9, ror r4
    1e40:	stc	7, cr15, [ip], {255}	; 0xff
    1e44:	tstcs	r0, fp, lsr r8
    1e48:	andcs	r4, r2, r2, lsl #12
    1e4c:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1e50:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1e54:			; <UNDEFINED> instruction: 0xf8df2205
    1e58:	mulcs	r0, r4, r5
    1e5c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1e60:	movwls	r6, #14367	; 0x381f
    1e64:	bl	ffebfe68 <__assert_fail@plt+0xffebe4b0>
    1e68:	ldrtmi	r4, [r8], -r1, lsl #12
    1e6c:	blx	feb3de76 <__assert_fail@plt+0xfeb3c4be>
    1e70:	bleq	127d948 <__assert_fail@plt+0x127bf90>
    1e74:	blx	43da40 <__assert_fail@plt+0x43c088>
    1e78:	rsbshi	pc, r7, #0, 6
    1e7c:	bleq	23d704 <__assert_fail@plt+0x23bd4c>
    1e80:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1e84:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1e88:	cdp	8, 11, cr5, cr13, cr2, {5}
    1e8c:	vstr	d0, [r2, #768]	; 0x300
    1e90:	stmiapl	r2!, {r9, fp}^
    1e94:			; <UNDEFINED> instruction: 0xf0436813
    1e98:	andsvs	r0, r3, r2, lsl #6
    1e9c:			; <UNDEFINED> instruction: 0xf8dfe5ec
    1ea0:	tstcs	r0, r8, lsr #10
    1ea4:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1ea8:	stmdavs	r2, {r5, r7, fp, ip, lr}
    1eac:	andeq	pc, r5, #66	; 0x42
    1eb0:	stmiapl	r3!, {r1, sp, lr}^
    1eb4:			; <UNDEFINED> instruction: 0xf7ff6818
    1eb8:	ldrb	lr, [sp, #2874]	; 0xb3a
    1ebc:	strcc	pc, [r8, #-2271]	; 0xfffff721
    1ec0:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    1ec4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    1ec8:	ldrb	r6, [r5, #19]
    1ecc:	strcc	pc, [r0, #-2271]	; 0xfffff721
    1ed0:			; <UNDEFINED> instruction: 0xf8df2205
    1ed4:	andcs	r1, r0, r4, lsr #10
    1ed8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1edc:			; <UNDEFINED> instruction: 0xf7ff681f
    1ee0:			; <UNDEFINED> instruction: 0xf06febbe
    1ee4:	andcs	r4, r1, #0, 6
    1ee8:	ldrtmi	r4, [r8], -r1, lsl #12
    1eec:	ldc2l	0, cr15, [ip], #24
    1ef0:	strcc	pc, [r8, #-2271]	; 0xfffff721
    1ef4:	andsvs	r5, r8, r3, ror #17
    1ef8:			; <UNDEFINED> instruction: 0xf8dfe5be
    1efc:	andcs	r3, r1, #4, 10	; 0x1000000
    1f00:	ldrvs	r4, [sl], #1147	; 0x47b
    1f04:			; <UNDEFINED> instruction: 0xf8dfe5b8
    1f08:	stmiapl	r2!, {r6, r7, sl, ip, sp}^
    1f0c:	vst2.8	{d22-d23}, [r3 :64], r3
    1f10:	andsvs	r5, r3, r0, lsl #6
    1f14:			; <UNDEFINED> instruction: 0xf8dfe5b0
    1f18:	andcs	r3, r5, #184, 8	; 0xb8000000
    1f1c:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1f20:	stmiapl	r7!, {sp}^
    1f24:			; <UNDEFINED> instruction: 0xf8d74479
    1f28:			; <UNDEFINED> instruction: 0xf7ffa000
    1f2c:			; <UNDEFINED> instruction: 0x4601eb98
    1f30:			; <UNDEFINED> instruction: 0xf0004650
    1f34:	vcmp.f64	d15, d9
    1f38:	vsqrt.f64	d16, d10
    1f3c:			; <UNDEFINED> instruction: 0xf100fa10
    1f40:	cdp	2, 11, cr8, cr4, cr15, {1}
    1f44:	vneg.f64	d16, d9
    1f48:	vpmin.u8	d15, d0, d0
    1f4c:	cdp	2, 2, cr8, cr0, cr9, {1}
    1f50:			; <UNDEFINED> instruction: 0xf8df0b08
    1f54:	stmiapl	r3!, {r2, r4, r5, r7, sl, ip, sp}^
    1f58:	bleq	ff03da54 <__assert_fail@plt+0xff03c09c>
    1f5c:	beq	3d570 <__assert_fail@plt+0x3bbb8>
    1f60:			; <UNDEFINED> instruction: 0xf8dfe58a
    1f64:	andcs	r1, r1, r8, lsr #9
    1f68:	strtcc	pc, [r4], #2271	; 0x8df
    1f6c:			; <UNDEFINED> instruction: 0xf8df4479
    1f70:	smlatbls	r0, r4, r4, r2
    1f74:			; <UNDEFINED> instruction: 0xf8df447b
    1f78:	ldrbtmi	r1, [sl], #-1184	; 0xfffffb60
    1f7c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f80:	andcs	lr, r0, lr, asr ip
    1f84:	bl	ffdbff88 <__assert_fail@plt+0xffdbe5d0>
    1f88:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1f8c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    1f90:	orrpl	pc, r0, #1124073472	; 0x43000000
    1f94:	strb	r6, [pc, #-19]!	; 1f89 <__assert_fail@plt+0x5d1>
    1f98:	strtcc	pc, [ip], #-2271	; 0xfffff721
    1f9c:	stmdavs	fp, {r0, r5, r6, r7, fp, ip, lr}
    1fa0:	beq	83dff4 <__assert_fail@plt+0x83c63c>
    1fa4:			; <UNDEFINED> instruction: 0x81aef040
    1fa8:	strtcs	pc, [r4], #-2271	; 0xfffff721
    1fac:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    1fb0:			; <UNDEFINED> instruction: 0xf8df600b
    1fb4:	stmiapl	r3!, {r3, r5, r6, sl, ip}
    1fb8:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1fbc:	ldrtmi	r9, [r8], -r3, lsl #6
    1fc0:	b	ff03ffc4 <__assert_fail@plt+0xff03e60c>
    1fc4:			; <UNDEFINED> instruction: 0xf0402800
    1fc8:			; <UNDEFINED> instruction: 0xf8df80d7
    1fcc:	ldrbtmi	r3, [fp], #-1108	; 0xfffffbac
    1fd0:	ldrb	r6, [r1, #-344]	; 0xfffffea8
    1fd4:	andcs	r4, r5, #260096	; 0x3f800
    1fd8:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1fdc:	stmiapl	r3!, {sp}^
    1fe0:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1fe4:	bl	ebffe8 <__assert_fail@plt+0xebe630>
    1fe8:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    1fec:	strmi	r2, [r1], -r1, lsl #4
    1ff0:			; <UNDEFINED> instruction: 0xf0064638
    1ff4:			; <UNDEFINED> instruction: 0xf8dffc79
    1ff8:	stmiapl	r3!, {r4, r5, sl, ip, sp}^
    1ffc:	ldr	r6, [fp, #-24]!	; 0xffffffe8
    2000:	stmiapl	r2!, {r0, r4, r5, r6, r7, r8, r9, fp, lr}^
    2004:	ldreq	r6, [r9, #2067]	; 0x813
    2008:	cmnhi	ip, r0, lsl #2	; <UNPREDICTABLE>
    200c:	nopeq	{67}	; 0x43
    2010:	ldr	r6, [r1, #-19]!	; 0xffffffed
    2014:	stmiapl	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, lr}^
    2018:	ldrdge	pc, [r0], -r3
    201c:	mulcc	r0, sl, r8
    2020:	tstle	r6, r0, lsr fp
    2024:	mulcc	r1, sl, r8
    2028:	bicseq	pc, pc, #3
    202c:			; <UNDEFINED> instruction: 0xf0002b58
    2030:	stmdbge	r4, {r0, r2, r3, r8, pc}
    2034:	ldrbmi	r2, [r0], -sl, lsl #4
    2038:	b	fe44003c <__assert_fail@plt+0xfe43e684>
    203c:	blls	113860 <__assert_fail@plt+0x111ea8>
    2040:	mullt	r0, r3, r8
    2044:	svceq	0x0000f1bb
    2048:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
    204c:	vmaxnm.f32	q1, q8, <illegal reg q15.5>
    2050:	bmi	ffda2678 <__assert_fail@plt+0xffda0cc0>
    2054:	ldrbtmi	r4, [sl], #-3062	; 0xfffff40a
    2058:	stmiapl	r3!, {r0, r1, r2, r4, r6, sl, sp, lr}^
    205c:	str	r6, [fp, #-31]	; 0xffffffe1
    2060:	stmiapl	r2!, {r0, r3, r4, r6, r7, r8, r9, fp, lr}^
    2064:	vst2.8	{d22-d23}, [r3 :64], r3
    2068:	andsvs	r1, r3, r0, lsl #7
    206c:	blmi	ff63b484 <__assert_fail@plt+0xff639acc>
    2070:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2074:	ldc2l	0, cr15, [r8, #-20]!	; 0xffffffec
    2078:	vmlal.s8	q9, d0, d0
    207c:	movwcs	r8, #12552	; 0x3108
    2080:	ldrbt	r9, [r9], #779	; 0x30b
    2084:	stmibmi	fp!, {r1, r4, r6, r7, r8, r9, fp, lr}^
    2088:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    208c:	movwls	r6, #14367	; 0x381f
    2090:			; <UNDEFINED> instruction: 0xf7ff4638
    2094:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    2098:	addhi	pc, r2, r0, asr #32
    209c:	andcs	r4, r2, #235520	; 0x39800
    20a0:	ldrvs	r4, [sl, #-1147]	; 0xfffffb85
    20a4:	blmi	ff23b44c <__assert_fail@plt+0xff239a94>
    20a8:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    20ac:	orrcc	pc, r0, #1124073472	; 0x43000000
    20b0:	strbt	r6, [r1], #19
    20b4:	teqcs	sl, r6, asr #23
    20b8:			; <UNDEFINED> instruction: 0xf8d758e7
    20bc:	ldrbmi	sl, [r0], -r0
    20c0:	bl	1c400c4 <__assert_fail@plt+0x1c3e70c>
    20c4:			; <UNDEFINED> instruction: 0xf0002800
    20c8:	ldrbmi	r8, [r0], -fp, lsr #1
    20cc:	b	ff3400d0 <__assert_fail@plt+0xff33e718>
    20d0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    20d4:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    20d8:			; <UNDEFINED> instruction: 0xf7ff2125
    20dc:	cmplt	r8, r4, ror #22
    20e0:	movwcs	r4, #2518	; 0x9d6
    20e4:	bl	fe81e0f8 <__assert_fail@plt+0xfe81c740>
    20e8:	ldmdavs	sl!, {r1, r3, r8, r9}
    20ec:	stmdapl	r1!, {r0, r8, r9, ip, sp}^
    20f0:	andvs	r4, fp, r3, lsl r4
    20f4:			; <UNDEFINED> instruction: 0x46514bd2
    20f8:	stmiapl	r2!, {r1, r3, sp}^
    20fc:			; <UNDEFINED> instruction: 0xf7ff3208
    2100:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    2104:	cmphi	r4, r0, asr #6	; <UNPREDICTABLE>
    2108:	ldrbmi	r4, [r0], -pc, lsr #23
    210c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    2110:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
    2114:			; <UNDEFINED> instruction: 0xf7ff6013
    2118:	strt	lr, [sp], #2650	; 0xa5a
    211c:	stmiapl	r3!, {r2, r3, r5, r7, r8, r9, fp, lr}^
    2120:	ldmdavc	fp!, {r0, r1, r2, r3, r4, fp, sp, lr}
    2124:	tstle	r5, r0, lsr fp
    2128:			; <UNDEFINED> instruction: 0xf003787b
    212c:	blcs	16030b0 <__assert_fail@plt+0x16016f8>
    2130:	addshi	pc, r5, r0
    2134:	andcs	sl, sl, #4, 18	; 0x10000
    2138:			; <UNDEFINED> instruction: 0xf7ff4638
    213c:	blls	13cdcc <__assert_fail@plt+0x13b414>
    2140:	mulge	r0, r3, r8
    2144:	svceq	0x0000f1ba
    2148:	rschi	pc, r7, r0, asr #32
    214c:	ldreq	r0, [fp, #-3331]	; 0xfffff2fd
    2150:			; <UNDEFINED> instruction: 0xf0402b00
    2154:	bmi	feee2514 <__assert_fail@plt+0xfeee0b5c>
    2158:	stmiapl	r2!, {r0, r1, r3, r4, r7, r8, r9, fp, lr}
    215c:	stmiapl	r2!, {r4, sp, lr}^
    2160:	vst2.8	{d22-d23}, [r3 :64], r3
    2164:	andsvs	r1, r3, r0, lsl #6
    2168:	blmi	fe5fb388 <__assert_fail@plt+0xfe5f99d0>
    216c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    2170:	movwcs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    2174:	ldrbt	r6, [pc], #-19	; 217c <__assert_fail@plt+0x7c4>
    2178:			; <UNDEFINED> instruction: 0x463849b3
    217c:			; <UNDEFINED> instruction: 0xf7ff4479
    2180:	stmdacs	r0, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    2184:	ldmibmi	r1!, {r0, r2, r3, r4, r6, ip, lr, pc}
    2188:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    218c:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2190:			; <UNDEFINED> instruction: 0xf0402800
    2194:	blmi	feba2408 <__assert_fail@plt+0xfeba0a50>
    2198:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    219c:	strbt	r6, [fp], #-346	; 0xfffffea6
    21a0:	ldrtmi	r4, [r8], -ip, lsr #19
    21a4:			; <UNDEFINED> instruction: 0xf7ff4479
    21a8:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    21ac:	stmibmi	sl!, {r0, r2, r6, ip, lr, pc}
    21b0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    21b4:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21b8:			; <UNDEFINED> instruction: 0xf0402800
    21bc:	blmi	fe9e2414 <__assert_fail@plt+0xfe9e0a5c>
    21c0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    21c4:	ldrb	r6, [r7], #-1306	; 0xfffffae6
    21c8:	stfeqd	f7, [r2], {163}	; 0xa3
    21cc:			; <UNDEFINED> instruction: 0xf1dc2101
    21d0:	mrsls	r0, LR_irq
    21d4:	movweq	lr, #52035	; 0xcb43
    21d8:	movwls	sl, #6406	; 0x1906
    21dc:	blls	2ec1f8 <__assert_fail@plt+0x2ea840>
    21e0:			; <UNDEFINED> instruction: 0xf0002202
    21e4:	blls	2c0ea8 <__assert_fail@plt+0x2bf4f0>
    21e8:			; <UNDEFINED> instruction: 0xf43f2b02
    21ec:	ldrt	sl, [r6], #3272	; 0xcc8
    21f0:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
    21f4:	blcs	1d368 <__assert_fail@plt+0x1b9b0>
    21f8:	cfldrdge	mvd15, [r7], {63}	; 0x3f
    21fc:	mcrrne	8, 0, r9, r1, cr5
    2200:	cfldrdge	mvd15, [r3], {63}	; 0x3f
    2204:			; <UNDEFINED> instruction: 0x21044b97
    2208:	tstls	r0, r1, lsl #4
    220c:	tstcs	r0, fp, ror r4
    2210:			; <UNDEFINED> instruction: 0xf7ff3344
    2214:	andcc	lr, r1, sl, lsr #19
    2218:	cfstrdge	mvd15, [r7], {127}	; 0x7f
    221c:	blx	fe13e226 <__assert_fail@plt+0xfe13c86e>
    2220:			; <UNDEFINED> instruction: 0x464a4651
    2224:			; <UNDEFINED> instruction: 0xf7ff2002
    2228:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    222c:	ldclge	7, cr15, [r5], #-252	; 0xffffff04
    2230:	ldmdavs	sl!, {r1, r7, r8, r9, fp, lr}
    2234:	andsvs	r5, sl, r3, ror #17
    2238:	blmi	fe2fb2b8 <__assert_fail@plt+0xfe2f9900>
    223c:	ldrvs	r4, [r8, #-1147]	; 0xfffffb85
    2240:	blmi	fe2bb2b0 <__assert_fail@plt+0xfe2b98f8>
    2244:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2248:	ldr	r6, [r5], #-346	; 0xfffffea6
    224c:			; <UNDEFINED> instruction: 0xf10a2210
    2250:	bl	342260 <__assert_fail@plt+0x3408a8>
    2254:			; <UNDEFINED> instruction: 0xf7ff0102
    2258:	strmi	lr, [r7], -r2, lsl #19
    225c:	andscs	lr, r0, #250609664	; 0xef00000
    2260:	bl	349548 <__assert_fail@plt+0x347b90>
    2264:			; <UNDEFINED> instruction: 0xf7ff0102
    2268:	strb	lr, [r8, -ip, lsl #21]!
    226c:	movwls	r2, #41738	; 0xa30a
    2270:	stmdals	r7, {r0, r1, r3, r4, r7, sl, sp, lr, pc}
    2274:			; <UNDEFINED> instruction: 0xf43f1c42
    2278:			; <UNDEFINED> instruction: 0x2104ac9e
    227c:	tstls	r0, r3, asr #4
    2280:			; <UNDEFINED> instruction: 0xf7ff2129
    2284:	andcc	lr, r1, r2, ror r9
    2288:	cfldrsge	mvf15, [r5], {127}	; 0x7f
    228c:			; <UNDEFINED> instruction: 0xf002e7c6
    2290:	andcs	pc, r2, #226304	; 0x37400
    2294:	blcs	26ac4 <__assert_fail@plt+0x2510c>
    2298:	cfstrsge	mvf15, [r7], {63}	; 0x3f
    229c:	ldmdbmi	r4!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    22a0:	andcs	r2, r0, r5, lsl #4
    22a4:			; <UNDEFINED> instruction: 0xf7ff4479
    22a8:	stmdavs	r3!, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    22ac:	strmi	r2, [r2], -r0, lsl #2
    22b0:			; <UNDEFINED> instruction: 0xf7ff2002
    22b4:	blmi	1bfcb4c <__assert_fail@plt+0x1bfb194>
    22b8:	rscsvc	pc, fp, #1325400064	; 0x4f000000
    22bc:	stmdami	pc!, {r1, r2, r3, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    22c0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    22c4:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    22c8:	bl	1dc02cc <__assert_fail@plt+0x1dbe914>
    22cc:	andcs	r4, r5, #108, 18	; 0x1b0000
    22d0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    22d4:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22d8:	ldrbmi	r9, [r1], -r3, lsl #22
    22dc:			; <UNDEFINED> instruction: 0x4602681b
    22e0:			; <UNDEFINED> instruction: 0xf7ff2002
    22e4:	stmdbmi	r7!, {r2, r3, r9, fp, sp, lr, pc}^
    22e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    22ec:			; <UNDEFINED> instruction: 0xf7ff2000
    22f0:	blls	fc9d0 <__assert_fail@plt+0xfb018>
    22f4:	ldmdavs	fp, {r8, sp}
    22f8:	andcs	r4, r2, r2, lsl #12
    22fc:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2300:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2304:	andcs	r4, r5, #96, 18	; 0x180000
    2308:	andcs	r4, r0, r9, ror r4
    230c:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2310:	strmi	r2, [r2], -r0, lsl #2
    2314:			; <UNDEFINED> instruction: 0xf7ff2002
    2318:	ldmdbmi	ip, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    231c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2320:			; <UNDEFINED> instruction: 0xf7ff2000
    2324:			; <UNDEFINED> instruction: 0x463be99c
    2328:	strmi	r2, [r2], -r0, lsl #2
    232c:			; <UNDEFINED> instruction: 0xf7ff2002
    2330:	ldmdbmi	r7, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}^
    2334:	ldrbmi	r2, [r0], -r5, lsl #4
    2338:			; <UNDEFINED> instruction: 0xf7ff4479
    233c:			; <UNDEFINED> instruction: 0x463be990
    2340:			; <UNDEFINED> instruction: 0x46024651
    2344:			; <UNDEFINED> instruction: 0xf7ff2002
    2348:	ldmdbmi	r2, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    234c:	andcs	r2, r0, r5, lsl #4
    2350:			; <UNDEFINED> instruction: 0xf7ff4479
    2354:	ldrbmi	lr, [r3], -r4, lsl #19
    2358:	strmi	r2, [r2], -r0, lsl #2
    235c:			; <UNDEFINED> instruction: 0xf7ff2002
    2360:	stmdbmi	sp, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
    2364:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2368:	stmdbmi	ip, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    236c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2370:			; <UNDEFINED> instruction: 0xf7ffe7bc
    2374:	stmdbmi	sl, {r2, r5, r9, fp, sp, lr, pc}^
    2378:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    237c:	ldrbmi	r6, [r0], -r4, lsl #16
    2380:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2384:			; <UNDEFINED> instruction: 0x4621683b
    2388:	andcs	r4, r2, r2, lsl #12
    238c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2390:	andcs	r4, r5, #68, 18	; 0x110000
    2394:	ldrb	r4, [r2, #-1145]	; 0xfffffb87
    2398:	andcs	r4, r5, #1097728	; 0x10c000
    239c:			; <UNDEFINED> instruction: 0xe7b44479
    23a0:	andcs	r4, r5, #1081344	; 0x108000
    23a4:	strb	r4, [sl, #-1145]	; 0xfffffb87
    23a8:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23ac:	strbmi	r4, [r3], -r0, asr #20
    23b0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    23b4:	andcs	r9, r2, r0
    23b8:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23bc:	cmpcs	r9, sp, lsr sl
    23c0:	ldrbtmi	r2, [sl], #-1
    23c4:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    23cc:	ldrdeq	r0, [r0], -r4
    23d0:	andeq	r0, r0, r8, ror #4
    23d4:	andeq	r7, r0, r4, ror r9
    23d8:	andeq	r0, r0, r4, lsl #4
    23dc:	andeq	r7, r0, r8, lsr r9
    23e0:	andeq	r0, r0, r4, asr #4
    23e4:	andeq	r0, r0, r8, lsl #4
    23e8:	andeq	r7, r0, ip, ror #18
    23ec:	strdeq	r7, [r0], -r2
    23f0:	andeq	r0, r0, r0, ror r2
    23f4:	andeq	r0, r0, r8, lsr #4
    23f8:	andeq	r7, r0, r2, ror #16
    23fc:	strdeq	r0, [r0], -ip
    2400:	andeq	sl, r1, r8, asr r3
    2404:	andeq	r7, r0, r4, asr r9
    2408:	andeq	r0, r0, ip, lsr r2
    240c:	andeq	r7, r0, r0, lsl #18
    2410:	strdeq	r7, [r0], -r0
    2414:	ldrdeq	r7, [r0], -sl
    2418:	andeq	r7, r0, r0, ror #17
    241c:	andeq	r7, r0, r4, lsl #14
    2420:	andeq	sl, r1, sl, lsl #5
    2424:	andeq	r7, r0, ip, asr r7
    2428:	andeq	r0, r0, r4, asr #3
    242c:	andeq	sl, r1, r2, lsl #4
    2430:	andeq	r0, r0, ip, lsr #4
    2434:	andeq	r7, r0, lr, asr #14
    2438:	andeq	r9, r1, r4, ror #30
    243c:	andeq	r0, r0, r0, lsr #3
    2440:	muleq	r0, ip, r1
    2444:	andeq	r0, r0, r4, asr r2
    2448:	andeq	r7, r0, r8, asr #10
    244c:	andeq	r7, r0, r6, asr #10
    2450:	strheq	sl, [r1], -lr
    2454:	andeq	r7, r0, r8, lsr r6
    2458:	andeq	r7, r0, r2, lsr r6
    245c:	andeq	r9, r1, r2, asr #28
    2460:	andeq	sl, r1, r6, rrx
    2464:	andeq	sl, r1, ip, asr #32
    2468:	andeq	r9, r1, r8, asr #27
    246c:	andeq	sl, r1, r2, lsl r0
    2470:	andeq	r7, r0, ip, lsr r6
    2474:	andeq	r7, r0, r0, ror #24
    2478:			; <UNDEFINED> instruction: 0x00006fb6
    247c:	andeq	r7, r0, r6, lsr r6
    2480:	andeq	r7, r0, sl, lsl #8
    2484:	andeq	r7, r0, r2, lsl #10
    2488:	muleq	r0, r0, r3
    248c:	ldrdeq	r7, [r0], -sl
    2490:	ldrdeq	r7, [r0], -ip
    2494:			; <UNDEFINED> instruction: 0x000074b4
    2498:			; <UNDEFINED> instruction: 0x000074b2
    249c:	strdeq	r7, [r0], -r6
    24a0:	andeq	r7, r0, r2, lsl #8
    24a4:	strdeq	r7, [r0], -r8
    24a8:	ldrdeq	r7, [r0], -r0
    24ac:	andeq	r7, r0, r4, ror #9
    24b0:	andeq	r6, r0, lr, lsr #29
    24b4:	andeq	r7, r0, r2, lsl r5
    24b8:	bleq	3e5fc <__assert_fail@plt+0x3cc44>
    24bc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    24c0:	strbtmi	fp, [sl], -r2, lsl #24
    24c4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    24c8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    24cc:	ldrmi	sl, [sl], #776	; 0x308
    24d0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    24d4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    24d8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    24dc:			; <UNDEFINED> instruction: 0xf85a4b06
    24e0:	stmdami	r6, {r0, r1, ip, sp}
    24e4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    24e8:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    24ec:	b	13404f0 <__assert_fail@plt+0x133eb38>
    24f0:	muleq	r1, r8, r8
    24f4:	muleq	r0, r8, r1
    24f8:	andeq	r0, r0, r0, lsl r2
    24fc:	andeq	r0, r0, r4, lsr r2
    2500:	ldr	r3, [pc, #20]	; 251c <__assert_fail@plt+0xb64>
    2504:	ldr	r2, [pc, #20]	; 2520 <__assert_fail@plt+0xb68>
    2508:	add	r3, pc, r3
    250c:	ldr	r2, [r3, r2]
    2510:	cmp	r2, #0
    2514:	bxeq	lr
    2518:	b	1750 <__gmon_start__@plt>
    251c:	andeq	r9, r1, r8, ror r8
    2520:	strdeq	r0, [r0], -r4
    2524:	blmi	1d4544 <__assert_fail@plt+0x1d2b8c>
    2528:	bmi	1d3710 <__assert_fail@plt+0x1d1d58>
    252c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2530:	andle	r4, r3, sl, ror r4
    2534:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2538:	ldrmi	fp, [r8, -r3, lsl #2]
    253c:	svclt	0x00004770
    2540:	andeq	r9, r1, r8, lsr #26
    2544:	andeq	r9, r1, r4, lsr #26
    2548:	andeq	r9, r1, r4, asr r8
    254c:			; <UNDEFINED> instruction: 0x000001b0
    2550:	stmdbmi	r9, {r3, fp, lr}
    2554:	bmi	25373c <__assert_fail@plt+0x251d84>
    2558:	bne	253744 <__assert_fail@plt+0x251d8c>
    255c:	svceq	0x00cb447a
    2560:			; <UNDEFINED> instruction: 0x01a1eb03
    2564:	andle	r1, r3, r9, asr #32
    2568:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    256c:	ldrmi	fp, [r8, -r3, lsl #2]
    2570:	svclt	0x00004770
    2574:	strdeq	r9, [r1], -ip
    2578:	strdeq	r9, [r1], -r8
    257c:	andeq	r9, r1, r8, lsr #16
    2580:	andeq	r0, r0, ip, asr r2
    2584:	blmi	2af9ac <__assert_fail@plt+0x2adff4>
    2588:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    258c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2590:	blmi	270b44 <__assert_fail@plt+0x26f18c>
    2594:	ldrdlt	r5, [r3, -r3]!
    2598:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    259c:			; <UNDEFINED> instruction: 0xf7fe6818
    25a0:			; <UNDEFINED> instruction: 0xf7ffefd8
    25a4:	blmi	1c24a8 <__assert_fail@plt+0x1c0af0>
    25a8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    25ac:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    25b0:	andeq	r9, r1, sl, asr #25
    25b4:	strdeq	r9, [r1], -r8
    25b8:	andeq	r0, r0, r8, lsr #3
    25bc:	andeq	r9, r1, r6, ror #20
    25c0:	andeq	r9, r1, sl, lsr #25
    25c4:	svclt	0x0000e7c4
    25c8:	blmi	c94e94 <__assert_fail@plt+0xc934dc>
    25cc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    25d0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    25d4:	strmi	r4, [lr], -r4, lsl #12
    25d8:	ldmdavs	fp, {r8, r9, sl, sp}
    25dc:			; <UNDEFINED> instruction: 0xf04f9303
    25e0:	strls	r0, [r2, -r0, lsl #6]
    25e4:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25e8:	stccs	6, cr4, [r0], {5}
    25ec:	stmdavc	r3!, {r1, r6, ip, lr, pc}
    25f0:	eorsle	r2, pc, r0, lsl #22
    25f4:	andvs	sl, r7, r2, lsl #18
    25f8:			; <UNDEFINED> instruction: 0xf7ff4620
    25fc:	stmdavs	r9!, {r2, r3, r5, r8, fp, sp, lr, pc}
    2600:	blls	b142c <__assert_fail@plt+0xafa74>
    2604:	eorle	r4, lr, r3, lsr #5
    2608:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
    260c:			; <UNDEFINED> instruction: 0xeeb0bb5b
    2610:	vldr	d7, [pc, #768]	; 2918 <__assert_fail@plt+0xf60>
    2614:	vmov.32	r6, d4[1]
    2618:	vneg.f64	d23, d7
    261c:	mrc	10, 5, APSR_nzcv, cr4, cr0, {0}
    2620:	svclt	0x00747b46
    2624:	movwcs	r2, #769	; 0x301
    2628:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    262c:	blx	43e1f8 <__assert_fail@plt+0x43c840>
    2630:	movwcs	fp, #4040	; 0xfc8
    2634:	ldfd	f3, [pc, #684]	; 28e8 <__assert_fail@plt+0xf30>
    2638:	vmov.32	r6, d4[1]
    263c:	vsqrt.f64	d23, d6
    2640:	blle	280e88 <__assert_fail@plt+0x27f4d0>
    2644:	blmi	4d4e9c <__assert_fail@plt+0x4d34e4>
    2648:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    264c:	blls	dc6bc <__assert_fail@plt+0xdad04>
    2650:	tstle	r1, sl, asr r0
    2654:	ldcllt	0, cr11, [r0, #20]!
    2658:	bleq	103e134 <__assert_fail@plt+0x103c77c>
    265c:	blx	43e228 <__assert_fail@plt+0x43c870>
    2660:	strdcs	sp, [r2, -r0]!
    2664:	bmi	35a710 <__assert_fail@plt+0x358d58>
    2668:	andcs	r4, r2, r3, lsr r6
    266c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    2670:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2674:	ldrb	r6, [r6, r9, lsr #16]!
    2678:	svc	0x00fcf7fe
    267c:	andhi	pc, r0, pc, lsr #7
    2680:			; <UNDEFINED> instruction: 0xffffffff
    2684:	svcvc	0x00efffff
    2688:	andeq	r0, r0, r0
    268c:	andseq	r0, r0, r0
    2690:			; <UNDEFINED> instruction: 0x000197b8
    2694:	andeq	r0, r0, r0, asr #3
    2698:	andeq	r9, r1, ip, lsr r7
    269c:	strdeq	r6, [r0], -r2
    26a0:	andcs	r4, r5, #8, 18	; 0x20000
    26a4:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    26a8:	andcs	r4, r0, r4, lsl #12
    26ac:	svc	0x00d6f7fe
    26b0:	pop	{r1, r5, r6, r7, fp, pc}
    26b4:	blt	14926fc <__assert_fail@plt+0x1490d44>
    26b8:			; <UNDEFINED> instruction: 0x4601b292
    26bc:			; <UNDEFINED> instruction: 0xf7ff2001
    26c0:	svclt	0x0000b8bb
    26c4:	andeq	r6, r0, r2, asr #23
    26c8:	mvnsmi	lr, #737280	; 0xb4000
    26cc:	ldmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
    26d0:	bmi	14ae8f4 <__assert_fail@plt+0x14acf3c>
    26d4:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
    26d8:	blmi	1496424 <__assert_fail@plt+0x1494a6c>
    26dc:	ldrbtmi	r5, [pc], #-2186	; 26e4 <__assert_fail@plt+0xd2c>
    26e0:	tstcs	r1, r1, asr sp
    26e4:	andls	r6, r5, #1179648	; 0x120000
    26e8:	andeq	pc, r0, #79	; 0x4f
    26ec:	eorsvs	r2, r2, r8, lsl #4
    26f0:	mcrrmi	8, 15, r5, lr, cr11
    26f4:	ldmdavs	fp, {r1, r2, r3, r6, r9, fp, lr}
    26f8:	blt	161372c <__assert_fail@plt+0x1611d74>
    26fc:	ldmdbpl	r8!, {r4, r5, r6, r7, pc}^
    2700:	strbne	pc, [sl, #-963]	; 0xfffffc3d	; <UNPREDICTABLE>
    2704:	tsteq	pc, #3	; <UNPREDICTABLE>
    2708:	vpmax.u8	d15, d3, d1
    270c:	adcshi	r6, r1, r1, lsl #16
    2710:			; <UNDEFINED> instruction: 0xf8505938
    2714:	b	8467b0 <__assert_fail@plt+0x844df8>
    2718:			; <UNDEFINED> instruction: 0xf8400103
    271c:	ldmpl	ip!, {r0, r2, r5, ip}
    2720:	orrslt	r6, r2, r2, lsr #16
    2724:			; <UNDEFINED> instruction: 0xf1064b43
    2728:	ldmpl	fp!, {r3, fp}^
    272c:			; <UNDEFINED> instruction: 0xf413681b
    2730:	suble	r5, lr, r0, lsl #7
    2734:	tstcs	r0, r3, lsl #26
    2738:			; <UNDEFINED> instruction: 0xf7fe4628
    273c:	strtmi	lr, [fp], -ip, asr #31
    2740:	adcsvs	ip, r0, r3, lsl #22
    2744:			; <UNDEFINED> instruction: 0xf8c86822
    2748:	blmi	ec6760 <__assert_fail@plt+0xec4da8>
    274c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2750:	stmdaeq	r8, {r8, ip, sp, lr, pc}
    2754:	svceq	0x0001f1b8
    2758:	andcc	sp, r6, r8, asr sp
    275c:	strcs	r4, [r0], #-1587	; 0xfffff9cd
    2760:	mrrceq	10, 4, lr, r0, cr15
    2764:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
    2768:	cmpeq	r1, r6, lsl #22
    276c:	blpl	c0840 <__assert_fail@plt+0xbee88>
    2770:	strtmi	r4, [ip], #-651	; 0xfffffd75
    2774:	bl	fe836f64 <__assert_fail@plt+0xfe8355ac>
    2778:	blcs	434b0 <__assert_fail@plt+0x41af8>
    277c:	stmdavc	fp, {r2, r8, r9, sl, fp, ip, sp, pc}
    2780:	adclt	r1, r3, #228, 16	; 0xe40000
    2784:	strtmi	lr, [r4], #-2819	; 0xfffff4fd
    2788:	strtmi	lr, [r4], #-2820	; 0xfffff4fc
    278c:	rsbshi	r4, r4, r4, ror #7
    2790:	blmi	a2ec40 <__assert_fail@plt+0xa2d288>
    2794:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2798:	orrpl	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
    279c:	bmi	9f6818 <__assert_fail@plt+0x9f4e60>
    27a0:			; <UNDEFINED> instruction: 0xf8d92310
    27a4:	ldrtmi	r0, [r1], -r0
    27a8:	movwls	r4, #5242	; 0x147a
    27ac:	movwcs	r9, #512	; 0x200
    27b0:			; <UNDEFINED> instruction: 0xf7ff4642
    27b4:	bmi	8bc994 <__assert_fail@plt+0x8bafdc>
    27b8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    27bc:	strmi	r5, [r0, #2259]	; 0x8d3
    27c0:	andcs	fp, r0, r8, lsl #30
    27c4:	blls	15c834 <__assert_fail@plt+0x15ae7c>
    27c8:	qsuble	r4, sl, r3
    27cc:	pop	{r0, r1, r2, ip, sp, pc}
    27d0:	ldrshtvs	r8, [r3], r0
    27d4:	andcc	pc, r4, r8, asr #17
    27d8:	stcge	7, cr14, [r3], {183}	; 0xb7
    27dc:			; <UNDEFINED> instruction: 0xf7fe4620
    27e0:	ldmdahi	r2!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    27e4:	stcgt	6, cr4, [r3], {35}	; 0x23
    27e8:	bicsmi	sl, r2, #1280	; 0x500
    27ec:	umlalsvs	fp, r0, r2, r2
    27f0:			; <UNDEFINED> instruction: 0xf83360f1
    27f4:	adcmi	r1, r3, #2048	; 0x800
    27f8:	mvnsle	r4, sl, lsl #8
    27fc:	bl	ef250 <__assert_fail@plt+0xed898>
    2800:	bl	93090 <__assert_fail@plt+0x916d8>
    2804:	bicsmi	r4, r2, #536870914	; 0x20000002
    2808:			; <UNDEFINED> instruction: 0xe7c88072
    280c:	ldrtmi	r4, [r1], -r3, asr #12
    2810:	ldr	r2, [r2, r0, lsl #8]!
    2814:	svc	0x002ef7fe
    2818:	andeq	r9, r1, lr, lsr #13
    281c:	andeq	r0, r0, r0, asr #3
    2820:	andeq	r9, r1, r6, lsr #13
    2824:	strdeq	r0, [r0], -r8
    2828:	andeq	r0, r0, r8, asr #4
    282c:			; <UNDEFINED> instruction: 0x000001b8
    2830:	andeq	r0, r0, r8, asr #3
    2834:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2838:	andeq	r0, r0, ip, ror #4
    283c:			; <UNDEFINED> instruction: 0x00019ab0
    2840:	andeq	r9, r1, sl, asr #11
    2844:	mvnsmi	lr, #737280	; 0xb4000
    2848:	ldrmi	r4, [ip], -r5, lsl #12
    284c:	ldrmi	r4, [r7], -r8, lsl #13
    2850:	svc	0x00b4f7fe
    2854:			; <UNDEFINED> instruction: 0xf8df2300
    2858:	ldrbtmi	r9, [r9], #172	; 0xac
    285c:	stmdavs	fp!, {r0, r1, sp, lr}
    2860:	teqle	r8, r1, lsl #6
    2864:	blcs	4a2f8 <__assert_fail@plt+0x48940>
    2868:	stccs	8, cr13, [r2], {44}	; 0x2c
    286c:	andsle	r4, fp, r6, lsl #12
    2870:	ldrtmi	r9, [r8], -r8, lsl #20
    2874:			; <UNDEFINED> instruction: 0xf7ff2103
    2878:	eorvs	lr, r8, sl, ror #16
    287c:	tstle	pc, r1
    2880:	bls	25550c <__assert_fail@plt+0x253b54>
    2884:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2888:	vst2.8	{d6-d7}, [r3 :64], fp
    288c:	tstmi	r3, #128, 6
    2890:	bmi	7b68e8 <__assert_fail@plt+0x7b4f30>
    2894:	ldmdavs	r1!, {sp}
    2898:			; <UNDEFINED> instruction: 0xf7fe447a
    289c:	blls	27e564 <__assert_fail@plt+0x27cbac>
    28a0:	andcs	fp, r2, r3, ror #2
    28a4:	svc	0x0066f7fe
    28a8:	strtmi	r9, [r1], -r8, lsl #20
    28ac:			; <UNDEFINED> instruction: 0xf7ff4638
    28b0:	eorvs	lr, r8, lr, asr #16
    28b4:	andsle	r3, r7, r1
    28b8:	andmi	pc, r0, r8, asr #17
    28bc:	mvnshi	lr, #12386304	; 0xbd0000
    28c0:	ldrb	r2, [r9, r3, lsl #8]!
    28c4:	rsbcs	r4, fp, #18432	; 0x4800
    28c8:	ldmdami	r3, {r1, r4, r8, fp, lr}
    28cc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    28d0:			; <UNDEFINED> instruction: 0xf7ff4478
    28d4:	blmi	47caa4 <__assert_fail@plt+0x47b0ec>
    28d8:	ldmdbmi	r1, {r1, r3, r5, r6, r9, sp}
    28dc:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    28e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    28e4:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28e8:	bcs	185c9b8 <__assert_fail@plt+0x185b000>
    28ec:	svccs	0x0002bf08
    28f0:	movwcs	fp, #7948	; 0x1f0c
    28f4:	bcs	174b4fc <__assert_fail@plt+0x1749b44>
    28f8:	bcs	376be8 <__assert_fail@plt+0x375230>
    28fc:	blcs	36be4 <__assert_fail@plt+0x3522c>
    2900:			; <UNDEFINED> instruction: 0xe7b5d0be
    2904:	andeq	r9, r1, sl, lsr #10
    2908:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    290c:	andeq	r6, r0, ip, lsr #20
    2910:	andeq	r7, r0, r4, asr r6
    2914:	andeq	r6, r0, sl, lsr #19
    2918:	andeq	r6, r0, r4, asr #19
    291c:	andeq	r7, r0, r2, asr #12
    2920:	muleq	r0, r8, r9
    2924:	andeq	r6, r0, r2, lsr #19
    2928:			; <UNDEFINED> instruction: 0xf7feb508
    292c:	bmi	fe654 <__assert_fail@plt+0xfcc9c>
    2930:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2934:			; <UNDEFINED> instruction: 0xf7fe2002
    2938:	svclt	0x0000eee2
    293c:	muleq	r0, ip, r9
    2940:	ldrblt	r4, [r0, #-2585]!	; 0xfffff5e7
    2944:	blmi	653b34 <__assert_fail@plt+0x65217c>
    2948:	ldmdbvs	r5, {r1, r7, ip, sp, pc}
    294c:	tstlt	sp, fp, ror r4
    2950:	ldcllt	0, cr11, [r0, #-8]!
    2954:	tstcs	r1, r6, lsl ip
    2958:	mrcmi	1, 0, r6, cr6, cr1, {0}
    295c:	tstcs	r5, #425984	; 0x68000
    2960:	vmvn.i32	q10, #917504	; 0x000e0000
    2964:	ldmdavs	r4, {r8, r9, ip}
    2968:	teqvs	r3, sl, lsl r2
    296c:	stmdavs	r0, {r3, r8, r9, sp}
    2970:	movwls	fp, #2660	; 0xa64
    2974:	adclt	r4, r4, #16, 22	; 0x4000
    2978:	ldrbtmi	r6, [fp], #-372	; 0xfffffe8c
    297c:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2980:	rscle	r2, r5, r0, lsl #16
    2984:	svc	0x001af7fe
    2988:	andcs	r4, r5, #12, 18	; 0x30000
    298c:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2990:			; <UNDEFINED> instruction: 0xf7fe4628
    2994:	strtmi	lr, [r1], -r4, ror #28
    2998:	strtmi	r4, [r8], -r2, lsl #12
    299c:	pop	{r1, ip, sp, pc}
    29a0:			; <UNDEFINED> instruction: 0xf7fe4070
    29a4:	svclt	0x0000bea9
    29a8:	andeq	r9, r1, r4, lsl r9
    29ac:	andeq	r9, r1, r8, lsr r4
    29b0:	andeq	r0, r0, r8, asr #4
    29b4:	andeq	r9, r1, r4, lsr #13
    29b8:	ldrdeq	r9, [r1], -lr
    29bc:	andeq	r6, r0, ip, asr #18
    29c0:	svcmi	0x00f0e92d
    29c4:	stc	8, cr2, [sp, #-4]!
    29c8:	strmi	r8, [r6], -r2, lsl #22
    29cc:	stcge	8, cr15, [r0], {223}	; 0xdf
    29d0:			; <UNDEFINED> instruction: 0xf2ad44fa
    29d4:	andls	r4, r4, #156, 26	; 0x2700
    29d8:	blcs	ffe40d5c <__assert_fail@plt+0xffe3f3a4>
    29dc:			; <UNDEFINED> instruction: 0xf8df9306
    29e0:	ldrbtmi	r3, [sl], #-3064	; 0xfffff408
    29e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    29e8:	ldrcc	pc, [r4], #2253	; 0x8cd
    29ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    29f0:	subhi	pc, sl, #64, 6
    29f4:	blcc	ff940d78 <__assert_fail@plt+0xff93f3c0>
    29f8:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    29fc:			; <UNDEFINED> instruction: 0x069c6813
    2a00:	orrshi	pc, r8, r0, lsl #2
    2a04:			; <UNDEFINED> instruction: 0xf1000598
    2a08:	mvfcs<illegal precision>	f0, #4.0
    2a0c:	orrshi	pc, r2, r0, lsl #6
    2a10:	orrvs	pc, r0, #1124073472	; 0x43000000
    2a14:			; <UNDEFINED> instruction: 0xf8df6013
    2a18:	svcne	0x000a3bc8
    2a1c:	blpl	ff140da0 <__assert_fail@plt+0xff13f3e8>
    2a20:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
    2a24:	blhi	ff040da8 <__assert_fail@plt+0xff03f3f0>
    2a28:	ldrbtmi	r3, [sp], #-784	; 0xfffffcf0
    2a2c:	andls	r4, r3, #248, 8	; 0xf8000000
    2a30:	bcc	43e258 <__assert_fail@plt+0x43c8a0>
    2a34:	blls	13ab6c <__assert_fail@plt+0x1391b4>
    2a38:	blx	feccb240 <__assert_fail@plt+0xfecc9888>
    2a3c:	blge	27fc50 <__assert_fail@plt+0x27e298>
    2a40:	stmdbeq	r4!, {r1, r3, r4, sp, lr}^
    2a44:	svclt	0x00c82e01
    2a48:	streq	pc, [r1], #-68	; 0xffffffbc
    2a4c:			; <UNDEFINED> instruction: 0xf0002c00
    2a50:	mrc	1, 0, r8, cr8, cr3, {3}
    2a54:	tstcs	r0, r0, lsl sl
    2a58:	movwls	r4, #22088	; 0x5648
    2a5c:	svc	0x006af7fe
    2a60:	strmi	r9, [r4], r5, lsl #22
    2a64:			; <UNDEFINED> instruction: 0xf0402800
    2a68:	ldmdavs	ip, {r0, r2, r3, r8, sl, pc}
    2a6c:	ldmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    2a70:	stmdbvs	r3!, {r1, r2, r3, r5, r7, r9, sl, lr}^
    2a74:	ldmdavs	r9, {r3, r4, fp, sp, lr}^
    2a78:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
    2a7c:	andeq	lr, pc, lr, lsr #17
    2a80:	strbmi	r4, [r8], -r1, ror #12
    2a84:	andmi	pc, r1, #64, 4
    2a88:	mcr	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2a8c:	stmdbcs	r0, {r0, r5, r7, r8, fp, sp, lr}
    2a90:	msrhi	SPSR_fsxc, r0
    2a94:	addvs	pc, r0, #1325400064	; 0x4f000000
    2a98:			; <UNDEFINED> instruction: 0xf7fe4648
    2a9c:			; <UNDEFINED> instruction: 0xf8dfeec2
    2aa0:			; <UNDEFINED> instruction: 0xf85a3b4c
    2aa4:			; <UNDEFINED> instruction: 0xf8c33003
    2aa8:	tstlt	r4, r0
    2aac:			; <UNDEFINED> instruction: 0xf7fe4620
    2ab0:	mcrcs	15, 0, lr, cr1, cr12, {1}
    2ab4:			; <UNDEFINED> instruction: 0xf8d8d02e
    2ab8:	mcrcc	0, 0, r3, cr1, cr8, {0}
    2abc:	ldrdcs	pc, [r4], -r8
    2ac0:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    2ac4:	andsne	pc, r8, r8, asr #17
    2ac8:	orreq	lr, r3, #8, 22	; 0x2000
    2acc:	ldrdle	r6, [r1], -sl	; <UNPREDICTABLE>
    2ad0:	strtmi	r9, [r9], -r3, lsl #22
    2ad4:	bleq	bec18 <__assert_fail@plt+0xbd260>
    2ad8:	svcls	0x0004f853
    2adc:	stmib	r5, {r0, r1, r2, r3, r5, sp, lr}^
    2ae0:	strbmi	r7, [r8], -r1, lsl #14
    2ae4:	bllt	140b70 <__assert_fail@plt+0x13f1b8>
    2ae8:	movwls	r6, #12527	; 0x30ef
    2aec:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2af0:	lslle	r2, r1, #16
    2af4:	bcc	ffd40e78 <__assert_fail@plt+0xffd3f4c0>
    2af8:			; <UNDEFINED> instruction: 0xf85a2e01
    2afc:			; <UNDEFINED> instruction: 0xf8c33003
    2b00:	bicsle	r9, r8, r0
    2b04:	bcc	ff540e88 <__assert_fail@plt+0xff53f4d0>
    2b08:	andcs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2b0c:			; <UNDEFINED> instruction: 0xf0436813
    2b10:	andsvs	r0, r3, r4, lsl #6
    2b14:	bcc	ff640e98 <__assert_fail@plt+0xff63f4e0>
    2b18:	cfldrdvs	mvd4, [pc], {123}	; 0x7b
    2b1c:			; <UNDEFINED> instruction: 0xf0002f00
    2b20:			; <UNDEFINED> instruction: 0xf8df81b6
    2b24:			; <UNDEFINED> instruction: 0xf85a3ad0
    2b28:			; <UNDEFINED> instruction: 0xf8df4003
    2b2c:	ldrbtmi	r3, [fp], #-2764	; 0xfffff534
    2b30:	stmdblt	r2!, {r1, r3, r4, r6, fp, sp, lr}
    2b34:	bcs	ff140eb8 <__assert_fail@plt+0xff13f500>
    2b38:	cfldrdvs	mvd4, [r2], {122}	; 0x7a
    2b3c:	stmdavs	r5!, {r1, r3, r4, r6, sp, lr}
    2b40:	blge	4af1bc <__assert_fail@plt+0x4ad804>
    2b44:	tstcs	r0, r0, lsr #4
    2b48:			; <UNDEFINED> instruction: 0xf7fe4618
    2b4c:	strtmi	lr, [r9], -r4, ror #28
    2b50:			; <UNDEFINED> instruction: 0xf7fe220f
    2b54:	blls	1be4f4 <__assert_fail@plt+0x1bcb3c>
    2b58:	teqne	r3, r8, asr #12	; <UNPREDICTABLE>
    2b5c:	ldmdavs	r8, {r1, r9, sl, lr}
    2b60:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    2b64:	vmlal.s8	q9, d0, d0
    2b68:			; <UNDEFINED> instruction: 0xf8df84ec
    2b6c:	ldrbtmi	r3, [fp], #-2708	; 0xfffff56c
    2b70:	bcs	1dde0 <__assert_fail@plt+0x1c428>
    2b74:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    2b78:			; <UNDEFINED> instruction: 0xf003685b
    2b7c:	blcs	ff803b44 <__assert_fail@plt+0xff80218c>
    2b80:	rscshi	pc, lr, r0
    2b84:	bcc	1f40f08 <__assert_fail@plt+0x1f3f550>
    2b88:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    2b8c:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    2b90:			; <UNDEFINED> instruction: 0xf8df811d
    2b94:	bls	1914bc <__assert_fail@plt+0x18fb04>
    2b98:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2b9c:	ldmdavs	r3!, {r4, fp, sp, lr}
    2ba0:			; <UNDEFINED> instruction: 0xf100041d
    2ba4:	blls	1a3614 <__assert_fail@plt+0x1a1c5c>
    2ba8:	blcs	dcd1c <__assert_fail@plt+0xdb364>
    2bac:	adchi	pc, r6, #0
    2bb0:	movwcs	sl, #19720	; 0x4d08
    2bb4:	movwls	r2, #1793	; 0x701
    2bb8:	strtmi	r2, [fp], -fp, lsl #4
    2bbc:	eorvs	r2, pc, r0, lsl #2
    2bc0:	ldcl	7, cr15, [r2], {254}	; 0xfe
    2bc4:			; <UNDEFINED> instruction: 0xf0402800
    2bc8:	blls	1a3920 <__assert_fail@plt+0x1a1f68>
    2bcc:	blcs	9cd40 <__assert_fail@plt+0x9b388>
    2bd0:	msrhi	SPSR_, #0
    2bd4:	ldrdhi	pc, [r0], -r6
    2bd8:	svceq	0x0020f018
    2bdc:	msrhi	CPSR_fs, #64	; 0x40
    2be0:	svcvc	0x0000f418
    2be4:	addshi	pc, ip, #64	; 0x40
    2be8:	svcvs	0x0080f418
    2bec:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    2bf0:	bcc	540f74 <__assert_fail@plt+0x53f5bc>
    2bf4:	cfldrdvs	mvd4, [r9], {123}	; 0x7b
    2bf8:	cfstr32vc	mvfx15, [r2], {1}
    2bfc:	bcc	340f80 <__assert_fail@plt+0x33f5c8>
    2c00:			; <UNDEFINED> instruction: 0xf85a9806
    2c04:	ldmdavs	sl!, {r0, r1, ip, sp, lr}
    2c08:	tstmi	r6, r2, lsl #4	; <UNPREDICTABLE>
    2c0c:	movwcs	pc, #29186	; 0x7202	; <UNPREDICTABLE>
    2c10:			; <UNDEFINED> instruction: 0x0323ea33
    2c14:	strmi	fp, [fp], -r8, lsr #30
    2c18:	subsne	r3, r9, #8, 4	; 0x80000000
    2c1c:	tstcs	r1, ip, lsl #22	; <UNPREDICTABLE>
    2c20:			; <UNDEFINED> instruction: 0xf0026029
    2c24:			; <UNDEFINED> instruction: 0xf8dffbb1
    2c28:	ldrbtmi	r3, [fp], #-2536	; 0xfffff618
    2c2c:	bcs	1de9c <__assert_fail@plt+0x1c4e4>
    2c30:	rschi	pc, sp, #64	; 0x40
    2c34:	bicseq	r6, r9, #3342336	; 0x330000
    2c38:	sbcshi	pc, r0, #0, 2
    2c3c:			; <UNDEFINED> instruction: 0xf100039a
    2c40:			; <UNDEFINED> instruction: 0xf8df82a2
    2c44:	ldmdavs	sp!, {r4, r6, r7, r8, fp, ip, sp}
    2c48:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    2c4c:	ldmdami	pc!, {r0, r1, r6, r7, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2c50:	stmiaeq	r3!, {r3, r8, ip, sp, lr, pc}^
    2c54:	vabal.s8	q10, d16, d24
    2c58:	cfstrscs	mvf8, [r7, #-252]	; 0xffffff04
    2c5c:			; <UNDEFINED> instruction: 0xf8dfdd05
    2c60:	andcs	r3, r1, #184, 18	; 0x2e0000
    2c64:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2c68:	strcc	r6, [r8, #26]
    2c6c:			; <UNDEFINED> instruction: 0xf7fe4628
    2c70:	pkhtbmi	lr, r0, r8, asr #26
    2c74:			; <UNDEFINED> instruction: 0xf0002800
    2c78:			; <UNDEFINED> instruction: 0xf8df843d
    2c7c:	andcs	r1, r5, #160, 18	; 0x280000
    2c80:	ldrbtmi	r2, [r9], #-0
    2c84:	stcl	7, cr15, [sl], #1016	; 0x3f8
    2c88:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c8c:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2c90:	andls	r4, r4, fp, ror r4
    2c94:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2c98:	ldmdavs	r2, {r3, r4, r6, fp, sp, lr}
    2c9c:			; <UNDEFINED> instruction: 0xf7fe9203
    2ca0:	ldmib	sp, {r1, r4, r6, r7, sl, fp, sp, lr, pc}^
    2ca4:	strmi	r2, [r3], -r3, lsl #2
    2ca8:			; <UNDEFINED> instruction: 0xf7fe2001
    2cac:	stmdavs	r3!, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    2cb0:			; <UNDEFINED> instruction: 0xf0002b00
    2cb4:			; <UNDEFINED> instruction: 0xf8df80e4
    2cb8:	andcs	r1, r5, #108, 18	; 0x1b0000
    2cbc:	ldrbtmi	r2, [r9], #-0
    2cc0:	stcl	7, cr15, [ip], {254}	; 0xfe
    2cc4:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2cc8:	andls	r4, r3, fp, ror r4
    2ccc:			; <UNDEFINED> instruction: 0xf7fe6c58
    2cd0:	stmdavs	r3!, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    2cd4:	strmi	r9, [r2], -r3, lsl #18
    2cd8:			; <UNDEFINED> instruction: 0xf0002b00
    2cdc:	andcs	r8, r1, r2, lsl #6
    2ce0:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    2ce4:	stmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2ce8:	andcs	r2, r0, r5, lsl #4
    2cec:			; <UNDEFINED> instruction: 0xf7fe4479
    2cf0:			; <UNDEFINED> instruction: 0xf8dfecb6
    2cf4:	ldmdavs	sl!, {r2, r3, r4, r5, r8, fp, ip, sp}
    2cf8:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    2cfc:	tstcc	ip, #318767104	; 0x13000000
    2d00:	andcs	r4, r1, r1, lsl #12
    2d04:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    2d08:	strtmi	r9, [r0], -r6, lsl #24
    2d0c:	blx	fe8bed1e <__assert_fail@plt+0xfe8bd366>
    2d10:	stmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d14:	strbmi	r4, [r2], -fp, lsr #12
    2d18:			; <UNDEFINED> instruction: 0x46214478
    2d1c:			; <UNDEFINED> instruction: 0xf0033008
    2d20:			; <UNDEFINED> instruction: 0xf8dffbf1
    2d24:	ldrbtmi	r3, [fp], #-2324	; 0xfffff6ec
    2d28:	blcs	dd29c <__assert_fail@plt+0xdb8e4>
    2d2c:	mvfcss	f5, f2
    2d30:	mrcge	7, 3, APSR_nzcv, cr1, cr15, {3}
    2d34:	cdp2	0, 8, cr15, cr10, cr1, {0}
    2d38:			; <UNDEFINED> instruction: 0xf10d9b04
    2d3c:	ssatmi	r0, #13, r0, lsl #19
    2d40:	ldmdavs	r8, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
    2d44:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    2d48:	stmia	ip!, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    2d4c:	strtmi	r0, [r1], -pc
    2d50:	vmax.s8	q10, q0, q4
    2d54:			; <UNDEFINED> instruction: 0xf7fe4201
    2d58:	blls	13e2d8 <__assert_fail@plt+0x13c920>
    2d5c:	stmdbcs	r0, {r0, r3, r4, r7, r8, fp, sp, lr}
    2d60:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {3}
    2d64:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d68:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2d6c:	andls	pc, r0, r3, asr #17
    2d70:			; <UNDEFINED> instruction: 0xf8dfe69f
    2d74:			; <UNDEFINED> instruction: 0xf85a3878
    2d78:			; <UNDEFINED> instruction: 0xf8c33003
    2d7c:	ldr	r9, [r5], r0
    2d80:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d84:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2d88:	blcs	1cdfc <__assert_fail@plt+0x1b444>
    2d8c:	movhi	pc, r0
    2d90:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d94:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2d98:			; <UNDEFINED> instruction: 0xf5b3682b
    2d9c:			; <UNDEFINED> instruction: 0xf2c07f7a
    2da0:			; <UNDEFINED> instruction: 0xf8df83f3
    2da4:	ldrbtmi	r3, [fp], #-2208	; 0xfffff760
    2da8:	blcs	9e21c <__assert_fail@plt+0x9c864>
    2dac:	andeq	lr, r3, #454656	; 0x6f000
    2db0:	sbcsvc	lr, r2, #323584	; 0x4f000
    2db4:	andcs	fp, r0, #8, 30
    2db8:			; <UNDEFINED> instruction: 0xf0402a00
    2dbc:	blcs	23d88 <__assert_fail@plt+0x223d0>
    2dc0:			; <UNDEFINED> instruction: 0xf8dfda04
    2dc4:	andcs	r3, r2, #132, 16	; 0x840000
    2dc8:	ldrvs	r4, [sl, #-1147]	; 0xfffffb85
    2dcc:	tstcs	r4, r6, lsl #16
    2dd0:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2dd4:	tstls	r0, sl, lsl #4
    2dd8:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    2ddc:	cmpcc	r0, #0, 16
    2de0:	bl	ff0c0de0 <__assert_fail@plt+0xff0bf428>
    2de4:			; <UNDEFINED> instruction: 0xf47f3001
    2de8:			; <UNDEFINED> instruction: 0xf7feaed4
    2dec:			; <UNDEFINED> instruction: 0xf8dfece8
    2df0:	ldrbtmi	r2, [sl], #-2144	; 0xfffff7a0
    2df4:	andcs	r6, r2, r1, lsl #16
    2df8:	stc	7, cr15, [r0], {254}	; 0xfe
    2dfc:	eorcs	r2, r4, #0, 2
    2e00:	svcge	0x001aa81b
    2e04:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2e08:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2e0c:	svceq	0x0080f018
    2e10:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    2e14:	eorsvc	r4, fp, sl, ror r4
    2e18:	orrcs	fp, r9, r4, lsl pc
    2e1c:			; <UNDEFINED> instruction: 0xf8d22183
    2e20:	movwcs	ip, #16408	; 0x4018
    2e24:			; <UNDEFINED> instruction: 0xf1bc70fb
    2e28:	b	13c6a30 <__assert_fail@plt+0x13c5078>
    2e2c:	svclt	0x00c8008c
    2e30:			; <UNDEFINED> instruction: 0xf1003218
    2e34:	svclt	0x00c80303
    2e38:	adcsvc	r1, fp, r0, lsl #17
    2e3c:	svclt	0x00c87079
    2e40:	stcle	6, cr4, [r5, #-228]	; 0xffffff1c
    2e44:	svccc	0x0004f852
    2e48:			; <UNDEFINED> instruction: 0xf8414282
    2e4c:	mvnsle	r3, r4, lsl #30
    2e50:	stfeqd	f7, [r1], {12}
    2e54:	andcs	r4, r4, #61865984	; 0x3b00000
    2e58:	b	13cb260 <__assert_fail@plt+0x13c98a8>
    2e5c:	andls	r0, r0, ip, lsl #1
    2e60:	stmdavs	r0, {r1, r2, fp, ip, pc}
    2e64:	bl	fe040e64 <__assert_fail@plt+0xfe03f4ac>
    2e68:	vmlal.s8	q9, d0, d0
    2e6c:			; <UNDEFINED> instruction: 0xf8df832d
    2e70:	eorcs	r3, r8, #232, 14	; 0x3a00000
    2e74:	cfldrsvc	mvf15, [r6], {79}	; 0x4f
    2e78:	ldrbvs	r4, [sl], #1147	; 0x47b
    2e7c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    2e80:			; <UNDEFINED> instruction: 0xf57f041b
    2e84:	ldr	sl, [r6, -pc, lsr #30]
    2e88:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    2e8c:			; <UNDEFINED> instruction: 0xf8dfe642
    2e90:	stcge	7, cr3, [lr], {204}	; 0xcc
    2e94:	ldrbtmi	r9, [fp], #-1027	; 0xfffffbfd
    2e98:	stm	r4, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    2e9c:	tstcs	r2, pc
    2ea0:	ldrtmi	r4, [sl], -r8, lsl #12
    2ea4:	ldcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    2ea8:	vmull.p8	<illegal reg q8.5>, d0, d6
    2eac:			; <UNDEFINED> instruction: 0xf8df832b
    2eb0:			; <UNDEFINED> instruction: 0xf85a3744
    2eb4:			; <UNDEFINED> instruction: 0xf8d44003
    2eb8:			; <UNDEFINED> instruction: 0xf1b88000
    2ebc:	eorsle	r0, sp, r0, lsl #30
    2ec0:			; <UNDEFINED> instruction: 0xf10d9b06
    2ec4:	ldrtmi	r0, [r9], -r8, asr #18
    2ec8:	strbmi	r2, [r8], -r0, lsr #4
    2ecc:	ldmdavs	fp, {r0, r1, r4, r6, r7, r9, sl, lr}
    2ed0:	bvs	43e6f8 <__assert_fail@plt+0x43cd40>
    2ed4:	movwls	r9, #54023	; 0xd307
    2ed8:	ldc	7, cr15, [ip], {254}	; 0xfe
    2edc:	andcs	r4, pc, #68157440	; 0x4100000
    2ee0:	ldrtmi	r4, [r8], r8, asr #12
    2ee4:	ldc	7, cr15, [ip], {254}	; 0xfe
    2ee8:			; <UNDEFINED> instruction: 0xf7fe4637
    2eec:			; <UNDEFINED> instruction: 0xf8ddec68
    2ef0:	andls	sl, r5, ip
    2ef4:	andcs	r2, sp, r1, lsl #2
    2ef8:	cdp2	0, 8, cr15, cr6, cr1, {0}
    2efc:	ldrmi	r6, [r8], -r3, lsr #16
    2f00:			; <UNDEFINED> instruction: 0xf7fe9303
    2f04:	blls	fe01c <__assert_fail@plt+0xfc664>
    2f08:	tstcs	r1, r9, lsl r2
    2f0c:	andls	r3, r0, r1
    2f10:			; <UNDEFINED> instruction: 0xf7fe4638
    2f14:	blls	17dbc4 <__assert_fail@plt+0x17c20c>
    2f18:	ldmdavs	sp, {r8, sp}
    2f1c:	andcs	r4, sp, r6, lsl #12
    2f20:	cdp2	0, 7, cr15, cr2, cr1, {0}
    2f24:			; <UNDEFINED> instruction: 0xf0003601
    2f28:			; <UNDEFINED> instruction: 0xf1b881f4
    2f2c:			; <UNDEFINED> instruction: 0xf0000f00
    2f30:	mrc	2, 0, r8, cr8, cr7, {0}
    2f34:			; <UNDEFINED> instruction: 0xf8cd6a10
    2f38:	ldrbmi	sl, [sl], ip
    2f3c:			; <UNDEFINED> instruction: 0x3720f8df
    2f40:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
    2f44:			; <UNDEFINED> instruction: 0xf0402a00
    2f48:			; <UNDEFINED> instruction: 0xf8df820f
    2f4c:	vst1.8	{d19}, [pc :64], r8
    2f50:	stmdbls	r3, {r1, r7, r9, ip, sp, lr}
    2f54:	subhi	r4, sl, fp, ror r4
    2f58:			; <UNDEFINED> instruction: 0xb10a699a
    2f5c:	ldrdvs	r6, [fp], #-155	; 0xffffff65
    2f60:	andscs	r9, r0, #49152	; 0xc000
    2f64:			; <UNDEFINED> instruction: 0xf7fe4630
    2f68:	mcrrne	13, 1, lr, r3, cr12
    2f6c:	cmple	r2, r7, lsl #12
    2f70:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    2f74:	strmi	r6, [r0], r1, lsl #16
    2f78:	andsle	r2, pc, sp, lsl #18
    2f7c:	svclt	0x00182965
    2f80:			; <UNDEFINED> instruction: 0xf0402971
    2f84:	blls	123b7c <__assert_fail@plt+0x1221c4>
    2f88:	blcs	1d6fc <__assert_fail@plt+0x1bd44>
    2f8c:	rscshi	pc, r7, #0
    2f90:			; <UNDEFINED> instruction: 0xf7fe4630
    2f94:			; <UNDEFINED> instruction: 0xf8dfed00
    2f98:			; <UNDEFINED> instruction: 0xf8df26d0
    2f9c:	ldrbtmi	r3, [sl], #-1596	; 0xfffff9c4
    2fa0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2fa4:	ldrcc	pc, [r4], #2269	; 0x8dd
    2fa8:			; <UNDEFINED> instruction: 0xf040405a
    2fac:	ldrtmi	r8, [r8], -r6, ror #5
    2fb0:	lfmmi	f7, 1, [ip, #52]	; 0x34
    2fb4:	blhi	be2b0 <__assert_fail@plt+0xbc8f8>
    2fb8:	svchi	0x00f0e8bd
    2fbc:	ssatls	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    2fc0:			; <UNDEFINED> instruction: 0xf8d944f9
    2fc4:	svccs	0x00007048
    2fc8:	rsbshi	pc, r3, #0
    2fcc:	ssatvc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    2fd0:			; <UNDEFINED> instruction: 0xf8df2205
    2fd4:	andcs	r1, r0, r0, lsr #13
    2fd8:	andvc	pc, r7, sl, asr r8	; <UNPREDICTABLE>
    2fdc:	ldmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2fe0:	bl	f40fe0 <__assert_fail@plt+0xf3f628>
    2fe4:	strmi	r2, [r2], -r1, lsl #2
    2fe8:			; <UNDEFINED> instruction: 0xf7fe4638
    2fec:	tstcs	r4, r2, asr #24
    2ff0:	movteq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
    2ff4:	andcs	r9, r6, #0, 2
    2ff8:	ldrtmi	r2, [r0], -r1, lsl #2
    2ffc:	b	fed40ffc <__assert_fail@plt+0xfed3f644>
    3000:	vmlal.s8	q9, d0, d0
    3004:	stmdbls	r3, {r0, r3, r6, r9, pc}
    3008:			; <UNDEFINED> instruction: 0x46302210
    300c:	stcl	7, cr15, [r8], {254}	; 0xfe
    3010:			; <UNDEFINED> instruction: 0xf0003001
    3014:			; <UNDEFINED> instruction: 0xf8df828f
    3018:	bge	2189a0 <__assert_fail@plt+0x216fe8>
    301c:	tstcs	r0, #48, 12	; 0x3000000
    3020:	andsvs	r4, r3, sp, ror r4
    3024:	cmpeq	r0, r5, lsl #2	; <UNPREDICTABLE>
    3028:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    302c:			; <UNDEFINED> instruction: 0xf0003001
    3030:	stmdavs	r3!, {r2, r4, r7, r9, pc}
    3034:			; <UNDEFINED> instruction: 0xf8a52700
    3038:	blcs	1f148 <__assert_fail@plt+0x1d790>
    303c:	blge	277154 <__assert_fail@plt+0x27579c>
    3040:	ldrmi	r9, [r8], -r3, lsl #6
    3044:	b	fe7c1044 <__assert_fail@plt+0xfe7bf68c>
    3048:			; <UNDEFINED> instruction: 0xf0402800
    304c:	blls	e3b08 <__assert_fail@plt+0xe2150>
    3050:	ldrdhi	pc, [r0], -r3
    3054:	svceq	0x0000f1b8
    3058:	bichi	pc, r9, r0
    305c:			; <UNDEFINED> instruction: 0xb61cf8df
    3060:			; <UNDEFINED> instruction: 0xf8d44645
    3064:	ldrbtmi	r9, [fp], #0
    3068:	stmdavs	sp!, {r0, r1, sp, lr, pc}
    306c:			; <UNDEFINED> instruction: 0xf0002d00
    3070:	stmdavs	r8!, {r1, r2, r3, r4, r5, r7, r8, pc}^
    3074:	rscsle	r2, r8, r0, lsl #16
    3078:	svccs	0x000068ef
    307c:	ldmdahi	fp!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    3080:	mvnsle	r2, r2, lsl #22
    3084:			; <UNDEFINED> instruction: 0xf7fe4649
    3088:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    308c:	ldmdbvc	fp!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    3090:			; <UNDEFINED> instruction: 0xf89b1d39
    3094:	addsmi	r2, r3, #68	; 0x44
    3098:	ldmdbvc	r8!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    309c:	umaalcs	pc, r5, fp, r8	; <UNPREDICTABLE>
    30a0:			; <UNDEFINED> instruction: 0xd1e24290
    30a4:			; <UNDEFINED> instruction: 0xf89b79b8
    30a8:	addsmi	r2, r0, #70	; 0x46
    30ac:	ldmibvc	r8!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    30b0:	umaalcs	pc, r7, fp, r8	; <UNPREDICTABLE>
    30b4:			; <UNDEFINED> instruction: 0xd1d84290
    30b8:	mlascs	ip, sp, r8, pc	; <UNPREDICTABLE>
    30bc:			; <UNDEFINED> instruction: 0xf0004293
    30c0:			; <UNDEFINED> instruction: 0x464081b5
    30c4:	b	ff1410c4 <__assert_fail@plt+0xff13f70c>
    30c8:			; <UNDEFINED> instruction: 0xf7fe4630
    30cc:	str	lr, [ip, #-3172]!	; 0xfffff39c
    30d0:	strcc	pc, [ip, #2271]!	; 0x8df
    30d4:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    30d8:			; <UNDEFINED> instruction: 0xf8dfe671
    30dc:	andscs	r1, r0, #168, 10	; 0x2a000000
    30e0:	hvccc	1097	; 0x449
    30e4:	bl	fe4410e4 <__assert_fail@plt+0xfe43f72c>
    30e8:			; <UNDEFINED> instruction: 0xf0003001
    30ec:	blls	1a3940 <__assert_fail@plt+0x1a1f88>
    30f0:	blls	19d158 <__assert_fail@plt+0x19b7a0>
    30f4:	blcs	dd268 <__assert_fail@plt+0xdb8b0>
    30f8:	cfldrdge	mvd15, [sl, #-508]	; 0xfffffe04
    30fc:	movwls	r2, #772	; 0x304
    3100:	andcs	sl, r1, #9216	; 0x2400
    3104:	bicvc	pc, r6, lr, asr #4
    3108:	mvnsvc	pc, pc, asr #13
    310c:	mvnscs	r6, r9, lsl r0
    3110:	b	ac1110 <__assert_fail@plt+0xabf758>
    3114:			; <UNDEFINED> instruction: 0xf0003001
    3118:	blls	1a3708 <__assert_fail@plt+0x1a1d50>
    311c:	strb	r6, [r7, #-2072]	; 0xfffff7e8
    3120:	stmdaeq	r4!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3124:	strbmi	r2, [r2], -r0, lsl #2
    3128:			; <UNDEFINED> instruction: 0xf7fea81b
    312c:			; <UNDEFINED> instruction: 0xf8dfeb74
    3130:	svcge	0x001a3558
    3134:	ldrbtmi	r2, [fp], #-324	; 0xfffffebc
    3138:	ldmdbvs	sl, {r0, r3, r4, r5, ip, sp, lr}^
    313c:			; <UNDEFINED> instruction: 0xf0002a00
    3140:	bcs	e3494 <__assert_fail@plt+0xe1adc>
    3144:	tsteq	r5, pc, asr #32	; <UNPREDICTABLE>
    3148:			; <UNDEFINED> instruction: 0xf88770fa
    314c:	svclt	0x00188001
    3150:	adcsvc	r4, r9, r2, asr #12
    3154:	sbchi	pc, ip, r0, asr #32
    3158:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr}
    315c:	sbceq	lr, r0, #323584	; 0x4f000
    3160:	andeq	pc, r4, #-2147483648	; 0x80000000
    3164:	ldrsbtvc	fp, [sl], #-34	; 0xffffffde
    3168:	sbchi	pc, r2, r0, asr #6
    316c:			; <UNDEFINED> instruction: 0x463a3318
    3170:	addeq	lr, r0, r3, lsl #22
    3174:	svcne	0x0004f853
    3178:	addsmi	r3, r8, #8, 4	; 0x80000000
    317c:	stcne	8, cr15, [r4], {66}	; 0x42
    3180:	ldmdavc	sl!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    3184:			; <UNDEFINED> instruction: 0xf8dfe0b4
    3188:			; <UNDEFINED> instruction: 0xf04f3504
    318c:	stmdals	r6, {r2, r8, fp}
    3190:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3194:	tstcs	r0, r1, lsr #4
    3198:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    319c:			; <UNDEFINED> instruction: 0xf8cd6800
    31a0:	ldmdavs	sp, {ip, pc}
    31a4:	andpl	pc, r0, r8, asr #17
    31a8:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31ac:			; <UNDEFINED> instruction: 0xf0003001
    31b0:	stmdals	r6, {r0, r3, r4, r5, r7, r8, pc}
    31b4:			; <UNDEFINED> instruction: 0xf8cd4643
    31b8:	andcs	r9, r2, #0
    31bc:	stmdavs	r0, {r8, sp}
    31c0:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31c4:			; <UNDEFINED> instruction: 0xf47f3001
    31c8:			; <UNDEFINED> instruction: 0xf7fead3c
    31cc:			; <UNDEFINED> instruction: 0xf8dfeaf8
    31d0:	andcs	r1, r5, #192, 8	; 0xc0000000
    31d4:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    31d8:	cmn	r3, r0
    31dc:	blge	2691fc <__assert_fail@plt+0x267844>
    31e0:	andcs	r2, r4, #0, 10
    31e4:	andls	r4, r0, #42991616	; 0x2900000
    31e8:	eorcs	r6, r2, #29
    31ec:			; <UNDEFINED> instruction: 0xf7fe6800
    31f0:			; <UNDEFINED> instruction: 0x3001e9bc
    31f4:	ldmdavs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    31f8:	cfstrsge	mvf15, [r0, #-508]!	; 0xfffffe04
    31fc:	b	ff7c11fc <__assert_fail@plt+0xff7bf844>
    3200:	ldrne	pc, [r0], #2271	; 0x8df
    3204:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3208:	strtmi	r6, [r8], -r4, lsl #16
    320c:	stmdals	r6, {r1, r3, r6, r8, sp, lr, pc}
    3210:	movtcc	r2, #33028	; 0x8104
    3214:	andcs	r9, r6, #0, 2
    3218:	stmdavs	r0, {r0, r8, sp}
    321c:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3220:			; <UNDEFINED> instruction: 0xf6bf2800
    3224:			; <UNDEFINED> instruction: 0xf7fead07
    3228:			; <UNDEFINED> instruction: 0xf8dfeaca
    322c:	andcs	r1, r5, #108, 8	; 0x6c000000
    3230:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    3234:	teq	r5, r0
    3238:	tstcs	r0, r4, lsr #4
    323c:			; <UNDEFINED> instruction: 0xf7fea81b
    3240:	blge	6bddf0 <__assert_fail@plt+0x6bc438>
    3244:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3248:	vrhadd.s8	d18, d0, d24
    324c:	tstls	r0, r1
    3250:	eormi	pc, r7, r0, asr #5
    3254:	stmdals	r6, {r3, r4, sp, lr}
    3258:	ldrbvs	r4, [r1], #1146	; 0x47a
    325c:	stmdavs	r0, {r2, r9, sp}
    3260:			; <UNDEFINED> instruction: 0xf7fe2100
    3264:	stmdacs	r0, {r1, r7, r8, fp, sp, lr, pc}
    3268:	cmnhi	pc, r0, asr #5	; <UNPREDICTABLE>
    326c:	ldrdhi	pc, [r0], -r6
    3270:			; <UNDEFINED> instruction: 0xf8dfe4b6
    3274:	andcs	r1, r5, #44, 8	; 0x2c000000
    3278:	ldrbtmi	r2, [r9], #-0
    327c:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3280:	strmi	r2, [r2], -r0, lsl #2
    3284:			; <UNDEFINED> instruction: 0xf7fe4608
    3288:	blls	1bdb78 <__assert_fail@plt+0x1bc1c0>
    328c:	blcs	9d400 <__assert_fail@plt+0x9ba48>
    3290:	cfstrsge	mvf15, [r0], #508	; 0x1fc
    3294:	andcs	r9, r4, #393216	; 0x60000
    3298:	andls	r4, r0, #45088768	; 0x2b00000
    329c:	andcs	r2, ip, #0, 2
    32a0:			; <UNDEFINED> instruction: 0xf7fe6800
    32a4:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
    32a8:	addshi	pc, r2, r0, asr #32
    32ac:	andcs	r9, r4, #393216	; 0x60000
    32b0:	andls	r4, r0, #45088768	; 0x2b00000
    32b4:	andcs	r2, r7, #0, 2
    32b8:			; <UNDEFINED> instruction: 0xf7fe6800
    32bc:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    32c0:	cfstrsge	mvf15, [r8], {63}	; 0x3f
    32c4:	b	1ec12c4 <__assert_fail@plt+0x1ebf90c>
    32c8:	andcs	r4, r5, #4030464	; 0x3d8000
    32cc:	stmdavs	r7, {r0, r3, r4, r5, r6, sl, lr}
    32d0:			; <UNDEFINED> instruction: 0xf7fe2000
    32d4:	ldrtmi	lr, [r9], -r4, asr #19
    32d8:	andcs	r4, r0, r2, lsl #12
    32dc:	b	3c12dc <__assert_fail@plt+0x3bf924>
    32e0:	blmi	ffc7c4c8 <__assert_fail@plt+0xffc7ab10>
    32e4:	ldrbt	r4, [sl], #1147	; 0x47b
    32e8:	movwcs	r2, #21032	; 0x5228
    32ec:	rsbshi	r7, fp, sl, ror r0
    32f0:	ldrtmi	r9, [fp], -r6, lsl #16
    32f4:	mrscs	r9, R8_usr
    32f8:	stmdavs	r0, {r2, r9, sp}
    32fc:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3300:	blle	130d308 <__assert_fail@plt+0x130b950>
    3304:	eorcs	r4, r8, #238592	; 0x3a400
    3308:	ldrdhi	pc, [r0], -r6
    330c:	ldrbvs	r4, [sl], #1147	; 0x47b
    3310:			; <UNDEFINED> instruction: 0xf8dae46a
    3314:			; <UNDEFINED> instruction: 0xf0033004
    3318:	blcs	ff8042e0 <__assert_fail@plt+0xff802928>
    331c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    3320:			; <UNDEFINED> instruction: 0xf648464a
    3324:			; <UNDEFINED> instruction: 0x46381133
    3328:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    332c:	vmlal.s8	q9, d0, d0
    3330:			; <UNDEFINED> instruction: 0xf8d98143
    3334:	blge	24b37c <__assert_fail@plt+0x2499c4>
    3338:	ldrtmi	r2, [r8], -r0, lsl #2
    333c:	stmib	r3, {r0, r3, r4, sp, lr}^
    3340:	andcs	r1, ip, #268435456	; 0x10000000
    3344:	eorcs	r9, r0, #0, 4
    3348:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    334c:			; <UNDEFINED> instruction: 0xf47f3001
    3350:	blls	16eb08 <__assert_fail@plt+0x16d150>
    3354:	bmi	ff58b364 <__assert_fail@plt+0xff5899ac>
    3358:	ldrbtmi	r6, [sl], #-2073	; 0xfffff7e7
    335c:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3360:			; <UNDEFINED> instruction: 0xf04f9f07
    3364:	strb	r0, [r5, #2049]	; 0x801
    3368:	movtcc	r2, #16644	; 0x4104
    336c:	andcs	r9, r1, #0, 2
    3370:	ldrtmi	r2, [r0], -r0, lsl #2
    3374:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3378:			; <UNDEFINED> instruction: 0xf6bf2800
    337c:			; <UNDEFINED> instruction: 0xf7feade6
    3380:	stmibmi	ip, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
    3384:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3388:	andcs	r6, r0, r3, lsl #16
    338c:			; <UNDEFINED> instruction: 0xf7fe9305
    3390:	stmdbls	r5, {r1, r2, r5, r6, r8, fp, sp, lr, pc}
    3394:	andcs	r4, r0, r2, lsl #12
    3398:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    339c:			; <UNDEFINED> instruction: 0xf897e5d5
    33a0:	ldrtmi	ip, [fp], -r1
    33a4:	andcs	r9, r4, #393216	; 0x60000
    33a8:			; <UNDEFINED> instruction: 0xf04f2100
    33ac:	stmdavs	r0, {r1, fp}
    33b0:	andgt	pc, r0, sp, asr #17
    33b4:	andhi	pc, r3, r7, lsl #17
    33b8:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33bc:	ble	fe84d3c4 <__assert_fail@plt+0xfe84ba0c>
    33c0:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33c4:	ldrbtmi	r4, [sl], #-2748	; 0xfffff544
    33c8:	strbmi	r6, [r0], -r1, lsl #16
    33cc:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33d0:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33d4:	andcs	r4, r5, #3031040	; 0x2e4000
    33d8:	stmdavs	r7, {r0, r3, r4, r5, r6, sl, lr}
    33dc:			; <UNDEFINED> instruction: 0xf7fe2000
    33e0:			; <UNDEFINED> instruction: 0x4639e93e
    33e4:	andcs	r4, r0, r2, lsl #12
    33e8:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33ec:			; <UNDEFINED> instruction: 0x4640e75e
    33f0:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33f4:	andcs	r4, r5, #2916352	; 0x2c8000
    33f8:	ldrbtmi	r2, [r9], #-0
    33fc:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3400:	stmdavs	r3!, {r8, sp}
    3404:	strmi	r4, [r8], -r2, lsl #12
    3408:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    340c:			; <UNDEFINED> instruction: 0xf7fee65c
    3410:	stmibmi	ip!, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3414:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3418:	andcs	r6, r0, r5, lsl #16
    341c:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3420:	strmi	r4, [r2], -r9, lsr #12
    3424:			; <UNDEFINED> instruction: 0xf7fe2000
    3428:	ldrbt	lr, [r6], -sl, ror #18
    342c:			; <UNDEFINED> instruction: 0xf107784a
    3430:			; <UNDEFINED> instruction: 0xf89d0b05
    3434:	addsmi	r3, sl, #61	; 0x3d
    3438:	mcrge	4, 2, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    343c:	svccs	0x0001f81b
    3440:	mlascc	lr, sp, r8, pc	; <UNPREDICTABLE>
    3444:			; <UNDEFINED> instruction: 0xf47f429a
    3448:			; <UNDEFINED> instruction: 0xf89bae3c
    344c:			; <UNDEFINED> instruction: 0xf89d2001
    3450:	addsmi	r3, sl, #63	; 0x3f
    3454:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {3}
    3458:	andcs	r2, sp, r1, lsl #2
    345c:	blx	ff53f46a <__assert_fail@plt+0xff53dab2>
    3460:	blmi	fe669480 <__assert_fail@plt+0xfe667ac8>
    3464:	andscs	r2, r9, #0, 10
    3468:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    346c:	stmdavs	r0, {r8, sl, ip, pc}
    3470:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3474:	andcs	r4, sp, r9, lsr #12
    3478:	blx	ff1bf486 <__assert_fail@plt+0xff1bdace>
    347c:			; <UNDEFINED> instruction: 0xf8d39b03
    3480:	ldr	r8, [lr], -r0
    3484:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3488:			; <UNDEFINED> instruction: 0x464b4a90
    348c:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    3490:	ldrbmi	r9, [r8], -r0
    3494:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3498:	andcs	r4, r5, #2310144	; 0x234000
    349c:	ldrdmi	pc, [r0], -r8
    34a0:	ldrbtmi	r2, [r9], #-0
    34a4:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34a8:	strmi	r4, [r2], -r1, lsr #12
    34ac:			; <UNDEFINED> instruction: 0xf7fe2002
    34b0:	stmibmi	r8, {r1, r2, r5, r8, fp, sp, lr, pc}
    34b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    34b8:			; <UNDEFINED> instruction: 0xf7fe2000
    34bc:	ldrdcs	lr, [r0, -r0]
    34c0:	andcs	r4, r2, r2, lsl #12
    34c4:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34c8:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34cc:	ldrbtmi	r4, [sl], #-2690	; 0xfffff57e
    34d0:	andcs	r6, r2, r1, lsl #16
    34d4:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34d8:	andcs	r4, r5, #128, 18	; 0x200000
    34dc:	ldrbtmi	r2, [r9], #-0
    34e0:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34e4:	andhi	pc, r0, sp, asr #17
    34e8:	tstcs	r0, fp, lsr r8
    34ec:	andcs	r4, r2, r2, lsl #12
    34f0:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34f4:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34f8:	andcs	r4, r5, #1982464	; 0x1e4000
    34fc:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    3500:	strb	r4, [pc, r0, asr #12]
    3504:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3508:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
    350c:	andcs	r6, r2, r1, lsl #16
    3510:	ldm	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3514:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3518:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
    351c:	andcs	r6, r2, r1, lsl #16
    3520:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3524:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3528:	andcs	r4, r5, #112, 18	; 0x1c0000
    352c:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    3530:	ldr	r2, [r7, r0]!
    3534:	andcs	r4, r2, lr, ror #20
    3538:	ldrdne	pc, [r0], -r8
    353c:			; <UNDEFINED> instruction: 0xf7fe447a
    3540:	stmdbmi	ip!, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}^
    3544:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3548:			; <UNDEFINED> instruction: 0xf7fe2000
    354c:	stmdavs	r3!, {r3, r7, fp, sp, lr, pc}
    3550:	strmi	r2, [r2], -r0, lsl #2
    3554:			; <UNDEFINED> instruction: 0xf7fe2002
    3558:			; <UNDEFINED> instruction: 0xf7fee8d2
    355c:	bmi	19bda24 <__assert_fail@plt+0x19bc06c>
    3560:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3564:			; <UNDEFINED> instruction: 0xf7fe2002
    3568:			; <UNDEFINED> instruction: 0xf7fee8ca
    356c:	bmi	18fda14 <__assert_fail@plt+0x18fc05c>
    3570:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    3574:			; <UNDEFINED> instruction: 0xf7fe2002
    3578:			; <UNDEFINED> instruction: 0xf7fee8c2
    357c:	bmi	183d774 <__assert_fail@plt+0x183bdbc>
    3580:	ldrbtmi	r2, [sl], #-2
    3584:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3588:	andcs	r4, r5, #1540096	; 0x178000
    358c:	ldrbtmi	r2, [r9], #-0
    3590:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3594:	tstcs	r0, fp, lsr #16
    3598:	andcs	r4, r2, r2, lsl #12
    359c:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35a0:	andcs	r4, r5, #1458176	; 0x164000
    35a4:			; <UNDEFINED> instruction: 0xe7874479
    35a8:	stmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35ac:	andcs	r4, r5, #1425408	; 0x15c000
    35b0:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    35b4:			; <UNDEFINED> instruction: 0xe7754638
    35b8:	andcs	r4, r5, #1392640	; 0x154000
    35bc:			; <UNDEFINED> instruction: 0xe7c34479
    35c0:			; <UNDEFINED> instruction: 0x46294a54
    35c4:	andcs	r6, r2, r3, lsr #16
    35c8:			; <UNDEFINED> instruction: 0xf7fe447a
    35cc:	svclt	0x0000e898
    35d0:			; <UNDEFINED> instruction: 0x000193b4
    35d4:	andeq	r9, r1, r2, lsr #7
    35d8:	andeq	r0, r0, r0, asr #3
    35dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    35e0:	strdeq	r7, [r0], -lr
    35e4:	andeq	r9, r1, lr, lsr #16
    35e8:	andeq	r9, r1, ip, lsr #16
    35ec:	andeq	r0, r0, r4, lsr #4
    35f0:	andeq	r9, r1, ip, ror #9
    35f4:	andeq	r0, r0, r0, lsr #3
    35f8:	andeq	r9, r1, sl, lsr #14
    35fc:	andeq	r9, r1, ip, asr #9
    3600:	andeq	r9, r1, sl, ror #13
    3604:	andeq	r9, r1, ip, ror r4
    3608:	andeq	r9, r1, r4, ror #12
    360c:	andeq	r0, r0, ip, ror #4
    3610:	andeq	r9, r1, lr, lsr #12
    3614:	andeq	r9, r1, r0, lsl r6
    3618:	andeq	r0, r0, r8, asr #3
    361c:	andeq	r6, r0, r2, asr r9
    3620:	andeq	r9, r1, r8, asr #11
    3624:	andeq	r6, r0, r6, lsr #18
    3628:	andeq	r9, r1, ip, lsr r3
    362c:	andeq	r6, r0, r8, lsl #18
    3630:	andeq	r9, r1, r0, ror #10
    3634:	andeq	r9, r1, r0, asr #6
    3638:	andeq	r9, r1, r2, lsr r5
    363c:	andeq	r0, r0, r8, lsl #4
    3640:	andeq	r0, r0, r0, ror r2
    3644:	andeq	r9, r1, lr, asr r2
    3648:	andeq	r9, r1, ip, lsr r2
    364c:	andeq	r9, r1, sl, lsr #4
    3650:	andeq	r6, r0, r6, ror #12
    3654:	andeq	r9, r1, r4, asr #8
    3658:	andeq	r9, r1, r0, ror #7
    365c:	andeq	r9, r1, r2, asr #7
    3660:	andeq	r9, r1, r8, lsl r3
    3664:	andeq	r9, r1, r4, lsl #6
    3668:	andeq	r8, r1, r6, ror #27
    366c:	muleq	r1, r8, r2
    3670:	ldrdeq	r0, [r0], -r8
    3674:	andeq	r6, r0, r8, asr #7
    3678:	andeq	r8, r1, r4, ror #31
    367c:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    3680:	andeq	r8, r1, r0, lsr pc
    3684:	andeq	r8, r1, r4, lsr #30
    3688:	andeq	r9, r1, r2, lsr #2
    368c:	andeq	r0, r0, r0, lsr #4
    3690:	muleq	r0, r8, r3
    3694:	andeq	r6, r0, lr, lsl r3
    3698:	muleq	r0, r8, r1
    369c:	andeq	r9, r1, r0
    36a0:	andeq	r6, r0, sl, lsl r2
    36a4:	andeq	r6, r0, ip, lsl r2
    36a8:	muleq	r0, ip, sl
    36ac:	andeq	r8, r1, ip, asr #30
    36b0:			; <UNDEFINED> instruction: 0x00005fbe
    36b4:			; <UNDEFINED> instruction: 0x00005fb6
    36b8:	andeq	r6, r0, r2, asr r1
    36bc:	strdeq	r6, [r0], -r0
    36c0:	andeq	r6, r0, r2, lsl r2
    36c4:	andeq	r6, r0, sl, asr r0
    36c8:	andeq	r6, r0, r6, lsl r9
    36cc:	ldrdeq	r5, [r0], -r2
    36d0:	andeq	r5, r0, r6, lsr #30
    36d4:	muleq	r0, lr, lr
    36d8:	andeq	r6, r0, sl, lsr r0
    36dc:	andeq	r6, r0, lr, lsr #1
    36e0:	strheq	r6, [r0], -ip
    36e4:			; <UNDEFINED> instruction: 0x00005dba
    36e8:	andeq	r5, r0, lr, asr #30
    36ec:	andeq	r6, r0, ip, lsl r0
    36f0:	andeq	r5, r0, r4, lsr #29
    36f4:			; <UNDEFINED> instruction: 0x00005dbe
    36f8:	andeq	r5, r0, r8, lsl #29
    36fc:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    3700:	andeq	r5, r0, lr, asr lr
    3704:	andeq	r5, r0, sl, ror lr
    3708:	muleq	r0, r0, lr
    370c:	andeq	r5, r0, r4, asr #28
    3710:	andeq	r5, r0, r8, asr #26
    3714:	andeq	r5, r0, r0, ror #26
    3718:			; <UNDEFINED> instruction: 0xf5adb570
    371c:	strmi	r6, [fp], -r3, lsl #26
    3720:	teqgt	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    3724:	ldrmi	r9, [lr], -r5, lsl #6
    3728:	ldrbtmi	r4, [ip], #2891	; 0xb4b
    372c:	strmi	r2, [r5], -r0, lsl #8
    3730:	vrshl.s8	d25, d7, d0
    3734:			; <UNDEFINED> instruction: 0xf85c32fd
    3738:	strtmi	r3, [r1], -r3
    373c:	ldmdavs	fp, {r1, r3, fp, sp, pc}
    3740:	stmdacc	ip!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    3744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3748:			; <UNDEFINED> instruction: 0xf7fe9409
    374c:	vadd.i8	q15, q0, q10
    3750:			; <UNDEFINED> instruction: 0x462132fd
    3754:	eormi	pc, ip, sp, lsl #4
    3758:	strtmi	pc, [r8], #-2253	; 0xfffff733
    375c:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3760:	bmi	fd5c60 <__assert_fail@plt+0xfd42a8>
    3764:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    3768:	sfmvs	f1, 1, [fp, #-24]	; 0xffffffe8
    376c:			; <UNDEFINED> instruction: 0xd10642b3
    3770:			; <UNDEFINED> instruction: 0x46323154
    3774:			; <UNDEFINED> instruction: 0xf7fd4628
    3778:	stmdacs	r0, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    377c:	ldcmi	0, cr13, [r9], #-252	; 0xffffff04
    3780:	bls	14c588 <__assert_fail@plt+0x14abd0>
    3784:	stmdbls	r7, {r2, r3, r4, r5, r6, sl, lr}
    3788:	subseq	pc, r4, r4, lsl #2
    378c:			; <UNDEFINED> instruction: 0xf7fd6522
    3790:	blmi	d7f5d8 <__assert_fail@plt+0xd7dc20>
    3794:	ldmpl	r0, {r1, r2, r9, fp, ip, pc}^
    3798:	svc	0x000cf7fd
    379c:	tstcs	r0, r3, lsr sl
    37a0:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    37a4:	cfsh32ls	mvfx2, mvfx6, #1
    37a8:			; <UNDEFINED> instruction: 0xf080fab0
    37ac:	ldmpl	r4!, {r6, r8, fp}
    37b0:	addvs	pc, r5, #54525952	; 0x3400000
    37b4:	smlabtne	r0, sp, r9, lr
    37b8:	stmdbls	r5, {r1, r8, sl, ip, pc}
    37bc:	stmdals	r7, {r5, sp, lr}
    37c0:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37c4:	blmi	ad6074 <__assert_fail@plt+0xad46bc>
    37c8:	ldmpl	r2!, {r0, r4, r5, r7, fp, ip, lr}^
    37cc:	ldmdavs	r2, {r0, r1, r3, fp, sp, lr}
    37d0:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    37d4:	eorsle	r4, r0, r3, lsl r3
    37d8:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    37dc:	stmiblt	r3!, {r0, r3, r9, fp, sp, pc}^
    37e0:			; <UNDEFINED> instruction: 0xf50d4a25
    37e4:	stmdami	r5!, {r0, r2, r7, r8, r9, sp, lr}
    37e8:	orrpl	pc, r0, pc, asr #8
    37ec:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    37f0:	svc	0x00f6f7fd
    37f4:	andcs	r4, r0, #29696	; 0x7400
    37f8:	stmiapl	fp, {r1, r2, r8, fp, ip, pc}^
    37fc:	bmi	81b86c <__assert_fail@plt+0x819eb4>
    3800:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    3804:	ldmpl	r3, {r0, r1, r2, r3, r4, fp, lr}^
    3808:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
    380c:	stmdacc	ip!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3810:	tstle	sp, sl, asr r0
    3814:	cfstr32vs	mvfx15, [r3, #-52]	; 0xffffffcc
    3818:	ldmdami	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    381c:	orrpl	pc, r0, #1325400064	; 0x4f000000
    3820:	ldrmi	r9, [r9], -r1, lsl #4
    3824:	andls	r4, r0, r8, ror r4
    3828:			; <UNDEFINED> instruction: 0xf50d4818
    382c:	andls	r6, r2, #1342177288	; 0x50000008
    3830:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    3834:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3838:	movwls	lr, #10204	; 0x27dc
    383c:	movwls	sl, #6665	; 0x1a09
    3840:	vcgt.s8	d25, d0, d0
    3844:	stmdbls	r5, {r0, r8, r9, lr}
    3848:			; <UNDEFINED> instruction: 0xf7fe9807
    384c:			; <UNDEFINED> instruction: 0xe7c3e83c
    3850:	svc	0x0010f7fd
    3854:	andeq	r8, r1, sl, asr r6
    3858:	andeq	r0, r0, r0, asr #3
    385c:	strdeq	r8, [r1], -r4
    3860:	andeq	r8, r1, lr, lsl r6
    3864:	ldrdeq	r8, [r1], -r4
    3868:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    386c:	andeq	r0, r0, ip, lsr #3
    3870:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3874:	andeq	r0, r0, r8, lsl r2
    3878:			; <UNDEFINED> instruction: 0x000077bc
    387c:	andeq	r8, r1, sl, ror #22
    3880:	andeq	r8, r1, r2, lsl #11
    3884:	andeq	r8, r1, r0, asr fp
    3888:	andeq	r6, r0, r4, ror #1
    388c:	andeq	r8, r1, r6, lsr #22
    3890:	svcmi	0x00f0e92d
    3894:	bleq	53ff20 <__assert_fail@plt+0x53e568>
    3898:	blhi	13ed54 <__assert_fail@plt+0x13d39c>
    389c:	svceq	0x0000f1bb
    38a0:	blmi	ffad6450 <__assert_fail@plt+0xffad4a98>
    38a4:	addlt	r4, sp, sl, ror r4
    38a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    38ac:			; <UNDEFINED> instruction: 0xf04f930b
    38b0:	blmi	ffa044b8 <__assert_fail@plt+0xffa02b00>
    38b4:	movwls	r4, #1147	; 0x47b
    38b8:	blmi	ff9fae08 <__assert_fail@plt+0xff9f9450>
    38bc:	ldrbmi	r4, [sl], r4, lsl #12
    38c0:	movwls	r4, #9339	; 0x247b
    38c4:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
    38c8:	bcc	43f0f0 <__assert_fail@plt+0x43d738>
    38cc:	ldrbtmi	r4, [fp], #-3044	; 0xfffff41c
    38d0:	bcc	fe43f0f8 <__assert_fail@plt+0xfe43d740>
    38d4:	ldrbtmi	r4, [fp], #-3043	; 0xfffff41d
    38d8:	bcc	43f104 <__assert_fail@plt+0x43d74c>
    38dc:	svccs	0x00007827
    38e0:	svccs	0x0001d03e
    38e4:	msrhi	SPSR_xc, r0
    38e8:	ldrbmi	r7, [r5, #-2149]	; 0xfffff79b
    38ec:			; <UNDEFINED> instruction: 0x2600bfd4
    38f0:	stccs	6, cr2, [r1, #-4]
    38f4:			; <UNDEFINED> instruction: 0xf046bfd8
    38f8:	bllt	fe385104 <__assert_fail@plt+0xfe38374c>
    38fc:			; <UNDEFINED> instruction: 0xf0002f44
    3900:	vhadd.s8	q4, q8, q13
    3904:	svccs	0x0007808f
    3908:	sbcshi	pc, r9, r0, asr #32
    390c:	adcmi	r7, lr, #10878976	; 0xa60000
    3910:	strtmi	fp, [lr], -r8, lsr #31
    3914:	svccs	0x00001f37
    3918:	ldmibmi	r3, {r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    391c:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    3920:			; <UNDEFINED> instruction: 0xf8d14479
    3924:	adcsmi	r2, sl, #212	; 0xd4
    3928:	bicscc	sp, r8, r8, lsr #2
    392c:			; <UNDEFINED> instruction: 0xf7fd4640
    3930:	blmi	ff3bf348 <__assert_fail@plt+0xff3bd990>
    3934:	ldmpl	r3, {r9, fp, ip, pc}^
    3938:			; <UNDEFINED> instruction: 0xf003681b
    393c:	tstmi	r8, #67108864	; 0x4000000
    3940:	stmibmi	fp, {r2, r3, r4, r8, ip, lr, pc}^
    3944:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3948:	mcr	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    394c:	andcs	r4, r1, r1, lsl #12
    3950:	svc	0x0074f7fd
    3954:	beq	17e804 <__assert_fail@plt+0x17ce4c>
    3958:			; <UNDEFINED> instruction: 0xf1ba442c
    395c:	ldcle	15, cr0, [sp]
    3960:	blmi	feed6478 <__assert_fail@plt+0xfeed4ac0>
    3964:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3968:	blls	2dd9d8 <__assert_fail@plt+0x2dc020>
    396c:			; <UNDEFINED> instruction: 0xf040405a
    3970:	andlt	r8, sp, sl, ror #2
    3974:	blhi	13ec70 <__assert_fail@plt+0x13d2b8>
    3978:	svchi	0x00f0e8bd
    397c:	rscsgt	pc, r8, #14614528	; 0xdf0000
    3980:	strbmi	r2, [r1], -r8, lsr #6
    3984:	ldrbtmi	r4, [ip], #1594	; 0x63a
    3988:	rscslt	pc, r0, #14614528	; 0xdf0000
    398c:	sbcseq	pc, r8, ip, lsl #2
    3990:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3994:	sbcsvc	pc, r4, ip, asr #17
    3998:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    399c:	andcs	r4, r5, #184, 18	; 0x2e0000
    39a0:	svcne	0x00772000
    39a4:			; <UNDEFINED> instruction: 0xf0274479
    39a8:			; <UNDEFINED> instruction: 0xf7fd0703
    39ac:	smlsdcc	r7, r8, lr, lr
    39b0:	cfstrdne	mvd4, [r6], #1004	; 0x3ec
    39b4:	strmi	r4, [r1], -r7, lsr #8
    39b8:			; <UNDEFINED> instruction: 0xf7fd2001
    39bc:	bmi	fec7f6c4 <__assert_fail@plt+0xfec7dd0c>
    39c0:	stmdbls	r0, {r0, r4, r5, r7, r8, r9, fp, lr}
    39c4:			; <UNDEFINED> instruction: 0xf851447a
    39c8:	strls	r9, [r1, #-3]
    39cc:	and	r4, sl, r5, lsl r6
    39d0:	andcs	r4, r1, r9, lsr #12
    39d4:	svc	0x0032f7fd
    39d8:	ldrdne	pc, [r0], -r9
    39dc:			; <UNDEFINED> instruction: 0xf7fd200a
    39e0:	adcsmi	lr, lr, #140, 30	; 0x230
    39e4:			; <UNDEFINED> instruction: 0xf856d01c
    39e8:	blcs	12600 <__assert_fail@plt+0x10c48>
    39ec:	ldrshcs	sp, [r0, -r0]
    39f0:	andcs	r4, r2, #64, 12	; 0x4000000
    39f4:	movwcs	r9, #776	; 0x308
    39f8:	andcc	pc, r0, r8, asr #17
    39fc:	movwcc	lr, #10696	; 0x29c8
    3a00:	andscs	pc, ip, sp, lsr #17
    3a04:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    3a08:			; <UNDEFINED> instruction: 0x46024659
    3a0c:			; <UNDEFINED> instruction: 0xf7fd2001
    3a10:			; <UNDEFINED> instruction: 0xf8d9ef16
    3a14:	andcs	r1, sl, r0
    3a18:	svc	0x006ef7fd
    3a1c:	strhle	r4, [r2, #46]!	; 0x2e
    3a20:	ldr	r9, [r7, r1, lsl #26]
    3a24:	andle	r2, r1, r3, lsl #31
    3a28:	smlalbble	r2, r8, r9, pc	; <UNPREDICTABLE>
    3a2c:	andcs	r4, r5, #2473984	; 0x25c000
    3a30:	ldrbtmi	r2, [r9], #-0
    3a34:	mrc	7, 0, APSR_nzcv, cr2, cr13, {7}
    3a38:	blcs	fe261acc <__assert_fail@plt+0xfe260114>
    3a3c:	subscs	fp, r3, #12, 30	; 0x30
    3a40:	strmi	r2, [r1], -ip, asr #4
    3a44:			; <UNDEFINED> instruction: 0xf7fd2001
    3a48:	stmdavc	r3!, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    3a4c:	stmible	r1, {r2, r8, r9, fp, sp}
    3a50:	svcne	0x005f4a8d
    3a54:			; <UNDEFINED> instruction: 0xf027498e
    3a58:			; <UNDEFINED> instruction: 0xf8df0703
    3a5c:	smladxcc	r6, r8, r2, fp
    3a60:	bls	152b4 <__assert_fail@plt+0x138fc>
    3a64:	ldrbtmi	r4, [fp], #1145	; 0x479
    3a68:	cfstrsne	mvf4, [r6], #156	; 0x9c
    3a6c:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3a70:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3a74:	strmi	r9, [sp], -r1, lsl #10
    3a78:	ldrbmi	lr, [r9], -sl
    3a7c:			; <UNDEFINED> instruction: 0xf7fd2001
    3a80:			; <UNDEFINED> instruction: 0xf8d9eede
    3a84:	andcs	r1, sl, r0
    3a88:	svc	0x0036f7fd
    3a8c:	strhle	r4, [r7], #46	; 0x2e
    3a90:	blcc	141bf0 <__assert_fail@plt+0x140238>
    3a94:	rscsle	r2, r0, r0, lsl #22
    3a98:			; <UNDEFINED> instruction: 0x46402110
    3a9c:	movwls	r2, #33282	; 0x8202
    3aa0:			; <UNDEFINED> instruction: 0xf8c82300
    3aa4:	stmib	r8, {ip, sp}^
    3aa8:			; <UNDEFINED> instruction: 0xf8ad3302
    3aac:			; <UNDEFINED> instruction: 0xf7ff201c
    3ab0:			; <UNDEFINED> instruction: 0x4629fe33
    3ab4:	andcs	r4, r1, r2, lsl #12
    3ab8:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3abc:	ldmdbmi	r6!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3ac0:	andcs	r2, r0, r5, lsl #4
    3ac4:			; <UNDEFINED> instruction: 0xf7fd4479
    3ac8:	stmdavc	r2!, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    3acc:	andcs	r4, r1, r1, lsl #12
    3ad0:	mrc	7, 5, APSR_nzcv, cr4, cr13, {7}
    3ad4:			; <UNDEFINED> instruction: 0xf894e73e
    3ad8:	strmi	fp, [fp, #2]!
    3adc:	strtmi	fp, [fp], r8, lsr #31
    3ae0:	bleq	180194 <__assert_fail@plt+0x17e7dc>
    3ae4:	svceq	0x0000f1bb
    3ae8:	svcge	0x0034f77f
    3aec:	andcs	r7, r5, #15138816	; 0xe70000
    3af0:	ldrtmi	r9, [r0], -r2, lsl #18
    3af4:	stmdaeq	r4, {r2, r8, ip, sp, lr, pc}
    3af8:			; <UNDEFINED> instruction: 0xf7fd9701
    3afc:			; <UNDEFINED> instruction: 0x4601edb0
    3b00:			; <UNDEFINED> instruction: 0xf7fd2001
    3b04:			; <UNDEFINED> instruction: 0xf007ee9c
    3b08:	stmib	sp, {r0, r1, r2, r3, r8, r9}^
    3b0c:	ldrtmi	sl, [r7], -r4, lsl #8
    3b10:	bge	43f37c <__assert_fail@plt+0x43d9c4>
    3b14:			; <UNDEFINED> instruction: 0xf8dd461c
    3b18:	strls	r9, [r3, #-0]
    3b1c:	svccs	0x0000e019
    3b20:	ldmdbmi	lr, {r0, r1, r4, r6, r8, ip, lr, pc}^
    3b24:	andcs	r4, r5, #56, 12	; 0x3800000
    3b28:	ldrbtmi	r4, [r9], #-1583	; 0xfffff9d1
    3b2c:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    3b30:	strmi	r4, [r1], -sl, lsr #12
    3b34:			; <UNDEFINED> instruction: 0xf7fd2001
    3b38:	blmi	14ff548 <__assert_fail@plt+0x14fdb90>
    3b3c:	bleq	1401f0 <__assert_fail@plt+0x13e838>
    3b40:			; <UNDEFINED> instruction: 0xf859200a
    3b44:	ldmdavs	r9, {r0, r1, ip, sp}
    3b48:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    3b4c:	svceq	0x0000f1bb
    3b50:			; <UNDEFINED> instruction: 0x4645dd59
    3b54:			; <UNDEFINED> instruction: 0xf855b16c
    3b58:	blcs	12770 <__assert_fail@plt+0x10db8>
    3b5c:	mrc	1, 0, sp, cr8, cr12, {1}
    3b60:			; <UNDEFINED> instruction: 0xf1ab1a90
    3b64:	andcs	r0, r1, r4, lsl #22
    3b68:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3b6c:	svceq	0x0000f1bb
    3b70:	stmdavc	r9!, {r0, r3, r6, r8, sl, fp, ip, lr, pc}
    3b74:	stmdaeq	r4, {r0, r2, r8, ip, sp, lr, pc}
    3b78:	bl	e1d2c <__assert_fail@plt+0xe0374>
    3b7c:	stmiavc	fp!, {r0, r8, sp}
    3b80:	bl	e1f3c <__assert_fail@plt+0xe0584>
    3b84:	bl	54c790 <__assert_fail@plt+0x54add8>
    3b88:	strble	r2, [r8, #1283]	; 0x503
    3b8c:	strmi	pc, [r0, #-37]	; 0xffffffdb
    3b90:	cmple	fp, r0, lsl #28
    3b94:	ldrtmi	r4, [r0], -r2, asr #18
    3b98:	strtmi	r2, [lr], -r5, lsl #4
    3b9c:			; <UNDEFINED> instruction: 0xf7fd4479
    3ba0:			; <UNDEFINED> instruction: 0x462aed5e
    3ba4:	andcs	r4, r1, r1, lsl #12
    3ba8:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3bac:	ldmdbmi	sp!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3bb0:	andcs	r2, r0, r5, lsl #4
    3bb4:	bcc	ffffffe4 <__assert_fail@plt+0xffffe62c>
    3bb8:	strcc	r4, [r1], #-1145	; 0xfffffb87
    3bbc:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3bc0:	ldrtmi	r4, [r8], -r1, lsl #12
    3bc4:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    3bc8:	blne	ffabd6ec <__assert_fail@plt+0xffabbd34>
    3bcc:	andcs	r4, r1, r1, asr r6
    3bd0:			; <UNDEFINED> instruction: 0xf7fd462f
    3bd4:			; <UNDEFINED> instruction: 0xe7b0ee34
    3bd8:	tstcs	r0, r7, lsl #16
    3bdc:	movwcs	r9, #776	; 0x308
    3be0:			; <UNDEFINED> instruction: 0xf1ab9307
    3be4:	stmib	r0, {r2, r8, r9, fp}^
    3be8:	movwcs	r3, #8962	; 0x2302
    3bec:	andscc	pc, ip, sp, lsr #17
    3bf0:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    3bf4:	bne	43f45c <__assert_fail@plt+0x43daa4>
    3bf8:	andcs	r4, r1, r2, lsl #12
    3bfc:	mrc	7, 0, APSR_nzcv, cr14, cr13, {7}
    3c00:	svceq	0x0000f1bb
    3c04:	blls	7aee0 <__assert_fail@plt+0x79528>
    3c08:	bpl	fe384 <__assert_fail@plt+0xfc9cc>
    3c0c:	ldmdbeq	lr, {r0, r2, sl, fp, ip, pc}
    3c10:	mcrge	4, 5, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    3c14:	andcs	r4, r5, #36, 18	; 0x90000
    3c18:	ldrbtmi	r2, [r9], #-0
    3c1c:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    3c20:			; <UNDEFINED> instruction: 0x46014632
    3c24:			; <UNDEFINED> instruction: 0xf7fd2001
    3c28:	ldr	lr, [r3], sl, lsl #28
    3c2c:	andcs	r4, r5, #507904	; 0x7c000
    3c30:	ldrbtmi	r2, [r9], #-0
    3c34:	ldc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    3c38:	strtmi	r1, [lr], -sl, lsr #23
    3c3c:	andcs	r4, r1, r1, lsl #12
    3c40:	ldcl	7, cr15, [ip, #1012]!	; 0x3f4
    3c44:			; <UNDEFINED> instruction: 0xf7fde779
    3c48:	svclt	0x0000ed16
    3c4c:	andeq	r8, r1, r0, ror #9
    3c50:	andeq	r0, r0, r0, asr #3
    3c54:	ldrdeq	r8, [r1], -r0
    3c58:	andeq	r6, r0, ip, lsl #1
    3c5c:	andeq	r6, r0, sl, rrx
    3c60:	andeq	r6, r0, r6, asr r0
    3c64:	strheq	r6, [r0], -lr
    3c68:	andeq	r8, r1, r8, lsr r9
    3c6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c70:	andeq	r5, r0, lr, ror #31
    3c74:	andeq	r8, r1, r0, lsr #8
    3c78:	ldrdeq	r8, [r1], -r2
    3c7c:	andeq	r5, r0, r0, lsl #31
    3c80:	andeq	r5, r0, r0, lsr #31
    3c84:	andeq	r5, r0, r0, ror #30
    3c88:	andeq	r0, r0, r8, lsr #4
    3c8c:	andeq	r5, r0, r6, ror #29
    3c90:	andeq	r5, r0, ip, asr #29
    3c94:			; <UNDEFINED> instruction: 0x00005ebe
    3c98:	strdeq	r5, [r0], -r0
    3c9c:	andeq	r5, r0, sl, asr lr
    3ca0:			; <UNDEFINED> instruction: 0x00005db8
    3ca4:	andeq	r5, r0, r8, asr sp
    3ca8:	andeq	r5, r0, r2, lsl #27
    3cac:	andeq	r5, r0, lr, lsr sp
    3cb0:	andcs	r4, r5, #48, 18	; 0xc0000
    3cb4:	ldrbtmi	fp, [r9], #-1520	; 0xfffffa10
    3cb8:	strmi	fp, [r4], -r7, lsl #1
    3cbc:	andcs	r7, r0, r5, lsl #16
    3cc0:	stcl	7, cr15, [ip], {253}	; 0xfd
    3cc4:			; <UNDEFINED> instruction: 0xf0054e2c
    3cc8:	ldrbtmi	r0, [lr], #-1295	; 0xfffffaf1
    3ccc:	strmi	r0, [r1], -sp, lsr #1
    3cd0:			; <UNDEFINED> instruction: 0xf7fd2001
    3cd4:	stmdbmi	r9!, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    3cd8:	andcs	r2, r0, r5, lsl #4
    3cdc:			; <UNDEFINED> instruction: 0xf7fd4479
    3ce0:			; <UNDEFINED> instruction: 0xf8b4ecbe
    3ce4:			; <UNDEFINED> instruction: 0xf8b4e004
    3ce8:	stmdavc	r2!, {r1, lr, pc}
    3cec:			; <UNDEFINED> instruction: 0xf0027867
    3cf0:	stmib	sp, {r0, r1, r2, r3, r8, r9}^
    3cf4:	ldmdbeq	r2, {r0, r9, sl, fp, lr, pc}
    3cf8:	strmi	r9, [r1], -r0, lsl #14
    3cfc:			; <UNDEFINED> instruction: 0xf7fd2001
    3d00:	ldmdbmi	pc, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3d04:	andcs	r2, r0, r5, lsl #4
    3d08:			; <UNDEFINED> instruction: 0xf7fd4479
    3d0c:	stmiahi	r2!, {r3, r5, r7, sl, fp, sp, lr, pc}^
    3d10:	movweq	pc, #50114	; 0xc3c2	; <UNPREDICTABLE>
    3d14:			; <UNDEFINED> instruction: 0x46010b52
    3d18:			; <UNDEFINED> instruction: 0xf7fd2001
    3d1c:	ldmdbmi	r9, {r4, r7, r8, sl, fp, sp, lr, pc}
    3d20:	andcs	r2, r0, r5, lsl #4
    3d24:			; <UNDEFINED> instruction: 0xf7fd4479
    3d28:	stmdbhi	r2!, {r1, r3, r4, r7, sl, fp, sp, lr, pc}^
    3d2c:	andls	r7, r0, #405504	; 0x63000
    3d30:	strmi	r7, [r1], -r2, lsr #20
    3d34:			; <UNDEFINED> instruction: 0xf7fd2001
    3d38:	stmiavs	r0!, {r1, r7, r8, sl, fp, sp, lr, pc}^
    3d3c:	stc	7, cr15, [r2], {253}	; 0xfd
    3d40:			; <UNDEFINED> instruction: 0x96054631
    3d44:	andcs	r4, r1, r2, lsl #12
    3d48:	ldcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    3d4c:			; <UNDEFINED> instruction: 0xf7fd6920
    3d50:	stmdbls	r5, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    3d54:	andcs	r4, r1, r2, lsl #12
    3d58:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3d5c:	andcs	r4, r1, sl, lsl #18
    3d60:			; <UNDEFINED> instruction: 0xf7fd4479
    3d64:			; <UNDEFINED> instruction: 0xf104ed6c
    3d68:			; <UNDEFINED> instruction: 0x46290014
    3d6c:	pop	{r0, r1, r2, ip, sp, pc}
    3d70:	str	r4, [sp, #240]	; 0xf0
    3d74:	andeq	r5, r0, r2, lsl sp
    3d78:	andeq	r5, r0, lr, ror sp
    3d7c:	andeq	r5, r0, r0, lsr sp
    3d80:	andeq	r5, r0, r0, lsr #26
    3d84:	andeq	r5, r0, r0, lsl sp
    3d88:	andeq	r6, r0, r4, ror fp
    3d8c:	mvnsmi	lr, sp, lsr #18
    3d90:	bmi	fefd55f4 <__assert_fail@plt+0xfefd3c3c>
    3d94:	blmi	fefd5614 <__assert_fail@plt+0xfefd3c5c>
    3d98:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    3d9c:	rscshi	pc, r8, #14614528	; 0xdf0000
    3da0:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    3da4:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    3da8:			; <UNDEFINED> instruction: 0xf04f9305
    3dac:	ldmdacs	r2, {r8, r9}
    3db0:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3db4:	strcs	pc, [ip], r0
    3db8:	beq	fe408258 <__assert_fail@plt+0xfe4068a0>
    3dbc:	ldrbcs	r2, [r5], -r6, lsr #12
    3dc0:	ldmdahi	r7!, {r1, r2, r5, r8, fp, ip, lr}^
    3dc4:	cmppl	sp, lr, lsr r9
    3dc8:	stmdbcs	r3, {r0, r2, r3, r4, r7}
    3dcc:	cmphi	r0, r0, lsl #4	; <UNPREDICTABLE>
    3dd0:			; <UNDEFINED> instruction: 0xf001e8df
    3dd4:	adcsls	fp, r9, #12352	; 0x3040
    3dd8:	vmla.i8	d2, d0, d15
    3ddc:	ldm	pc, {r0, r2, r4, r6, r8, pc}^	; <UNPREDICTABLE>
    3de0:	sbceq	pc, pc, r1, lsl r0	; <UNPREDICTABLE>
    3de4:	adcseq	r0, lr, fp, asr #1
    3de8:	rscseq	r0, pc, lr, lsl #2
    3dec:	ldrshteq	r0, [r7], #11
    3df0:	strdeq	r0, [pc], #3	; <UNPREDICTABLE>
    3df4:	rsceq	r0, r7, fp, ror #1
    3df8:	sbcseq	r0, pc, r3, ror #1
    3dfc:	ldrsbeq	r0, [r7], #11
    3e00:	stmibmi	r6!, {r0, r1, r4, r6, r7}
    3e04:	andcs	r4, r5, #5242880	; 0x500000
    3e08:	ldrbtmi	r2, [r9], #-0
    3e0c:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    3e10:	strmi	r4, [r1], -sl, lsr #12
    3e14:			; <UNDEFINED> instruction: 0xf7fd2001
    3e18:	bmi	fe87f268 <__assert_fail@plt+0xfe87d8b0>
    3e1c:	ldrbtmi	r4, [sl], #-2973	; 0xfffff463
    3e20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e24:	subsmi	r9, sl, r5, lsl #22
    3e28:	msrhi	CPSR_, r0, asr #32
    3e2c:	pop	{r1, r2, ip, sp, pc}
    3e30:	ldmibmi	ip, {r4, r5, r6, r7, r8, pc}
    3e34:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3e38:			; <UNDEFINED> instruction: 0xf7fd2000
    3e3c:			; <UNDEFINED> instruction: 0x4601ec10
    3e40:			; <UNDEFINED> instruction: 0xf7fd2001
    3e44:			; <UNDEFINED> instruction: 0xe7e8ecfc
    3e48:	andcs	r4, r5, #2473984	; 0x25c000
    3e4c:			; <UNDEFINED> instruction: 0xe7f34479
    3e50:	andcs	r4, r5, #2457600	; 0x258000
    3e54:			; <UNDEFINED> instruction: 0xe7ef4479
    3e58:	andcs	r4, r5, #2441216	; 0x254000
    3e5c:			; <UNDEFINED> instruction: 0xe7eb4479
    3e60:	andcs	r4, r5, #148, 18	; 0x250000
    3e64:			; <UNDEFINED> instruction: 0xe7e74479
    3e68:			; <UNDEFINED> instruction: 0xf0002900
    3e6c:	stmdbcs	r1, {r1, r3, r4, r6, r7, pc}
    3e70:	sbchi	pc, r9, r0
    3e74:	andcs	r4, r5, #144, 18	; 0x240000
    3e78:	andcs	r4, r0, r9, ror r4
    3e7c:	bl	ffbc1e78 <__assert_fail@plt+0xffbc04c0>
    3e80:	strmi	r4, [r1], -r2, lsr #12
    3e84:			; <UNDEFINED> instruction: 0xf7fd2001
    3e88:	mcrcs	12, 0, lr, cr0, cr10, {6}
    3e8c:	blmi	fe2f81a8 <__assert_fail@plt+0xfe2f67f0>
    3e90:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3e94:	ldrbeq	r6, [fp, #2075]	; 0x81b
    3e98:			; <UNDEFINED> instruction: 0xf106d5bf
    3e9c:			; <UNDEFINED> instruction: 0xf7ff0008
    3ea0:	ldr	pc, [sl, r7, lsl #30]!
    3ea4:	andcs	r4, r5, #2195456	; 0x218000
    3ea8:	ldrbtmi	r2, [r9], #-0
    3eac:	bl	ff5c1ea8 <__assert_fail@plt+0xff5c04f0>
    3eb0:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx1
    3eb4:	sbchi	pc, r3, r0
    3eb8:	andcs	r6, r1, r2, ror r8
    3ebc:			; <UNDEFINED> instruction: 0x0e12ba12
    3ec0:	ldc	7, cr15, [ip], #1012	; 0x3f4
    3ec4:	ldmdbmi	pc!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    3ec8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ecc:	ldmdbmi	lr!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3ed0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ed4:	ldmdbmi	sp!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3ed8:	andcs	r2, r0, r5, lsl #4
    3edc:			; <UNDEFINED> instruction: 0xf7fd4479
    3ee0:			; <UNDEFINED> instruction: 0x4601ebbe
    3ee4:			; <UNDEFINED> instruction: 0xf7fd2001
    3ee8:	cdpcs	12, 0, cr14, cr0, cr10, {5}
    3eec:	ldr	sp, [r4, pc, asr #3]
    3ef0:	andcs	r4, r5, #1949696	; 0x1dc000
    3ef4:			; <UNDEFINED> instruction: 0xe79f4479
    3ef8:	andcs	r4, r5, #1933312	; 0x1d8000
    3efc:	andcs	r4, r0, r9, ror r4
    3f00:	bl	feb41efc <__assert_fail@plt+0xfeb40544>
    3f04:	andcs	r4, r1, r1, lsl #12
    3f08:	ldc	7, cr15, [r8], {253}	; 0xfd
    3f0c:	andcs	sl, r0, r1, lsl #24
    3f10:	andls	r2, r1, r2, lsl #6
    3f14:	andeq	lr, r2, r4, asr #19
    3f18:	andcc	pc, r4, sp, lsr #17
    3f1c:			; <UNDEFINED> instruction: 0xf0002e00
    3f20:	ldmdavs	r3!, {r0, r1, r4, r7, pc}^
    3f24:	stmdbmi	ip!, {r0, r2, r9, sp}^
    3f28:	movwls	r4, #9337	; 0x2479
    3f2c:	bl	fe5c1f28 <__assert_fail@plt+0xfe5c0570>
    3f30:			; <UNDEFINED> instruction: 0x46052110
    3f34:			; <UNDEFINED> instruction: 0xf7ff4620
    3f38:	strtmi	pc, [r9], -pc, ror #23
    3f3c:	andcs	r4, r1, r2, lsl #12
    3f40:	ldcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    3f44:	stmdbmi	r5!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    3f48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f4c:	stmdbmi	r4!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3f50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f54:	stmdbmi	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3f58:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f5c:	stmdbmi	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    3f60:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f64:			; <UNDEFINED> instruction: 0xf7fd2000
    3f68:			; <UNDEFINED> instruction: 0x4601eb7a
    3f6c:			; <UNDEFINED> instruction: 0xf7fd2001
    3f70:	cdpcs	12, 0, cr14, cr0, cr6, {3}
    3f74:	ldrb	sp, [r0, -fp, lsl #3]
    3f78:	andcs	r4, r5, #92, 18	; 0x170000
    3f7c:			; <UNDEFINED> instruction: 0xe7f14479
    3f80:	andcs	r4, r5, #1490944	; 0x16c000
    3f84:			; <UNDEFINED> instruction: 0xe7ed4479
    3f88:	andcs	r4, r5, #1474560	; 0x168000
    3f8c:			; <UNDEFINED> instruction: 0xe7e94479
    3f90:	andcs	r4, r5, #1458176	; 0x164000
    3f94:			; <UNDEFINED> instruction: 0xe7e54479
    3f98:	andcs	r4, r5, #88, 18	; 0x160000
    3f9c:			; <UNDEFINED> instruction: 0xe7e14479
    3fa0:	andcs	r4, r5, #1425408	; 0x15c000
    3fa4:			; <UNDEFINED> instruction: 0xe7dd4479
    3fa8:	andcs	r4, r5, #1409024	; 0x158000
    3fac:			; <UNDEFINED> instruction: 0xe7d94479
    3fb0:	andcs	r4, r5, #1392640	; 0x154000
    3fb4:			; <UNDEFINED> instruction: 0xe7d54479
    3fb8:	andcs	r4, r5, #84, 18	; 0x150000
    3fbc:			; <UNDEFINED> instruction: 0xe7d14479
    3fc0:	andcs	r4, r5, #1359872	; 0x14c000
    3fc4:			; <UNDEFINED> instruction: 0xe7cd4479
    3fc8:	andcs	r4, r5, #1343488	; 0x148000
    3fcc:			; <UNDEFINED> instruction: 0xe7c94479
    3fd0:	andcs	r4, r5, #1327104	; 0x144000
    3fd4:			; <UNDEFINED> instruction: 0xe7c54479
    3fd8:	andcs	r4, r5, #80, 18	; 0x140000
    3fdc:			; <UNDEFINED> instruction: 0xe7c14479
    3fe0:	andcs	r4, r5, #1294336	; 0x13c000
    3fe4:	ldrbtmi	r2, [r9], #-0
    3fe8:	bl	e41fe4 <__assert_fail@plt+0xe4062c>
    3fec:			; <UNDEFINED> instruction: 0x4601463a
    3ff0:			; <UNDEFINED> instruction: 0xf7fd2001
    3ff4:	cdpcs	12, 0, cr14, cr0, cr4, {1}
    3ff8:	svcge	0x0049f47f
    3ffc:	stmdbmi	r9, {r0, r2, r3, r8, r9, sl, sp, lr, pc}^
    4000:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4004:	stmdbmi	r8, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    4008:	andcs	r2, r0, r5, lsl #4
    400c:			; <UNDEFINED> instruction: 0xf7fd4479
    4010:	strmi	lr, [r1], -r6, lsr #22
    4014:			; <UNDEFINED> instruction: 0xf7fd4620
    4018:	mcrcs	12, 0, lr, cr0, cr2, {0}
    401c:	svcge	0x0037f47f
    4020:			; <UNDEFINED> instruction: 0x4608e6fb
    4024:	andcs	r4, r5, #1064960	; 0x104000
    4028:			; <UNDEFINED> instruction: 0xf7fd4479
    402c:			; <UNDEFINED> instruction: 0x4601eb18
    4030:			; <UNDEFINED> instruction: 0xf7fd2001
    4034:	cdpcs	12, 0, cr14, cr0, cr4, {0}
    4038:	svcge	0x0029f47f
    403c:	ldrtmi	lr, [sl], -sp, ror #13
    4040:			; <UNDEFINED> instruction: 0xf7fd2001
    4044:			; <UNDEFINED> instruction: 0xe6e8ebfc
    4048:	andcs	r4, r5, #933888	; 0xe4000
    404c:	smladxls	r2, r0, r6, r4
    4050:			; <UNDEFINED> instruction: 0xf7fd4479
    4054:	tstcs	r0, r4, lsl #22
    4058:	strtmi	r4, [r0], -r5, lsl #12
    405c:	blx	1742062 <__assert_fail@plt+0x17406aa>
    4060:	strmi	r4, [r2], -r9, lsr #12
    4064:			; <UNDEFINED> instruction: 0xf7fd2001
    4068:	ldrb	lr, [r6], sl, ror #23
    406c:	bl	c2068 <__assert_fail@plt+0xc06b0>
    4070:	andcs	r4, r5, #48, 18	; 0xc0000
    4074:	ldrbtmi	r2, [r9], #-0
    4078:	b	ffc42074 <__assert_fail@plt+0xffc406bc>
    407c:	strmi	r4, [r1], -r2, lsr #12
    4080:			; <UNDEFINED> instruction: 0xf7fd2001
    4084:			; <UNDEFINED> instruction: 0xe741ebdc
    4088:	andcs	r4, r5, #704512	; 0xac000
    408c:	uxtah	r4, r4, r9, ror #8
    4090:	andeq	r7, r1, sl, ror #31
    4094:	andeq	r0, r0, r0, asr #3
    4098:	andeq	r7, r1, r0, ror #31
    409c:	andeq	r6, r0, r6, lsl r0
    40a0:	andeq	r7, r1, r6, ror #30
    40a4:	andeq	r5, r0, lr, ror pc
    40a8:	andeq	r5, r0, ip, ror pc
    40ac:	andeq	r5, r0, ip, lsl #31
    40b0:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    40b4:			; <UNDEFINED> instruction: 0x00005eb8
    40b8:	andeq	r5, r0, ip, ror #29
    40bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    40c0:	ldrdeq	r5, [r0], -sl
    40c4:	ldrdeq	r5, [r0], -lr
    40c8:	andeq	r5, r0, lr, ror fp
    40cc:	muleq	r0, r4, sp
    40d0:	andeq	r5, r0, r8, lsl pc
    40d4:	ldrdeq	r5, [r0], -r0
    40d8:	andeq	r5, r0, r0, ror #27
    40dc:	andeq	r5, r0, sl, asr sp
    40e0:	andeq	r5, r0, r2, asr #26
    40e4:	andeq	r5, r0, r6, lsr #26
    40e8:	andeq	r5, r0, sl, lsr fp
    40ec:	andeq	r5, r0, r0, lsl #22
    40f0:	ldrdeq	r5, [r0], -r8
    40f4:			; <UNDEFINED> instruction: 0x00005cb0
    40f8:	muleq	r0, r0, ip
    40fc:	andeq	r5, r0, r4, ror ip
    4100:	andeq	r5, r0, r8, lsr ip
    4104:	strdeq	r5, [r0], -ip
    4108:	ldrdeq	r5, [r0], -r4
    410c:			; <UNDEFINED> instruction: 0x00005bb0
    4110:	muleq	r0, r0, fp
    4114:	andeq	r5, r0, ip, ror #22
    4118:	andeq	r5, r0, r8, asr #22
    411c:	andeq	r5, r0, r8, lsr #22
    4120:	strdeq	r5, [r0], -sl
    4124:			; <UNDEFINED> instruction: 0x00005abe
    4128:	andeq	r5, r0, r8, lsr sp
    412c:	andeq	r5, r0, r4, lsl #26
    4130:			; <UNDEFINED> instruction: 0x00005cb8
    4134:	andeq	r5, r0, sl, ror ip
    4138:	andeq	r5, r0, r4, asr #23
    413c:	blmi	fed16c10 <__assert_fail@plt+0xfed15258>
    4140:	push	{r1, r3, r4, r5, r6, sl, lr}
    4144:			; <UNDEFINED> instruction: 0xf5ad4ff0
    4148:	ldmpl	r3, {r0, r1, r2, r4, r8, sl, fp, ip, sp, lr}^
    414c:			; <UNDEFINED> instruction: 0xf10d4605
    4150:	ldrcs	r0, [r0], -r8, lsr #22
    4154:	orrsls	r6, r5, #1769472	; 0x1b0000
    4158:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    415c:	bl	bc2158 <__assert_fail@plt+0xbc07a0>
    4160:	vst1.16	{d20-d22}, [pc :64], r9
    4164:	movwcs	r5, #4609	; 0x1201
    4168:	andvs	pc, r4, fp, asr #17
    416c:	andcc	pc, ip, fp, asr #17
    4170:	strvc	pc, [r0], -pc, asr #8
    4174:			; <UNDEFINED> instruction: 0xf8cbab15
    4178:			; <UNDEFINED> instruction: 0xf8cb6014
    417c:			; <UNDEFINED> instruction: 0x26083010
    4180:	strls	sl, [r7], -r6, lsl #22
    4184:	beq	11405c0 <__assert_fail@plt+0x113ec08>
    4188:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    418c:			; <UNDEFINED> instruction: 0xf8cb2600
    4190:			; <UNDEFINED> instruction: 0xf8cba000
    4194:			; <UNDEFINED> instruction: 0xf8cd3008
    4198:			; <UNDEFINED> instruction: 0xf8cb8018
    419c:	svcmi	0x009d6018
    41a0:			; <UNDEFINED> instruction: 0x4604447f
    41a4:			; <UNDEFINED> instruction: 0xf8d46828
    41a8:			; <UNDEFINED> instruction: 0xf7fd9000
    41ac:			; <UNDEFINED> instruction: 0xf1b0ebb2
    41b0:	blle	9c71b8 <__assert_fail@plt+0x9c5800>
    41b4:	ldrdcc	lr, [r4, -fp]
    41b8:	ldrmi	r2, [r9], #-2315	; 0xfffff6f5
    41bc:	shadd8mi	fp, r3, r8
    41c0:	ldmdavs	sl, {r0, r1, r6, r7, r8, ip, sp, pc}^
    41c4:	ldmvs	sl, {r1, r5, r8, fp, ip, sp, pc}
    41c8:	svclt	0x00082a0b
    41cc:	streq	pc, [ip], -r3, lsl #2
    41d0:	bcs	2de240 <__assert_fail@plt+0x2dc888>
    41d4:	andcc	sp, r3, #229376	; 0x38000
    41d8:	andeq	pc, r3, #34	; 0x22
    41dc:			; <UNDEFINED> instruction: 0xf1034413
    41e0:	addsmi	r0, r1, #12, 4	; 0xc0000000
    41e4:	ldmdavs	sl, {r1, r2, r8, r9, ip, lr, pc}
    41e8:			; <UNDEFINED> instruction: 0xf0223203
    41ec:	ldrmi	r0, [sl], #-515	; 0xfffffdfd
    41f0:	rscle	r4, r5, #268435465	; 0x10000009
    41f4:			; <UNDEFINED> instruction: 0xf0002e00
    41f8:	ldmdbvc	r3!, {r1, r2, r8, pc}
    41fc:	andsle	r2, r3, r1, lsl #22
    4200:	eorsle	r2, r7, r2, lsl #22
    4204:	beq	40348 <__assert_fail@plt+0x3e990>
    4208:	andls	pc, r0, r4, asr #17
    420c:	blmi	fe016c1c <__assert_fail@plt+0xfe015264>
    4210:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4214:	blls	fe55e284 <__assert_fail@plt+0xfe55c8cc>
    4218:			; <UNDEFINED> instruction: 0xf040405a
    421c:			; <UNDEFINED> instruction: 0x465080f2
    4220:	cfldr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    4224:	svchi	0x00f0e8bd
    4228:	ldmpl	fp!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    422c:			; <UNDEFINED> instruction: 0xf015681d
    4230:	teqle	r1, r0, lsl r3
    4234:	streq	pc, [r1, #-21]	; 0xffffffeb
    4238:	ldmdavs	r3!, {r0, r1, r4, r5, r8, ip, lr, pc}
    423c:	blcs	168ca58 <__assert_fail@plt+0x168b0a0>
    4240:	ldmdbmi	r7!, {r0, r3, r6, ip, lr, pc}^
    4244:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4248:	b	242244 <__assert_fail@plt+0x24088c>
    424c:	ldmdavs	r0!, {r0, r1, ip, pc}
    4250:	b	1cc224c <__assert_fail@plt+0x1cc0894>
    4254:	strtmi	r9, [r9], -r3, lsl #20
    4258:	strtmi	r4, [r8], -r3, lsl #12
    425c:	b	13c2258 <__assert_fail@plt+0x13c08a0>
    4260:			; <UNDEFINED> instruction: 0xf04f4b70
    4264:	ldmpl	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}^
    4268:	movwcc	r6, #6163	; 0x1813
    426c:			; <UNDEFINED> instruction: 0xf8c46013
    4270:	strb	r9, [fp, r0]
    4274:	svceq	0x0007f1bc
    4278:	blmi	1afb6a8 <__assert_fail@plt+0x1af9cf0>
    427c:	ldrdcs	pc, [r4], -sl
    4280:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4284:			; <UNDEFINED> instruction: 0xd103429a
    4288:	mulcc	r0, r8, r8
    428c:	andsle	r2, r9, r8, lsl #22
    4290:	eorvs	r2, r6, r0, lsl #12
    4294:			; <UNDEFINED> instruction: 0xe7b946b2
    4298:	bcc	3dc <raise@plt-0x112c>
    429c:	andls	pc, r0, r4, asr #17
    42a0:	stclmi	7, cr14, [r2, #-720]!	; 0xfffffd30
    42a4:	ldrbtmi	r4, [sp], #-1566	; 0xfffff9e2
    42a8:	andeq	pc, r1, #-2147483599	; 0x80000031
    42ac:	andcs	r1, r1, r9, lsr #19
    42b0:	b	ff5c22ac <__assert_fail@plt+0xff5c08f4>
    42b4:	b	13ca394 <__assert_fail@plt+0x13c89dc>
    42b8:	svclt	0x000870d0
    42bc:	stmdacs	r0, {r0, sp}
    42c0:			; <UNDEFINED> instruction: 0xe7cdd1f2
    42c4:			; <UNDEFINED> instruction: 0x1004f8b8
    42c8:			; <UNDEFINED> instruction: 0xf0024628
    42cc:	strmi	pc, [r2], pc, lsr #21
    42d0:	eorvs	fp, r0, r8, ror #18
    42d4:	ldmdbmi	r6, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    42d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    42dc:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42e0:			; <UNDEFINED> instruction: 0x462968b3
    42e4:	strtmi	r4, [r8], -r2, lsl #12
    42e8:	b	2422e4 <__assert_fail@plt+0x24092c>
    42ec:	blmi	147e1d4 <__assert_fail@plt+0x147c81c>
    42f0:			; <UNDEFINED> instruction: 0x1006f8b8
    42f4:	blt	125a6e8 <__assert_fail@plt+0x1258d30>
    42f8:	ldmdavs	fp, {r1, r3, r7, r9, ip, sp, pc}
    42fc:	blx	7cad64 <__assert_fail@plt+0x7c93ac>
    4300:	streq	pc, [r0], #-3200	; 0xfffff380
    4304:	stmdami	ip, {r2, r4, sl, ip, lr, pc}^
    4308:	and	pc, r0, r7, asr r8	; <UNPREDICTABLE>
    430c:	ldrdeq	pc, [r0], -lr
    4310:	svclt	0x00a44584
    4314:	andeq	pc, r1, ip, lsl #2
    4318:	andeq	pc, r0, lr, asr #17
    431c:	ldmdapl	r8!, {r0, r1, r2, r6, fp, lr}
    4320:			; <UNDEFINED> instruction: 0xc000f8b0
    4324:	andeq	lr, ip, #165888	; 0x28800
    4328:	bcs	30b78 <__assert_fail@plt+0x2f1c0>
    432c:	andhi	sp, r1, r2, ror #26
    4330:	blcs	de4e4 <__assert_fail@plt+0xdcb2c>
    4334:	bmi	ef8468 <__assert_fail@plt+0xef6ab0>
    4338:	ldmpl	r9!, {r3, r4, r5, r8, r9, fp, lr}
    433c:	andcc	r6, r1, #655360	; 0xa0000
    4340:	ldmpl	fp!, {r1, r3, sp, lr}^
    4344:			; <UNDEFINED> instruction: 0xf013681b
    4348:	teqle	fp, r0, lsl r5
    434c:	beq	803a0 <__assert_fail@plt+0x7e9e8>
    4350:	mrcmi	0, 1, sp, cr11, cr2, {0}
    4354:			; <UNDEFINED> instruction: 0xf1c5447e
    4358:	ldmdbne	r1!, {r1, r9}^
    435c:			; <UNDEFINED> instruction: 0xf7fd2001
    4360:	strmi	lr, [r5], #-2688	; 0xfffff580
    4364:	svclt	0x008c2d01
    4368:	movwcs	r2, #4864	; 0x1300
    436c:	bicsvc	lr, r0, #339968	; 0x53000
    4370:			; <UNDEFINED> instruction: 0xf8c4d1f1
    4374:	strb	r9, [r9, -r0]
    4378:	ldc2l	0, cr15, [r8, #-0]
    437c:	andcs	r4, r5, #802816	; 0xc4000
    4380:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    4384:	stmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4388:			; <UNDEFINED> instruction: 0x46052110
    438c:			; <UNDEFINED> instruction: 0xf7ff1870
    4390:			; <UNDEFINED> instruction: 0xf8b8f9c3
    4394:	strtmi	r3, [r9], -r6
    4398:	addslt	fp, fp, #372736	; 0x5b000
    439c:	andcs	r4, r1, r2, lsl #12
    43a0:	b	134239c <__assert_fail@plt+0x13409e4>
    43a4:	ldmvs	r2!, {r0, r1, r4, r6, r9, sl, lr}
    43a8:	beq	804ec <__assert_fail@plt+0x7eb34>
    43ac:	ldmdbvc	r0!, {r0, r4, r5, r7, r8, fp, ip, sp, lr}^
    43b0:	stc2l	7, cr15, [ip], #1020	; 0x3fc
    43b4:	ldmpl	fp!, {r2, r5, r8, r9, fp, lr}^
    43b8:			; <UNDEFINED> instruction: 0xf7fd6818
    43bc:			; <UNDEFINED> instruction: 0xf8c4e8ea
    43c0:	str	r9, [r3, -r0]!
    43c4:	beq	80508 <__assert_fail@plt+0x7eb50>
    43c8:	andls	pc, r0, r4, asr #17
    43cc:	movwcs	lr, #18206	; 0x471e
    43d0:	movwls	r6, #2088	; 0x828
    43d4:			; <UNDEFINED> instruction: 0xf06fab05
    43d8:	andcs	r0, r1, #1073741836	; 0x4000000c
    43dc:	mvnscs	r6, r9, lsl r0
    43e0:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43e4:			; <UNDEFINED> instruction: 0xd1a63001
    43e8:	andcs	r4, r2, r8, lsl sl
    43ec:	ldrbtmi	r6, [sl], #-2081	; 0xfffff7df
    43f0:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    43f4:	bl	fe8f0e68 <__assert_fail@plt+0xfe8ef4b0>
    43f8:			; <UNDEFINED> instruction: 0xf5b3030c
    43fc:	blle	fe5d8004 <__assert_fail@plt+0xfe5d664c>
    4400:			; <UNDEFINED> instruction: 0xf7fde795
    4404:			; <UNDEFINED> instruction: 0xf7fde938
    4408:	svclt	0x0000eac0
    440c:	andeq	r7, r1, r4, asr #24
    4410:	andeq	r0, r0, r0, asr #3
    4414:	andeq	r7, r1, r4, ror #23
    4418:	andeq	r7, r1, r4, ror fp
    441c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4420:	strdeq	r5, [r0], -r2
    4424:	andeq	r0, r0, r0, lsr r2
    4428:	ldrdeq	r7, [r1], -r8
    442c:	andeq	r5, r0, lr, lsl #23
    4430:	andeq	r5, r0, lr, ror #22
    4434:	strdeq	r0, [r0], -r8
    4438:	andeq	r0, r0, r0, lsl #4
    443c:	andeq	r0, r0, r4, ror #3
    4440:	andeq	r5, r0, r4, lsr fp
    4444:	andeq	r5, r0, sl, lsl #22
    4448:	andeq	r0, r0, r8, lsr #4
    444c:	andeq	r5, r0, r2, lsl #21
    4450:	svcmi	0x00f0e92d
    4454:			; <UNDEFINED> instruction: 0xf8df4615
    4458:			; <UNDEFINED> instruction: 0x46982414
    445c:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    4460:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    4464:	stmvs	ip, {r1, r2, r6, fp, sp, lr}
    4468:	mcrcs	8, 0, r5, cr3, cr3, {6}
    446c:	strls	pc, [r4], #-2271	; 0xfffff721
    4470:	movwls	r6, #47131	; 0xb81b
    4474:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4478:	ldrbtmi	r9, [r9], #2838	; 0xb16
    447c:	movwls	r6, #26660	; 0x6824
    4480:	rscshi	pc, ip, r0
    4484:	vmlscs.f16	s12, s22, s28	; <UNPREDICTABLE>
    4488:	smlsdxcs	r0, fp, r8, sp
    448c:	ldrtmi	r4, [sl], r3, lsr #13
    4490:	vpadd.f32	d18, d0, d1
    4494:			; <UNDEFINED> instruction: 0xf1a58183
    4498:	strtmi	r0, [r2], -r2, lsl #24
    449c:	b	13cd0a4 <__assert_fail@plt+0x13cb6ec>
    44a0:			; <UNDEFINED> instruction: 0xf10e0e5c
    44a4:	bl	105cb0 <__assert_fail@plt+0x1042f8>
    44a8:			; <UNDEFINED> instruction: 0xf8320646
    44ac:	addsmi	r1, r6, #2048	; 0x800
    44b0:	mvnsle	r4, fp, lsl #8
    44b4:	mcrreq	11, 10, lr, lr, cr12
    44b8:	svceq	0x0001f1bc
    44bc:	ldmdavc	r2!, {r3, r8, r9, sl, fp, ip, sp, pc}
    44c0:	svclt	0x00087826
    44c4:	mcrcs	8, 0, r1, cr0, cr11, {4}
    44c8:	addhi	pc, r2, r0
    44cc:	cfmvdlrcs	mvd8, r1
    44d0:	vmov.i16	d15, #45568	; 0xb200
    44d4:			; <UNDEFINED> instruction: 0x4323eb03
    44d8:	movweq	lr, #14959	; 0x3a6f
    44dc:			; <UNDEFINED> instruction: 0xd07db29f
    44e0:	addshi	pc, r1, r0, lsl #4
    44e4:	cdpcs	14, 0, cr3, cr2, cr3, {0}
    44e8:	addshi	pc, r1, r0, lsl #4
    44ec:	ldclle	13, cr2, [r5, #-140]!	; 0xffffff74
    44f0:			; <UNDEFINED> instruction: 0xf0037a23
    44f4:	movwcc	r0, #17167	; 0x430f
    44f8:	svceq	0x0083ebb5
    44fc:	addeq	lr, r3, #323584	; 0x4f000
    4500:			; <UNDEFINED> instruction: 0xf1a2db6c
    4504:	stmiane	r5!, {r3, r8, r9}^
    4508:	blcs	21b89c <__assert_fail@plt+0x219ee4>
    450c:	blmi	ff6b8aac <__assert_fail@plt+0xff6b70f4>
    4510:	ldrbtmi	r6, [fp], #-2466	; 0xfffff65e
    4514:	addsmi	r6, sl, #5963776	; 0x5b0000
    4518:	stmiahi	r9!, {r5, r6, r8, ip, lr, pc}
    451c:			; <UNDEFINED> instruction: 0xf986f002
    4520:	subsle	r2, fp, r0, lsl #16
    4524:	blcc	1225b8 <__assert_fail@plt+0x120c00>
    4528:	vqdmulh.s<illegal width 8>	d2, d0, d1
    452c:	blmi	ff4e4994 <__assert_fail@plt+0xff4e2fdc>
    4530:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4534:			; <UNDEFINED> instruction: 0xf016681e
    4538:	cmple	pc, r1, lsl r6	; <UNPREDICTABLE>
    453c:	ldc2	0, cr15, [r6], {0}
    4540:	andcs	r4, r5, #3391488	; 0x33c000
    4544:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4548:	stm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    454c:			; <UNDEFINED> instruction: 0x46032110
    4550:	ldrmi	r4, [r8], r0, asr #12
    4554:			; <UNDEFINED> instruction: 0xf8e0f7ff
    4558:	strbmi	r8, [r1], -fp, ror #17
    455c:	addslt	fp, fp, #372736	; 0x5b000
    4560:	andcs	r4, r1, r2, lsl #12
    4564:	stmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4568:			; <UNDEFINED> instruction: 0xf0402f00
    456c:	stmdavs	r2!, {r0, r2, r3, r5, r6, r8, pc}^
    4570:	stmdavc	r1!, {r0, r1, r5, r9, sl, lr}^
    4574:	beq	806b8 <__assert_fail@plt+0x7ed00>
    4578:	blt	4a2600 <__assert_fail@plt+0x4a0c48>
    457c:	stc2	7, cr15, [r6], {255}	; 0xff
    4580:	stmdbvs	fp, {r1, r2, r3, r5, sp, lr, pc}
    4584:	ldrtmi	r2, [sl], r0, lsl #14
    4588:	ldrmi	r4, [lr], #-1699	; 0xfffff95d
    458c:			; <UNDEFINED> instruction: 0xf43f2b00
    4590:	ldmib	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    4594:	ldmdblt	r9!, {r8, sp}
    4598:	stmdbcs	r2, {r0, r3, r4, r7, fp, sp, lr}
    459c:	stmdbcs	r7, {r0, r2, r3, r5, ip, lr, pc}
    45a0:			; <UNDEFINED> instruction: 0xf103bf04
    45a4:	ldrmi	r0, [r7], -ip, lsl #22
    45a8:			; <UNDEFINED> instruction: 0xf67f2a0b
    45ac:	andcc	sl, r3, #452	; 0x1c4
    45b0:	andeq	pc, r3, #34	; 0x22
    45b4:			; <UNDEFINED> instruction: 0xf1034413
    45b8:	addsmi	r0, r6, #12, 4	; 0xc0000000
    45bc:	svcge	0x0068f4ff
    45c0:	andcc	r6, r3, #1703936	; 0x1a0000
    45c4:	andeq	pc, r3, #34	; 0x22
    45c8:	addsmi	r4, r6, #436207616	; 0x1a000000
    45cc:	smmls	pc, lr, r2, sp	; <UNPREDICTABLE>
    45d0:			; <UNDEFINED> instruction: 0xf00288a1
    45d4:	stmdacs	r0, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    45d8:	addhi	pc, r5, r0, asr #32
    45dc:	beq	80720 <__assert_fail@plt+0x7ed68>
    45e0:	blmi	fe8d7088 <__assert_fail@plt+0xfe8d56d0>
    45e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    45e8:	blls	2de658 <__assert_fail@plt+0x2dcca0>
    45ec:			; <UNDEFINED> instruction: 0xf040405a
    45f0:	ldrbmi	r8, [r0], -r9, lsr #2
    45f4:	pop	{r0, r2, r3, ip, sp, pc}
    45f8:	bcs	e85c0 <__assert_fail@plt+0xe6c08>
    45fc:	svcge	0x0048f67f
    4600:	mulge	ip, r3, r8
    4604:	mcrcc	7, 0, lr, cr11, cr0, {6}
    4608:			; <UNDEFINED> instruction: 0xf67f2e01
    460c:	bmi	fe6f03d0 <__assert_fail@plt+0xfe6eea18>
    4610:	tstne	r1, #64, 4	; <UNPREDICTABLE>
    4614:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4618:	andsmi	r6, r3, r2, lsl r8
    461c:			; <UNDEFINED> instruction: 0xf0002b01
    4620:	ldrbeq	r8, [r5, #193]	; 0xc1
    4624:	adcshi	pc, r7, r0, asr #2
    4628:			; <UNDEFINED> instruction: 0xf8594b97
    462c:			; <UNDEFINED> instruction: 0xf8d33003
    4630:			; <UNDEFINED> instruction: 0xf1baa000
    4634:			; <UNDEFINED> instruction: 0xf0400f00
    4638:	tsteq	r0, #174	; 0xae
    463c:	sbchi	pc, sp, r0, lsl #2
    4640:	andcs	r4, r5, #2392064	; 0x248000
    4644:	ldrbtmi	r2, [r9], #-0
    4648:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    464c:			; <UNDEFINED> instruction: 0x46052110
    4650:			; <UNDEFINED> instruction: 0xf7ff4640
    4654:	strtmi	pc, [r9], -r1, ror #16
    4658:	andcs	r4, r1, r2, lsl #12
    465c:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4660:			; <UNDEFINED> instruction: 0xf0002f00
    4664:	stmibmi	sl, {r1, r4, r5, r7, pc}
    4668:	andcs	r2, r0, r5, lsl #4
    466c:			; <UNDEFINED> instruction: 0xf7fc4479
    4670:			; <UNDEFINED> instruction: 0x4601eff6
    4674:			; <UNDEFINED> instruction: 0xf7fd2001
    4678:	ldr	lr, [r1, r2, ror #17]!
    467c:			; <UNDEFINED> instruction: 0xf0037823
    4680:	svccs	0x0004070f
    4684:	b	13d5f78 <__assert_fail@plt+0x13d45c0>
    4688:			; <UNDEFINED> instruction: 0xf1070787
    468c:	svclt	0x008c0207
    4690:	movwcs	r2, #4864	; 0x1300
    4694:	svclt	0x00a842aa
    4698:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    469c:	blmi	1df0e10 <__assert_fail@plt+0x1def458>
    46a0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    46a4:	ldrbeq	r6, [pc, #2075]	; 4ec7 <__assert_fail@plt+0x350f>
    46a8:	ldmdbmi	sl!, {r3, r4, r7, r8, sl, ip, lr, pc}^
    46ac:	andcs	r2, r0, r5, lsl #4
    46b0:	beq	807f4 <__assert_fail@plt+0x7ee3c>
    46b4:			; <UNDEFINED> instruction: 0xf7fc4479
    46b8:			; <UNDEFINED> instruction: 0x2110efd2
    46bc:	strbmi	r4, [r0], -r2, lsl #12
    46c0:			; <UNDEFINED> instruction: 0xf7ff9206
    46c4:	tstcs	r0, r9, lsr #16	; <UNPREDICTABLE>
    46c8:	strtmi	r9, [fp], -r6, lsl #20
    46cc:	strmi	r9, [r8], -r0
    46d0:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46d4:			; <UNDEFINED> instruction: 0xf894e784
    46d8:	blne	ffb6c700 <__assert_fail@plt+0xffb6ad48>
    46dc:	bleq	540af4 <__assert_fail@plt+0x53f13c>
    46e0:	svccc	0x0014443c
    46e4:			; <UNDEFINED> instruction: 0xf104e6d4
    46e8:			; <UNDEFINED> instruction: 0xf0010008
    46ec:	stmdacs	r0, {r0, r5, r6, fp, ip, sp, lr, pc}
    46f0:	svcge	0x0074f43f
    46f4:	tstcs	r0, r3, ror #17
    46f8:	blt	16d6000 <__assert_fail@plt+0x16d4648>
    46fc:	movwls	fp, #29339	; 0x729b
    4700:			; <UNDEFINED> instruction: 0xf80af7ff
    4704:			; <UNDEFINED> instruction: 0xf8df9a06
    4708:			; <UNDEFINED> instruction: 0x2108c190
    470c:	andge	pc, r0, sp, asr #17
    4710:	andls	r4, r2, #252, 8	; 0xfc000000
    4714:	strtmi	r9, [sl], -r7, lsl #22
    4718:			; <UNDEFINED> instruction: 0xf8cd9601
    471c:	andls	ip, r3, r0, lsl r0
    4720:			; <UNDEFINED> instruction: 0xf0014620
    4724:	strmi	pc, [r2], fp, ror #16
    4728:			; <UNDEFINED> instruction: 0xf0402800
    472c:	blmi	14e4940 <__assert_fail@plt+0x14e2f88>
    4730:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4734:	ldreq	r6, [r9], #2083	; 0x823
    4738:			; <UNDEFINED> instruction: 0x07dbd45b
    473c:	blmi	15f97f0 <__assert_fail@plt+0x15f7e38>
    4740:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4744:	tsteq	r4, r7, lsl #2	; <UNPREDICTABLE>
    4748:			; <UNDEFINED> instruction: 0xf7ff4658
    474c:	stmdavs	r9!, {r0, r5, r7, fp, ip, sp, lr, pc}
    4750:			; <UNDEFINED> instruction: 0xf7fd200a
    4754:	stmdavs	r8!, {r1, r4, r6, r7, fp, sp, lr, pc}
    4758:	svc	0x001af7fc
    475c:	blmi	143e464 <__assert_fail@plt+0x143caac>
    4760:			; <UNDEFINED> instruction: 0xf85988e9
    4764:	blt	1250778 <__assert_fail@plt+0x124edc0>
    4768:	ldmdavs	fp, {r1, r3, r7, r9, ip, sp, pc}
    476c:	strteq	r1, [r6], #-2716	; 0xfffff564
    4770:	ldrle	fp, [r0], #-672	; 0xfffffd60
    4774:			; <UNDEFINED> instruction: 0xf8594c4b
    4778:	stmdavs	r5!, {r2, lr}
    477c:	svclt	0x00a442a8
    4780:	eorvs	r3, r0, r1
    4784:			; <UNDEFINED> instruction: 0xf8594848
    4788:	stmdahi	r4, {}	; <UNPREDICTABLE>
    478c:	andslt	r1, r2, #18432	; 0x4800
    4790:	vstmdble	r4!, {s5-s4}
    4794:			; <UNDEFINED> instruction: 0xf04f8001
    4798:	str	r0, [r1, -r0, lsl #20]!
    479c:	strtmi	r4, [r6], -ip, lsr #13
    47a0:	str	r2, [r9], r0, lsl #6
    47a4:	teqle	r3, r0, lsl #30
    47a8:	ldrbtmi	r4, [ip], #-3136	; 0xfffff3c0
    47ac:	andeq	pc, r2, #-1073741775	; 0xc0000031
    47b0:	andcs	r1, r1, r1, ror #19
    47b4:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47b8:	svccs	0x00014407
    47bc:	movwcs	fp, #3980	; 0xf8c
    47c0:	b	14cd3cc <__assert_fail@plt+0x14cba14>
    47c4:	ldrsble	r7, [r1, #48]!	; 0x30
    47c8:	stmdavs	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    47cc:	stmdavc	r1!, {r0, r1, r5, r9, sl, lr}^
    47d0:	blt	4a2858 <__assert_fail@plt+0x4a0ea0>
    47d4:	blx	ff6c27d8 <__assert_fail@plt+0xff6c0e20>
    47d8:	ldrbmi	lr, [r1], -r2, lsl #14
    47dc:			; <UNDEFINED> instruction: 0xf7fca809
    47e0:	ldmdbmi	r3!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    47e4:	movwcs	lr, #39389	; 0x99dd
    47e8:	ldrbtmi	r2, [r9], #-1
    47ec:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47f0:	blmi	abe490 <__assert_fail@plt+0xabcad8>
    47f4:			; <UNDEFINED> instruction: 0xf8592007
    47f8:	stmdavs	r9!, {r0, r1, ip, lr}
    47fc:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4800:	ldrbeq	r6, [sl, r3, lsr #16]
    4804:	stmdavs	r8!, {r1, r2, r3, r4, r7, r8, sl, ip, lr, pc}
    4808:	mcr	7, 6, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    480c:	ldr	r6, [r4, r3, lsr #16]
    4810:	strcs	r4, [r0], #-3368	; 0xfffff2d8
    4814:			; <UNDEFINED> instruction: 0xf1c4447d
    4818:	stmdbne	r9!, {r0, r1, r9}
    481c:			; <UNDEFINED> instruction: 0xf7fd2001
    4820:	strmi	lr, [r4], #-2080	; 0xfffff7e0
    4824:	svclt	0x008c2c02
    4828:	movwcs	r2, #4864	; 0x1300
    482c:	bicsvc	lr, r0, #339968	; 0x53000
    4830:			; <UNDEFINED> instruction: 0xe7b0d1f1
    4834:	ssatmi	r4, #19, r9, lsl #22
    4838:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    483c:			; <UNDEFINED> instruction: 0xf7fc6818
    4840:	strb	lr, [sp], r8, lsr #29
    4844:	svc	0x0016f7fc
    4848:			; <UNDEFINED> instruction: 0x4630491b
    484c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4850:	svc	0x0004f7fc
    4854:	andcs	r4, r1, r1, lsl #12
    4858:	svc	0x00f0f7fc
    485c:	addslt	lr, fp, #141557760	; 0x8700000
    4860:			; <UNDEFINED> instruction: 0xf5b31b1b
    4864:	blle	fe59846c <__assert_fail@plt+0xfe596ab4>
    4868:	svclt	0x0000e794
    486c:	andeq	r7, r1, r2, lsr #18
    4870:	andeq	r0, r0, r0, asr #3
    4874:	andeq	r7, r1, sl, lsl #18
    4878:	andeq	r7, r1, r6, asr #26
    487c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4880:	andeq	r5, r0, r2, lsl #19
    4884:	andeq	r7, r1, r0, lsr #15
    4888:	andeq	r0, r0, r8, lsl #4
    488c:			; <UNDEFINED> instruction: 0x000058be
    4890:	andeq	r5, r0, r4, lsr #17
    4894:	strdeq	r5, [r0], -r0
    4898:			; <UNDEFINED> instruction: 0xffffdf8d
    489c:	andeq	r0, r0, r8, lsr #4
    48a0:	strdeq	r0, [r0], -r8
    48a4:	andeq	r0, r0, r0, lsl #4
    48a8:	andeq	r0, r0, r4, ror #3
    48ac:	andeq	r5, r0, r6, asr #14
    48b0:	andeq	r5, r0, lr, lsl #14
    48b4:	andeq	r5, r0, r0, ror #13
    48b8:	muleq	r0, r2, r6
    48bc:	andeq	r0, r0, r0
    48c0:	tstcs	r1, r3, lsl #22
    48c4:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    48c8:	mulsvs	r9, fp, r8
    48cc:	svclt	0x00004770
    48d0:			; <UNDEFINED> instruction: 0x000174be
    48d4:	andeq	r0, r0, r4, ror r2
    48d8:	tstcs	r1, r8, lsl #16
    48dc:	ldrbtmi	r4, [r8], #-2568	; 0xfffff5f8
    48e0:	blmi	231d08 <__assert_fail@plt+0x230350>
    48e4:	ldrbtmi	r5, [fp], #-2178	; 0xfffff77e
    48e8:	ldmdavs	fp, {r0, r4, sp, lr}
    48ec:	vstrlt.16	s22, [r8, #-6]	; <UNPREDICTABLE>
    48f0:	tstcs	r0, r5, lsl #22
    48f4:			; <UNDEFINED> instruction: 0xf7fc58c0
    48f8:	svclt	0x0000efce
    48fc:	andeq	r7, r1, r6, lsr #9
    4900:	andeq	r0, r0, r8, lsl r2
    4904:	andeq	r8, r1, r2, ror sl
    4908:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    490c:	blmi	c571d4 <__assert_fail@plt+0xc5581c>
    4910:	ldmdbmi	r1!, {r1, r3, r4, r5, r6, sl, lr}
    4914:	addlt	fp, r6, r0, ror r5
    4918:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    491c:	movwls	r6, #22555	; 0x581b
    4920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4924:	stmiapl	fp, {r0, r2, r3, r5, r8, r9, fp, lr}^
    4928:	blcs	1e99c <__assert_fail@plt+0x1cfe4>
    492c:	blmi	b38a3c <__assert_fail@plt+0xb37084>
    4930:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    4934:	ldrbtmi	r4, [fp], #-3115	; 0xfffff3d5
    4938:	stmdbpl	ip, {r0, r1, r3, r5, r9, sl, fp, lr}
    493c:	ldmdavs	r9, {r1, r2, r3, r4, r5, r6, sl, lr}
    4940:	blx	9e9de <__assert_fail@plt+0x9d026>
    4944:	rsbeq	pc, sp, r1, lsl #4
    4948:	addsmi	r6, r5, #117	; 0x75
    494c:	sasxmi	fp, r5, ip
    4950:			; <UNDEFINED> instruction: 0xf6446072
    4954:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    4958:	stmdacs	r0, {r1, r5, r6, r9}
    495c:	andcc	pc, r5, #165888	; 0x28800
    4960:	addsne	lr, r2, #323584	; 0x4f000
    4964:	addsmi	sp, r0, #36, 22	; 0x9000
    4968:	strmi	fp, [r4], -r8, lsr #30
    496c:			; <UNDEFINED> instruction: 0xf64dd320
    4970:	vsubw.s8	q11, q10, d3
    4974:	vcge.s8	d19, d4, d11
    4978:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    497c:	blx	fe8c61c2 <__assert_fail@plt+0xfe8c480a>
    4980:	andcs	r2, r0, #335544320	; 0x14000000
    4984:	stmdbge	r1, {r4, r9, sl, lr}
    4988:	andcs	lr, r1, #3358720	; 0x334000
    498c:	movwls	r0, #15515	; 0x3c9b
    4990:	tstpl	r3, #6144	; 0x1800	; <UNPREDICTABLE>
    4994:			; <UNDEFINED> instruction: 0xf7fc9304
    4998:	bmi	5400b0 <__assert_fail@plt+0x53e6f8>
    499c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    49a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    49a4:	subsmi	r9, sl, r5, lsl #22
    49a8:	strtmi	sp, [r0], -pc, lsl #2
    49ac:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    49b0:	bfi	r4, r4, #12, #17
    49b4:	vst1.8	{d20-d21}, [pc], lr
    49b8:	blmi	3a1fa8 <__assert_fail@plt+0x3a05f0>
    49bc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    49c0:	blx	15eb12 <__assert_fail@plt+0x15d15a>
    49c4:	subsvs	pc, sp, r2, lsl #10
    49c8:			; <UNDEFINED> instruction: 0xf7fce7c3
    49cc:	svclt	0x0000ee54
    49d0:	andeq	r7, r1, r4, ror r4
    49d4:	andeq	r0, r0, r0, asr #3
    49d8:	andeq	r7, r1, sl, ror #8
    49dc:	andeq	r0, r0, ip, asr #4
    49e0:	andeq	r7, r1, sl, lsr r7
    49e4:	andeq	r0, r0, ip, ror #3
    49e8:	andeq	r8, r1, ip, lsl sl
    49ec:	andeq	r7, r1, r6, ror #7
    49f0:			; <UNDEFINED> instruction: 0x000176b4
    49f4:	muleq	r1, sl, r9
    49f8:	tstcs	r0, r0, lsl sl
    49fc:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    4a00:	addlt	fp, r5, r0, lsl #10
    4a04:	stmdage	r1, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a08:	movwls	r6, #14363	; 0x381b
    4a0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a10:	mcr	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4a14:	andcs	r4, r1, fp, lsl #18
    4a18:	bls	6b628 <__assert_fail@plt+0x69c70>
    4a1c:			; <UNDEFINED> instruction: 0xf7fc4479
    4a20:	bmi	280660 <__assert_fail@plt+0x27eca8>
    4a24:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    4a28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a2c:	subsmi	r9, sl, r3, lsl #22
    4a30:	andlt	sp, r5, r2, lsl #2
    4a34:	blx	142bb2 <__assert_fail@plt+0x1411fa>
    4a38:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    4a3c:	andeq	r7, r1, r6, lsl #7
    4a40:	andeq	r0, r0, r0, asr #3
    4a44:	andeq	r5, r0, ip, lsr r5
    4a48:	andeq	r7, r1, lr, asr r3
    4a4c:	tstcs	r1, r8, lsl #10
    4a50:	stmdami	r6, {r0, r2, r8, r9, fp, lr}
    4a54:	bmi	195c48 <__assert_fail@plt+0x194290>
    4a58:	ldrbtmi	r5, [sl], #-2075	; 0xfffff7e5
    4a5c:			; <UNDEFINED> instruction: 0xf7fc6818
    4a60:	andcs	lr, r2, r8, lsl #30
    4a64:	mcr	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4a68:	andeq	r7, r1, r0, lsr r3
    4a6c:	ldrdeq	r0, [r0], -r8
    4a70:	andeq	r5, r0, lr, lsl #10
    4a74:	blmi	15d73d4 <__assert_fail@plt+0x15d5a1c>
    4a78:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4a7c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4a80:	ldmdavs	fp, {r0, r2, r4, r6, r8, r9, sl, fp, lr}
    4a84:			; <UNDEFINED> instruction: 0xf04f9303
    4a88:			; <UNDEFINED> instruction: 0xf7fc0300
    4a8c:	ldrbtmi	lr, [pc], #-3742	; 4a94 <__assert_fail@plt+0x30dc>
    4a90:			; <UNDEFINED> instruction: 0xf0002800
    4a94:	strmi	r8, [r4], -r8, lsl #1
    4a98:	mrc	7, 3, APSR_nzcv, cr14, cr12, {7}
    4a9c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4aa0:	mcrge	0, 0, sp, cr2, cr8, {3}
    4aa4:	tstcs	ip, r1, lsl #4
    4aa8:	ldrtmi	r4, [r3], -r0, lsr #12
    4aac:	stceq	0, cr15, [r0], {79}	; 0x4f
    4ab0:	andgt	pc, r8, sp, asr #17
    4ab4:	mcr	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4ab8:	blcs	2b6c8 <__assert_fail@plt+0x29d10>
    4abc:			; <UNDEFINED> instruction: 0x4633d13b
    4ac0:	tstcs	sp, r1, lsl #4
    4ac4:	strcs	r4, [r0], -r0, lsr #12
    4ac8:			; <UNDEFINED> instruction: 0xf7fc9602
    4acc:	blls	c034c <__assert_fail@plt+0xbe994>
    4ad0:	teqle	sl, r0, lsl #22
    4ad4:			; <UNDEFINED> instruction: 0xf7fc4628
    4ad8:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    4adc:	tstcs	r1, pc, lsr fp
    4ae0:			; <UNDEFINED> instruction: 0xf7fc2008
    4ae4:	stmdacs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    4ae8:			; <UNDEFINED> instruction: 0xf7fcdb4b
    4aec:			; <UNDEFINED> instruction: 0xf7fced58
    4af0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4af4:	tstcs	r0, ip, lsr fp
    4af8:			; <UNDEFINED> instruction: 0xf7fc2008
    4afc:	stmdacs	r0, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}
    4b00:			; <UNDEFINED> instruction: 0x4628db5c
    4b04:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    4b08:			; <UNDEFINED> instruction: 0xf7fc4620
    4b0c:			; <UNDEFINED> instruction: 0xf7fceef0
    4b10:	blmi	cc0030 <__assert_fail@plt+0xcbe678>
    4b14:			; <UNDEFINED> instruction: 0x601858fb
    4b18:	ldc	7, cr15, [r8, #1008]!	; 0x3f0
    4b1c:	bmi	c577e4 <__assert_fail@plt+0xc55e2c>
    4b20:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
    4b24:	blmi	adcb8c <__assert_fail@plt+0xadb1d4>
    4b28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b2c:	subsmi	r9, sl, r3, lsl #22
    4b30:	andlt	sp, r5, r2, asr #2
    4b34:	blmi	b342fc <__assert_fail@plt+0xb32944>
    4b38:	ldrmi	r2, [r1], -r1, lsl #4
    4b3c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    4b40:	movwcc	r9, #33280	; 0x8200
    4b44:	mcr	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4b48:	blmi	a3ea34 <__assert_fail@plt+0xa3d07c>
    4b4c:	ldrmi	r2, [r1], -r1, lsl #4
    4b50:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    4b54:	movwcc	r9, #49664	; 0xc200
    4b58:	mcr	7, 7, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4b5c:			; <UNDEFINED> instruction: 0xf7fce7ba
    4b60:	bmi	900420 <__assert_fail@plt+0x8fea68>
    4b64:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4b68:	rscscc	pc, pc, pc, asr #32
    4b6c:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    4b70:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4b74:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
    4b78:			; <UNDEFINED> instruction: 0xf04f6801
    4b7c:			; <UNDEFINED> instruction: 0xf7fc30ff
    4b80:			; <UNDEFINED> instruction: 0xf7fcedbe
    4b84:	bmi	7403fc <__assert_fail@plt+0x73ea44>
    4b88:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4b8c:	rscscc	pc, pc, pc, asr #32
    4b90:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    4b94:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    4b98:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    4b9c:			; <UNDEFINED> instruction: 0xf04f6801
    4ba0:			; <UNDEFINED> instruction: 0xf7fc30ff
    4ba4:			; <UNDEFINED> instruction: 0xf7fcedac
    4ba8:	bmi	5803d8 <__assert_fail@plt+0x57ea20>
    4bac:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4bb0:	rscscc	pc, pc, pc, asr #32
    4bb4:	stc	7, cr15, [r2, #1008]!	; 0x3f0
    4bb8:	ldcl	7, cr15, [ip, #-1008]	; 0xfffffc10
    4bbc:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    4bc0:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    4bc4:			; <UNDEFINED> instruction: 0xf04f6801
    4bc8:			; <UNDEFINED> instruction: 0xf7fc30ff
    4bcc:	svclt	0x0000ed98
    4bd0:	andeq	r7, r1, ip, lsl #6
    4bd4:	andeq	r0, r0, r0, asr #3
    4bd8:	strdeq	r7, [r1], -r6
    4bdc:	andeq	r0, r0, r8, lsl #4
    4be0:			; <UNDEFINED> instruction: 0x000001b4
    4be4:	andeq	r7, r1, r2, ror #4
    4be8:	andeq	r7, r1, r2, lsr r5
    4bec:	andeq	r7, r1, lr, lsl r5
    4bf0:	andeq	r5, r0, r8, asr #22
    4bf4:	andeq	r5, r0, lr, asr #22
    4bf8:	andeq	r5, r0, r4, lsr fp
    4bfc:	andeq	r5, r0, r6, lsl #22
    4c00:	andeq	r5, r0, r4, ror #21
    4c04:	strdeq	r5, [r0], -sl
    4c08:	blmi	a174ac <__assert_fail@plt+0xa15af4>
    4c0c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    4c10:	strmi	fp, [sp], -r6, lsl #1
    4c14:	ldmpl	r3, {r0, r1, ip, pc}^
    4c18:	movwls	r6, #22555	; 0x581b
    4c1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c20:	ldcl	7, cr15, [r2, #1008]	; 0x3f0
    4c24:	stmdacs	r0, {r2, r9, sl, lr}
    4c28:	blge	138cf4 <__assert_fail@plt+0x13733c>
    4c2c:	andcs	r9, r1, #49152	; 0xc000
    4c30:	strls	r2, [r4], -r0, lsl #12
    4c34:	stcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    4c38:	stmiblt	fp, {r2, r8, r9, fp, ip, pc}
    4c3c:	svclt	0x00181ba8
    4c40:	submi	r2, r6, #1
    4c44:			; <UNDEFINED> instruction: 0xf7fc4620
    4c48:	bmi	680598 <__assert_fail@plt+0x67ebe0>
    4c4c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    4c50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c54:	subsmi	r9, sl, r5, lsl #22
    4c58:	ldrtmi	sp, [r0], -r4, lsr #2
    4c5c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    4c60:	andcs	sl, r1, #3072	; 0xc00
    4c64:			; <UNDEFINED> instruction: 0x46204631
    4c68:			; <UNDEFINED> instruction: 0xf7fc9500
    4c6c:			; <UNDEFINED> instruction: 0x4620ee58
    4c70:	ldcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    4c74:	ble	ff94ec7c <__assert_fail@plt+0xff94d2c4>
    4c78:	stc	7, cr15, [r0, #1008]!	; 0x3f0
    4c7c:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    4c80:	ldrtmi	r6, [r0], -r1, lsl #16
    4c84:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    4c88:	ldc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    4c8c:			; <UNDEFINED> instruction: 0xf7fce7da
    4c90:	bmi	2802f0 <__assert_fail@plt+0x27e938>
    4c94:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    4c98:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4c9c:			; <UNDEFINED> instruction: 0xf7fc4620
    4ca0:	ldrb	lr, [r2, lr, lsr #26]
    4ca4:	stcl	7, cr15, [r6], #1008	; 0x3f0
    4ca8:	andeq	r7, r1, r6, ror r1
    4cac:	andeq	r0, r0, r0, asr #3
    4cb0:	andeq	r7, r1, r6, lsr r1
    4cb4:	andeq	r5, r0, lr, lsr #20
    4cb8:	strdeq	r5, [r0], -r8
    4cbc:			; <UNDEFINED> instruction: 0xf7fcb510
    4cc0:	strmi	lr, [r4], -ip, ror #26
    4cc4:	stc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    4cc8:	blle	10ecd0 <__assert_fail@plt+0x10d318>
    4ccc:	pop	{r5, r9, sl, lr}
    4cd0:			; <UNDEFINED> instruction: 0xf7fc4010
    4cd4:			; <UNDEFINED> instruction: 0xf7fcbe09
    4cd8:	bmi	1002a8 <__assert_fail@plt+0xfe8f0>
    4cdc:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    4ce0:	rscscc	pc, pc, pc, asr #32
    4ce4:	stc	7, cr15, [sl, #-1008]	; 0xfffffc10
    4ce8:	ldrdeq	r5, [r0], -r0
    4cec:	mvnsmi	lr, #737280	; 0xb4000
    4cf0:	bmi	13d6738 <__assert_fail@plt+0x13d4d80>
    4cf4:	blmi	13f0f80 <__assert_fail@plt+0x13ef5c8>
    4cf8:	ldrbtmi	r4, [sl], #-1665	; 0xfffff97f
    4cfc:	stclmi	8, cr7, [lr, #-16]
    4d00:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
    4d04:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    4d08:			; <UNDEFINED> instruction: 0xf04f931f
    4d0c:	cmnlt	r4, r0, lsl #6
    4d10:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    4d14:	stmdavs	r3, {r1, r2, r3, r6, r9, sl, lr}
    4d18:	andsmi	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    4d1c:	strpl	pc, [r0], #1044	; 0x414
    4d20:			; <UNDEFINED> instruction: 0xf816d078
    4d24:	stccs	15, cr4, [r0], {1}
    4d28:	stmdbmi	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4d2c:	bge	3ef9ac <__assert_fail@plt+0x3edff4>
    4d30:	ldrbtmi	r9, [r9], #-781	; 0xfffffcf3
    4d34:			; <UNDEFINED> instruction: 0x4648ab1d
    4d38:	blge	729970 <__assert_fail@plt+0x727fb8>
    4d3c:	blge	6e9970 <__assert_fail@plt+0x6e7fb8>
    4d40:	blge	6a9970 <__assert_fail@plt+0x6a7fb8>
    4d44:	blge	669970 <__assert_fail@plt+0x667fb8>
    4d48:	blge	629970 <__assert_fail@plt+0x627fb8>
    4d4c:	blge	5e9970 <__assert_fail@plt+0x5e7fb8>
    4d50:	blge	5a9970 <__assert_fail@plt+0x5a7fb8>
    4d54:	blge	569970 <__assert_fail@plt+0x567fb8>
    4d58:	blge	529970 <__assert_fail@plt+0x527fb8>
    4d5c:	blge	4e9970 <__assert_fail@plt+0x4e7fb8>
    4d60:	blge	4a9970 <__assert_fail@plt+0x4a7fb8>
    4d64:	blge	469970 <__assert_fail@plt+0x467fb8>
    4d68:	blge	429970 <__assert_fail@plt+0x427fb8>
    4d6c:	stcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    4d70:	ldcle	8, cr2, [pc, #-0]	; 4d78 <__assert_fail@plt+0x33c0>
    4d74:			; <UNDEFINED> instruction: 0xf1a83707
    4d78:	bl	1c7da0 <__assert_fail@plt+0x1c63e8>
    4d7c:	bl	feb07184 <__assert_fail@plt+0xfeb057cc>
    4d80:			; <UNDEFINED> instruction: 0xf10d0c00
    4d84:			; <UNDEFINED> instruction: 0x26000e38
    4d88:	ldmibne	fp!, {r2, r3, r6, r9, sl, lr}
    4d8c:			; <UNDEFINED> instruction: 0xf8524672
    4d90:			; <UNDEFINED> instruction: 0xf8031f04
    4d94:	adcmi	r1, r3, #1, 30
    4d98:	strmi	sp, [r6], #-505	; 0xfffffe07
    4d9c:	strbmi	r1, [r6, #-2076]!	; 0xfffff7e4
    4da0:	blmi	9fb574 <__assert_fail@plt+0x9f9bbc>
    4da4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4da8:	andseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    4dac:	stmdbmi	r5!, {r0, r1, r2, r4, r8, ip, lr, pc}
    4db0:	sfmmi	f2, 4, [r5], #-20	; 0xffffffec
    4db4:			; <UNDEFINED> instruction: 0xf7fc4479
    4db8:	ldrbtmi	lr, [ip], #-3154	; 0xfffff3ae
    4dbc:	andcs	r4, r1, r1, lsl #12
    4dc0:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    4dc4:	svccs	0x0001f817
    4dc8:	andcs	r4, r1, r1, lsr #12
    4dcc:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    4dd0:	mvnsle	r4, pc, asr #10
    4dd4:	andcs	r4, r1, sp, lsl r9
    4dd8:			; <UNDEFINED> instruction: 0xf7fc4479
    4ddc:	bmi	7402a4 <__assert_fail@plt+0x73e8ec>
    4de0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4de4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4de8:	subsmi	r9, sl, pc, lsl fp
    4dec:	eorlt	sp, r1, lr, lsl r1
    4df0:	mvnshi	lr, #12386304	; 0xbd0000
    4df4:	stmiapl	fp!, {r1, r4, r8, r9, fp, lr}^
    4df8:			; <UNDEFINED> instruction: 0xf0106818
    4dfc:	mvnle	r0, r0, lsl r0
    4e00:	andcs	r4, r5, #20, 18	; 0x50000
    4e04:			; <UNDEFINED> instruction: 0xf7fc4479
    4e08:	strmi	lr, [r1], -sl, lsr #24
    4e0c:			; <UNDEFINED> instruction: 0xf7fc2001
    4e10:	bfi	lr, r6, #26, #6
    4e14:	andcs	r4, r5, #16, 18	; 0x40000
    4e18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4e1c:	ldc	7, cr15, [lr], {252}	; 0xfc
    4e20:			; <UNDEFINED> instruction: 0x46214633
    4e24:	andcs	r4, r2, r2, lsl #12
    4e28:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    4e2c:	stc	7, cr15, [r2], #-1008	; 0xfffffc10
    4e30:	andeq	r7, r1, sl, lsl #1
    4e34:	andeq	r0, r0, r0, asr #3
    4e38:	andeq	r7, r1, r0, lsl #1
    4e3c:	andeq	r5, r0, sl, asr #19
    4e40:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e44:	andeq	r5, r0, r4, lsl #19
    4e48:	andeq	r5, r0, r6, ror r9
    4e4c:	strdeq	r5, [r0], -ip
    4e50:	andeq	r6, r1, r2, lsr #31
    4e54:	andeq	r5, r0, r4, lsr r9
    4e58:			; <UNDEFINED> instruction: 0x000058b2
    4e5c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4e60:	stmdblt	r3, {r0, r1, r3, r4, r6, fp, sp, lr}
    4e64:			; <UNDEFINED> instruction: 0x4770e552
    4e68:	strdeq	r8, [r1], -sl
    4e6c:	bmi	157a84 <__assert_fail@plt+0x1560cc>
    4e70:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4e74:	tsteq	fp, #1769472	; 0x1b0000
    4e78:	ldrbmi	sp, [r0, -r0, lsl #8]!
    4e7c:	svclt	0x0000e5bc
    4e80:	andeq	r6, r1, r4, lsl pc
    4e84:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e88:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e8c:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e90:	push	{r1, r3, r4, r5, r6, sl, lr}
    4e94:	strdlt	r4, [r4], r0
    4e98:			; <UNDEFINED> instruction: 0xf8df58d3
    4e9c:	ldmdavs	fp, {r3, r6, sl, ip, sp, lr}
    4ea0:			; <UNDEFINED> instruction: 0xf04f9303
    4ea4:			; <UNDEFINED> instruction: 0xf8df0300
    4ea8:	ldrbtmi	r3, [pc], #-1088	; 4eb0 <__assert_fail@plt+0x34f8>
    4eac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4eb0:			; <UNDEFINED> instruction: 0xf0402b00
    4eb4:			; <UNDEFINED> instruction: 0xf8df80ed
    4eb8:			; <UNDEFINED> instruction: 0x46053434
    4ebc:	ldmpl	fp!, {r1, r2, r3, r9, sl, lr}^
    4ec0:	cmnlt	r3, fp, lsl r8
    4ec4:	strtcs	pc, [r8], #-2271	; 0xfffff721
    4ec8:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
    4ecc:	sfmle	f4, 4, [r6], {147}	; 0x93
    4ed0:	strtcc	pc, [r0], #-2271	; 0xfffff721
    4ed4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4ed8:			; <UNDEFINED> instruction: 0xf0002b00
    4edc:			; <UNDEFINED> instruction: 0xf8df80d9
    4ee0:	ldmpl	ip!, {r3, r4, sl, ip, sp}^
    4ee4:	stmdbcs	r0, {r0, r5, fp, sp, lr}
    4ee8:	sbchi	pc, r4, r0
    4eec:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    4ef0:	strbmi	r2, [r0], -r0, lsl #2
    4ef4:	bl	ffbc2eec <__assert_fail@plt+0xffbc1534>
    4ef8:	blls	9f084 <__assert_fail@plt+0x9d6cc>
    4efc:	sbcspl	pc, r3, r4, asr #12
    4f00:	rsbeq	pc, r2, r1, asr #5
    4f04:	bne	16eb710 <__assert_fail@plt+0x16e9d58>
    4f08:			; <UNDEFINED> instruction: 0xf8df6821
    4f0c:	blx	fe03ded6 <__assert_fail@plt+0xfe03c51e>
    4f10:	ldrbne	r0, [fp, r3, lsl #24]
    4f14:	vst1.16	{d17-d18}, [pc :64], r1
    4f18:	ldrbtmi	r7, [lr], #122	; 0x7a
    4f1c:	ldrdcs	pc, [r0], -lr
    4f20:			; <UNDEFINED> instruction: 0x13acebc3
    4f24:	movwcc	pc, #6912	; 0x1b00	; <UNPREDICTABLE>
    4f28:	svclt	0x00d82b09
    4f2c:	svclt	0x00182a00
    4f30:			; <UNDEFINED> instruction: 0x0010f8de
    4f34:	teqhi	r8, r0	; <UNPREDICTABLE>
    4f38:	bicgt	pc, r4, #14614528	; 0xdf0000
    4f3c:			; <UNDEFINED> instruction: 0xf002fb00
    4f40:			; <UNDEFINED> instruction: 0xf8dc44fc
    4f44:	strmi	r1, [fp], #-12
    4f48:	svclt	0x00a84283
    4f4c:	addsmi	r4, sl, #3145728	; 0x300000
    4f50:	bne	ff434e78 <__assert_fail@plt+0xff4334c0>
    4f54:	addhi	pc, r2, r0, lsl #6
    4f58:	muleq	r3, r8, r8
    4f5c:			; <UNDEFINED> instruction: 0xf8cc1a9b
    4f60:	stm	r4, {r2, r3, ip, sp}
    4f64:	blmi	ff9c4f78 <__assert_fail@plt+0xff9c35c0>
    4f68:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    4f6c:	ldrdcs	pc, [r0], -sl
    4f70:	strle	r0, [r9, #-721]!	; 0xfffffd2f
    4f74:	ldmpl	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    4f78:	blcs	1f00c <__assert_fail@plt+0x1d654>
    4f7c:	stmiami	r2!, {r2, r5, r8, sl, fp, ip, lr, pc}^
    4f80:	mcrrne	3, 12, pc, sl, cr3	; <UNPREDICTABLE>
    4f84:			; <UNDEFINED> instruction: 0xf0032101
    4f88:	blx	45c0c <__assert_fail@plt+0x44254>
    4f8c:	ldmdapl	r9!, {r0, r1, r8, r9, ip, sp, lr, pc}
    4f90:	eorne	pc, ip, r1, asr r8	; <UNPREDICTABLE>
    4f94:	tstle	r7, fp, lsl #4
    4f98:			; <UNDEFINED> instruction: 0xf1000313
    4f9c:	ldmibmi	fp, {r2, r3, r7, r8, pc}^
    4fa0:	andcs	r2, r0, r5, lsl #4
    4fa4:			; <UNDEFINED> instruction: 0xf7fc4479
    4fa8:	stmdavs	r2!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    4fac:	addslt	r4, r2, #84, 4	; 0x40000005
    4fb0:	svclt	0x0058b2a3
    4fb4:			; <UNDEFINED> instruction: 0x4601425a
    4fb8:			; <UNDEFINED> instruction: 0xf7fc2001
    4fbc:	blmi	ff5400c4 <__assert_fail@plt+0xff53e70c>
    4fc0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4fc4:	b	ff942fbc <__assert_fail@plt+0xff941604>
    4fc8:			; <UNDEFINED> instruction: 0xf8df4bd2
    4fcc:			; <UNDEFINED> instruction: 0xf857934c
    4fd0:	ldrbtmi	r8, [r9], #3
    4fd4:	vst2.8	{d22-d23}, [pc :128], fp
    4fd8:			; <UNDEFINED> instruction: 0x464132fa
    4fdc:			; <UNDEFINED> instruction: 0x47984630
    4fe0:	subsle	r2, r8, r0, lsl #16
    4fe4:	cmnhi	r7, r0, lsl #6	; <UNPREDICTABLE>
    4fe8:	bl	ffa42fe0 <__assert_fail@plt+0xffa41628>
    4fec:	strmi	r6, [r4], -r3, lsl #16
    4ff0:	svclt	0x00182b0c
    4ff4:	rsbsle	r2, r0, r9, ror #22
    4ff8:			; <UNDEFINED> instruction: 0xf0002b0b
    4ffc:	stmdavs	fp!, {r3, r6, r7, pc}^
    5000:			; <UNDEFINED> instruction: 0x47984630
    5004:	vsub.i8	d2, d0, d0
    5008:	stmdavs	r3!, {r2, r3, r6, r7, pc}
    500c:			; <UNDEFINED> instruction: 0xf8d9d108
    5010:			; <UNDEFINED> instruction: 0xb12a201c
    5014:	svclt	0x00042b16
    5018:	andseq	pc, ip, r9, asr #17
    501c:	sbcsle	r6, r9, r0, lsr #32
    5020:	sbcsle	r2, r7, r0, lsl #22
    5024:	bmi	fef57ef4 <__assert_fail@plt+0xfef5653c>
    5028:	stmdavs	fp, {r0, r3, r4, r5, r6, r7, fp, ip, lr}
    502c:	andvs	r3, fp, r1, lsl #6
    5030:	addslt	r5, sl, #12124160	; 0xb90000
    5034:	blne	14a7070 <__assert_fail@plt+0x14a56b8>
    5038:	svcmi	0x0000f5b2
    503c:	movwcc	fp, #8100	; 0x1fa4
    5040:	stmdacs	r0, {r0, r1, r3, pc}
    5044:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    5048:			; <UNDEFINED> instruction: 0x21004ab5
    504c:	ldrbtmi	r4, [sl], #-2997	; 0xfffff44b
    5050:	ldmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    5054:	stmdacs	sl, {r0, r3, r4, r6, r7, sp, lr}
    5058:			; <UNDEFINED> instruction: 0x200abfb8
    505c:	blmi	fe817b2c <__assert_fail@plt+0xfe816174>
    5060:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5064:	blls	df0d4 <__assert_fail@plt+0xdd71c>
    5068:			; <UNDEFINED> instruction: 0xf040405a
    506c:	andlt	r8, r4, r2, lsr r1
    5070:			; <UNDEFINED> instruction: 0x87f0e8bd
    5074:			; <UNDEFINED> instruction: 0xf7fc4620
    5078:	blmi	feb3fd38 <__assert_fail@plt+0xfeb3e380>
    507c:	ldrbtmi	r4, [fp], #-2476	; 0xfffff654
    5080:	ldmdbvs	sl, {r0, r3, r4, r5, r6, sl, lr}
    5084:	bcc	5f0f8 <__assert_fail@plt+0x5d740>
    5088:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    508c:	strb	r6, [sl, -fp, asr #1]!
    5090:	rsbsvc	pc, sl, pc, asr #8
    5094:	stmibmi	r7!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5098:	ldrbtmi	r4, [r9], #-2965	; 0xfffff46b
    509c:			; <UNDEFINED> instruction: 0x61084a9f
    50a0:	stmdavs	fp, {r0, r3, r4, r5, r6, r7, fp, ip, lr}
    50a4:	andvs	r3, fp, r1, lsl #6
    50a8:	addslt	r5, sl, #12124160	; 0xb90000
    50ac:	ldrmi	r8, [r0], -ip, lsl #16
    50b0:			; <UNDEFINED> instruction: 0xf5b21b12
    50b4:	svclt	0x00a44f00
    50b8:	andhi	r1, sl, r2, asr #24
    50bc:	ldrdcs	pc, [r0], -sl
    50c0:	andseq	pc, r1, #2
    50c4:			; <UNDEFINED> instruction: 0xf0002a01
    50c8:	bmi	fe6e53f4 <__assert_fail@plt+0xfe6e3a3c>
    50cc:	ldrbtmi	r4, [sl], #-2971	; 0xfffff465
    50d0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    50d4:	bne	41f43c <__assert_fail@plt+0x41da84>
    50d8:	bmi	fe67efe0 <__assert_fail@plt+0xfe67d628>
    50dc:	blmi	fe64d0e4 <__assert_fail@plt+0xfe64b72c>
    50e0:	cmncs	pc, r1, asr #12	; <UNPREDICTABLE>
    50e4:	vmvn.i32	q10, #655360	; 0x000a0000
    50e8:	sbcsvs	r0, r0, r6, lsl #2
    50ec:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    50f0:	svclt	0x00c84288
    50f4:	cmpcc	r0, #76, 4	; 0xc0000004	; <UNPREDICTABLE>
    50f8:	stclne	12, cr13, [r3, #20]
    50fc:			; <UNDEFINED> instruction: 0x0320ea13
    5100:			; <UNDEFINED> instruction: 0x4603bf38
    5104:	ldmibmi	r0, {r0, r1, r3, r4, r6, r7, ip}
    5108:	ldrdcs	pc, [r0], -sl
    510c:	stmdavs	sp, {r0, r3, r4, r5, r6, fp, ip, lr}
    5110:	andvs	r4, fp, fp, lsr #8
    5114:	strbtle	r0, [r9], #-1105	; 0xfffffbaf
    5118:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    511c:	ldmdacs	r5, {r3, r4, fp, sp, lr}
    5120:	ldrdcs	fp, [sl], -r8
    5124:	addhi	pc, sp, r0, lsl #6
    5128:	stmibmi	sl, {r0, r3, r7, r8, sl, fp, lr}
    512c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    5130:	stmdavs	r9, {r0, r1, r3, r5, r8, fp, sp, lr}^
    5134:			; <UNDEFINED> instruction: 0x612b3301
    5138:	vqrdmulh.s<illegal width 8>	d15, d3, d0
    513c:	blle	fe355b70 <__assert_fail@plt+0xfe3541b8>
    5140:	ldmdbmi	r6!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
    5144:	stmdavs	r3, {r3, r4, r5, r6, r7, fp, ip, lr}
    5148:	andvs	r3, r3, r1, lsl #6
    514c:	addslt	r5, r9, #120, 16	; 0x780000
    5150:	blne	126716c <__assert_fail@plt+0x12657b4>
    5154:	svcmi	0x0000f5b1
    5158:	movwcc	fp, #8100	; 0x1fa4
    515c:			; <UNDEFINED> instruction: 0xf0128003
    5160:			; <UNDEFINED> instruction: 0xf47f0310
    5164:			; <UNDEFINED> instruction: 0xf012af71
    5168:	rsbsle	r0, r1, r1
    516c:			; <UNDEFINED> instruction: 0x461c4d7a
    5170:			; <UNDEFINED> instruction: 0xf1c4447d
    5174:	stmdbne	r9!, {r0, r9}
    5178:			; <UNDEFINED> instruction: 0xf7fc2001
    517c:	stmdane	r4!, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    5180:	sbcsvc	lr, r0, pc, asr #20
    5184:	andcs	fp, r1, r8, lsl #30
    5188:	mvnsle	r2, r0, lsl #16
    518c:	ldmdbmi	r3!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    5190:	bmi	1ccd1c0 <__assert_fail@plt+0x1ccb808>
    5194:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5198:	ldmdavs	r2, {r0, r1, r3, r6, r7, fp, sp, lr}
    519c:	sbcvs	r4, fp, r3, lsl r4
    51a0:			; <UNDEFINED> instruction: 0xf8dae75c
    51a4:	strb	r2, [fp, r0]
    51a8:	ldmdbmi	ip, {r0, r4, r6, fp, lr}^
    51ac:	ldmdapl	r9!, {r3, r4, r5, fp, ip, lr}^
    51b0:	ldrdgt	pc, [r0], -r0
    51b4:	bl	feb271e0 <__assert_fail@plt+0xfeb25828>
    51b8:	addlt	r0, r8, #1073741824	; 0x40000000
    51bc:	svclt	0x00580409
    51c0:	strle	r4, [r9, #-1537]	; 0xfffff9ff
    51c4:	stmdbmi	r8!, {r0, r1, r2, r5, r6, fp, lr}^
    51c8:	ldmdapl	r9!, {r3, r4, r5, fp, ip, lr}^
    51cc:	stmdavs	r9, {fp, sp, lr}
    51d0:			; <UNDEFINED> instruction: 0x0c00ebac
    51d4:	smlatbeq	r1, ip, fp, lr
    51d8:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    51dc:	addmi	r6, r8, #0, 18
    51e0:			; <UNDEFINED> instruction: 0xf1c3bfd8
    51e4:			; <UNDEFINED> instruction: 0xf73f000a
    51e8:	ldr	sl, [r7, -r7, lsr #29]!
    51ec:	rsble	r2, r5, r0, lsl #16
    51f0:	mrseq	pc, (UNDEF: 23)	; <UNPREDICTABLE>
    51f4:	strmi	fp, [r1], -r8, lsr #31
    51f8:	strmi	r1, [fp], #-201	; 0xffffff37
    51fc:	sbcspl	pc, r3, r4, asr #12
    5200:	mvnsvc	pc, r3, lsl #10
    5204:	rsbeq	pc, r2, r1, asr #5
    5208:			; <UNDEFINED> instruction: 0xf6404e59
    520c:	blx	fe014b42 <__assert_fail@plt+0xfe01318a>
    5210:			; <UNDEFINED> instruction: 0xf8df0501
    5214:	ldrbtmi	ip, [lr], #-352	; 0xfffffea0
    5218:	vqdmlsl.s<illegal width 8>	<illegal reg q8.5>, d16, d0[2]
    521c:	ldrbmi	r0, [r3, #-3587]!	; 0xfffff1fd
    5220:	adcne	lr, r5, r0, asr #23
    5224:			; <UNDEFINED> instruction: 0xf8576030
    5228:	svclt	0x00cc100c
    522c:	movwcs	r2, #4864	; 0x1300
    5230:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    5234:	movwcs	fp, #3848	; 0xf08
    5238:			; <UNDEFINED> instruction: 0xf43f2b00
    523c:	sbccs	sl, r8, r0, ror pc
    5240:	subne	r6, r0, r0, lsr r0
    5244:	svcvc	0x00faf5b0
    5248:			; <UNDEFINED> instruction: 0xf44fbfa8
    524c:			; <UNDEFINED> instruction: 0xe76b70fa
    5250:	stmdavs	r1!, {r0, r3, r6, r9, fp, lr}
    5254:			; <UNDEFINED> instruction: 0xf7fc447a
    5258:	usat	lr, #21, r2, asr #20
    525c:	ldrbtmi	r4, [sl], #-2631	; 0xfffff5b9
    5260:	strpl	lr, [r4], #-2514	; 0xfffff62e
    5264:	ble	4d5d00 <__assert_fail@plt+0x4d4348>
    5268:	addsmi	r6, r4, #2392064	; 0x248000
    526c:	stclmi	13, cr13, [r4, #-64]	; 0xffffffc0
    5270:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    5274:	andeq	pc, r1, #196, 2	; 0x31
    5278:	andcs	r1, r1, r9, lsr #18
    527c:	b	ffc43274 <__assert_fail@plt+0xffc418bc>
    5280:	b	13cb318 <__assert_fail@plt+0x13c9960>
    5284:	svclt	0x000870d0
    5288:	stmdacs	r0, {r0, sp}
    528c:			; <UNDEFINED> instruction: 0xe71cd1f2
    5290:	bne	fe0272c0 <__assert_fail@plt+0xfe025908>
    5294:	streq	fp, [r0], #-642	; 0xfffffd7e
    5298:	ssaxmi	fp, r3, r8
    529c:	ldmdbmi	r1!, {r0, r1, r2, r8, sl, ip, lr, pc}
    52a0:	ldmdapl	r9!, {r0, r4, r5, r9, fp, lr}^
    52a4:	stmdavs	r9, {r1, r3, r4, r5, r7, fp, ip, lr}
    52a8:	bne	16df2f8 <__assert_fail@plt+0x16dd940>
    52ac:	addsmi	r1, ip, #634880	; 0x9b000
    52b0:	svcge	0x000bf77f
    52b4:			; <UNDEFINED> instruction: 0xf7ffe7db
    52b8:			; <UNDEFINED> instruction: 0xe670fb9f
    52bc:	vst2.8	{d20-d21}, [pc :256], r1
    52c0:	ldrbtmi	r7, [r8], #-378	; 0xfffffe86
    52c4:	blx	5f2ce <__assert_fail@plt+0x5d916>
    52c8:	ldr	pc, [r6, r0, lsl #2]
    52cc:	ldrdcs	pc, [r0], -sl
    52d0:			; <UNDEFINED> instruction: 0xf7fce745
    52d4:			; <UNDEFINED> instruction: 0xf7fce9d0
    52d8:	svclt	0x0000eb58
    52dc:	strdeq	r6, [r1], -r4
    52e0:	andeq	r0, r0, r0, asr #3
    52e4:	ldrdeq	r6, [r1], -sl
    52e8:	andeq	r0, r0, r8, lsl r2
    52ec:	strdeq	r0, [r0], -ip
    52f0:	strdeq	r0, [r0], -r8
    52f4:	andeq	r8, r1, r4, lsl #9
    52f8:	andeq	r0, r0, ip, lsl #4
    52fc:	andeq	r7, r1, r6, asr r1
    5300:	andeq	r8, r1, r8, lsl r4
    5304:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5308:			; <UNDEFINED> instruction: 0x000001b8
    530c:	andeq	r5, r0, r0, lsr #15
    5310:	andeq	r0, r0, r8, lsr #4
    5314:	ldrdeq	r0, [r0], -r4
    5318:	muleq	r1, lr, r0
    531c:	andeq	r0, r0, r4, ror #3
    5320:	andeq	r7, r1, r2, lsr #32
    5324:	andeq	r8, r1, r8, lsl #6
    5328:	andeq	r6, r1, r4, lsr #26
    532c:	strdeq	r6, [r1], -r2
    5330:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    5334:			; <UNDEFINED> instruction: 0x000182be
    5338:	andeq	r6, r1, r2, lsr #31
    533c:	andeq	r8, r1, r8, lsl #5
    5340:	andeq	r8, r1, r4, ror r2
    5344:	andeq	r0, r0, ip, lsl r2
    5348:	andeq	r0, r0, r8, lsr r2
    534c:	andeq	r6, r1, r6, asr pc
    5350:	andeq	r8, r1, ip, lsr #4
    5354:	andeq	r6, r1, r2, asr #30
    5358:	andeq	r4, r0, r4, asr #25
    535c:	andeq	r8, r1, r4, asr #3
    5360:	ldrdeq	r6, [r1], -sl
    5364:	andeq	r0, r0, ip, asr #4
    5368:	andeq	r0, r0, r0, lsr r2
    536c:	muleq	r1, r6, lr
    5370:	andeq	r6, r1, sl, asr lr
    5374:	andeq	r0, r0, r8, lsl #4
    5378:	andeq	r5, r0, r4, lsl r5
    537c:	andeq	r6, r1, r2, lsl lr
    5380:	strdeq	r5, [r0], -r2
    5384:	andeq	r6, r1, lr, lsr #27
    5388:	addlt	fp, r9, r0, lsr r5
    538c:	strmi	r4, [sp], -sl, lsr #24
    5390:	ldrbtmi	r4, [ip], #-2858	; 0xfffff4d6
    5394:	stmiapl	r3!, {r1, r3, r5, r9, fp, lr}^
    5398:	strcs	r4, [r4], #-1146	; 0xfffffb86
    539c:	movwls	r6, #30747	; 0x781b
    53a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    53a4:	strls	r4, [r6], #-2855	; 0xfffff4d9
    53a8:	ldmpl	r3, {r2, r9, sl, lr}^
    53ac:	stmdblt	r2, {r1, r3, r4, fp, sp, lr}
    53b0:	tstcs	r4, r9, lsl r0
    53b4:	tstls	r0, r7, lsl #4
    53b8:	stmdavs	r0!, {r0, r8, sp}
    53bc:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53c0:	andcs	r4, r8, #33792	; 0x8400
    53c4:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    53c8:			; <UNDEFINED> instruction: 0xf505fb01
    53cc:			; <UNDEFINED> instruction: 0xf5b52101
    53d0:	svclt	0x00bc3f80
    53d4:	orrcc	pc, r0, #1325400064	; 0x4f000000
    53d8:			; <UNDEFINED> instruction: 0xf04f9305
    53dc:	movwls	r0, #772	; 0x304
    53e0:	stmdavs	r0!, {r0, r2, r8, r9, fp, sp, pc}
    53e4:	strls	fp, [r5, #-4008]	; 0xfffff058
    53e8:			; <UNDEFINED> instruction: 0xf7fc9303
    53ec:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    53f0:	blls	ef810 <__assert_fail@plt+0xede58>
    53f4:	tstls	r0, r8, lsl #4
    53f8:			; <UNDEFINED> instruction: 0xf7fc2101
    53fc:	strmi	lr, [r4], -r0, ror #18
    5400:	blls	173848 <__assert_fail@plt+0x171e90>
    5404:	sfmle	f4, 4, [r9], {157}	; 0x9d
    5408:	blmi	317c50 <__assert_fail@plt+0x316298>
    540c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5410:	blls	1df480 <__assert_fail@plt+0x1ddac8>
    5414:	qaddle	r4, sl, ip
    5418:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    541c:	andcs	r4, r5, #12, 18	; 0x30000
    5420:			; <UNDEFINED> instruction: 0xf7fc4479
    5424:			; <UNDEFINED> instruction: 0x4621e91c
    5428:	strtmi	r4, [r0], -r2, lsl #12
    542c:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5430:			; <UNDEFINED> instruction: 0xf7fce7ea
    5434:	svclt	0x0000e920
    5438:	strdeq	r6, [r1], -r2
    543c:	andeq	r0, r0, r0, asr #3
    5440:	andeq	r6, r1, ip, ror #19
    5444:	andeq	r0, r0, r4, asr #3
    5448:	andeq	r6, r1, ip, lsr #25
    544c:	andeq	r6, r1, r8, ror r9
    5450:	andeq	r5, r0, r0, asr r3
    5454:	blmi	fefd7f54 <__assert_fail@plt+0xfefd659c>
    5458:	push	{r1, r3, r4, r5, r6, sl, lr}
    545c:	ldrshtlt	r4, [r1], r0
    5460:			; <UNDEFINED> instruction: 0x460558d3
    5464:	bmi	fef58f5c <__assert_fail@plt+0xfef575a4>
    5468:			; <UNDEFINED> instruction: 0x932f681b
    546c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5470:	blmi	feed6670 <__assert_fail@plt+0xfeed4cb8>
    5474:	ldmpl	r3!, {r0, r1, r2, r4, r5, r7, fp, ip, lr}^
    5478:	ldmdavs	fp, {r2, r3, r4, r5, fp, sp, lr}
    547c:	andeq	pc, r3, #4
    5480:			; <UNDEFINED> instruction: 0xf0002a01
    5484:	bmi	fede57cc <__assert_fail@plt+0xfede3e14>
    5488:			; <UNDEFINED> instruction: 0xf8d2447a
    548c:	tstlt	fp, r0
    5490:	svceq	0x00c7f1b8
    5494:	sbchi	pc, pc, r0, asr #6
    5498:	sbcls	pc, ip, #14614528	; 0xdf0000
    549c:	andmi	pc, r0, pc, rrx
    54a0:			; <UNDEFINED> instruction: 0xf8d944f9
    54a4:			; <UNDEFINED> instruction: 0xf0031010
    54a8:	strbmi	pc, [r0, #-2683]	; 0xfffff585	; <UNPREDICTABLE>
    54ac:	cmphi	r3, r0, asr #6	; <UNPREDICTABLE>
    54b0:			; <UNDEFINED> instruction: 0xf04f0661
    54b4:	andls	r0, r5, #268435456	; 0x10000000
    54b8:	mrshi	pc, (UNDEF: 26)	; <UNPREDICTABLE>
    54bc:			; <UNDEFINED> instruction: 0xf1000623
    54c0:			; <UNDEFINED> instruction: 0xf41480fd
    54c4:			; <UNDEFINED> instruction: 0xf0005880
    54c8:	cmneq	r0, #236	; 0xec
    54cc:	adcshi	pc, pc, r0, lsl #2
    54d0:	smlatbcs	r1, r6, fp, r4
    54d4:	stmib	sp, {r9, sp}^
    54d8:	ldrbtmi	r1, [fp], #-518	; 0xfffffdfa
    54dc:			; <UNDEFINED> instruction: 0xf5b3681b
    54e0:	ble	2252d0 <__assert_fail@plt+0x223918>
    54e4:			; <UNDEFINED> instruction: 0xf44f2b0a
    54e8:	andls	r7, r6, #-2147483618	; 0x8000001e
    54ec:	movwcs	fp, #44984	; 0xafb8
    54f0:	vqrdmulh.s<illegal width 8>	d15, d3, d1
    54f4:	blge	1aa118 <__assert_fail@plt+0x1a8760>
    54f8:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    54fc:			; <UNDEFINED> instruction: 0xf8cd2215
    5500:	mrscs	r8, (UNDEF: 1)
    5504:	movwls	r6, #14376	; 0x3828
    5508:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    550c:			; <UNDEFINED> instruction: 0xf6444a98
    5510:			; <UNDEFINED> instruction: 0xf8cd54d3
    5514:	vaddl.s8	q12, d1, d0
    5518:	ldrbtmi	r0, [sl], #-1122	; 0xfffffb9e
    551c:	cfldrdvc	mvd15, [sl], #-316	; 0xfffffec4
    5520:	tstcs	r1, r3, lsl #22
    5524:	andscs	r6, r4, #16, 16	; 0x100000
    5528:	svclt	0x00b8280a
    552c:	strmi	r2, [r6], sl
    5530:	blx	fe91f5da <__assert_fail@plt+0xfe91dc22>
    5534:	stmibeq	r4!, {r1, r2, r3, sl, pc}
    5538:	blx	32a55a <__assert_fail@plt+0x328ba2>
    553c:	blx	33e596 <__assert_fail@plt+0x33cbde>
    5540:	strls	pc, [r7], #-1028	; 0xfffffbfc
    5544:	ldmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5548:	tstlt	r0, fp, lsr r8
    554c:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    5550:			; <UNDEFINED> instruction: 0xf013603b
    5554:	suble	r0, lr, r8, lsl #6
    5558:	blcs	df70c <__assert_fail@plt+0xddd54>
    555c:	stcge	0, cr13, [sp, #-364]	; 0xfffffe94
    5560:	addcs	sl, r8, #12, 24	; 0xc00
    5564:	svcmi	0x00832100
    5568:			; <UNDEFINED> instruction: 0xf7fc4628
    556c:			; <UNDEFINED> instruction: 0x4621e954
    5570:	andcs	r2, r2, r0, lsl #4
    5574:	smlsdxls	ip, pc, r4, r4	; <UNPREDICTABLE>
    5578:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    557c:	smlabbcs	r0, r8, r2, r2
    5580:			; <UNDEFINED> instruction: 0xf7fc4628
    5584:	strtmi	lr, [r1], -r8, asr #18
    5588:	andcs	r2, lr, r0, lsl #4
    558c:			; <UNDEFINED> instruction: 0xf7fc970c
    5590:	addcs	lr, r8, #9043968	; 0x8a0000
    5594:	strtmi	r2, [r8], -r0, lsl #2
    5598:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    559c:			; <UNDEFINED> instruction: 0x46214b76
    55a0:	andcs	r2, r3, r0, lsl #4
    55a4:	movwls	r4, #50299	; 0xc47b
    55a8:	ldmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55ac:			; <UNDEFINED> instruction: 0xf7fc4620
    55b0:	strtmi	lr, [r1], -r4, lsl #19
    55b4:	andcs	r2, r2, r0, lsl #4
    55b8:	svc	0x00f6f7fb
    55bc:	tstcs	r0, pc, ror #22
    55c0:			; <UNDEFINED> instruction: 0xf7fc58f0
    55c4:	blmi	1bbf7ec <__assert_fail@plt+0x1bbde34>
    55c8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    55cc:			; <UNDEFINED> instruction: 0xf0402b00
    55d0:	mulcs	r1, sl, r0
    55d4:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55d8:			; <UNDEFINED> instruction: 0xf0402800
    55dc:	bmi	1a657ec <__assert_fail@plt+0x1a63e34>
    55e0:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
    55e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55e8:	subsmi	r9, sl, pc, lsr #22
    55ec:	adchi	pc, r1, r0, asr #32
    55f0:	pop	{r0, r4, r5, ip, sp, pc}
    55f4:	bmi	19265bc <__assert_fail@plt+0x1924c04>
    55f8:	bvs	4567e8 <__assert_fail@plt+0x454e30>
    55fc:			; <UNDEFINED> instruction: 0xddab2900
    5600:	ldmpl	r2!, {r1, r5, r6, r9, fp, lr}
    5604:			; <UNDEFINED> instruction: 0xf8023208
    5608:	movwcc	r3, #6913	; 0x1b01
    560c:	mvnsle	r4, fp, lsl #5
    5610:	blcs	df7c4 <__assert_fail@plt+0xdde0c>
    5614:			; <UNDEFINED> instruction: 0xf7fcd1a3
    5618:	bmi	177f8c0 <__assert_fail@plt+0x177df08>
    561c:	blt	101b8ec <__assert_fail@plt+0x1019f34>
    5620:	andsvs	fp, r0, r0, lsl #5
    5624:	bmi	16ff498 <__assert_fail@plt+0x16fdae0>
    5628:	ldrmi	r2, [r8], r0, lsl #2
    562c:	andsvs	r4, r1, sl, ror r4
    5630:			; <UNDEFINED> instruction: 0xf43f2b00
    5634:	ldmdbmi	r8, {r0, r4, r5, r8, r9, sl, fp, sp, pc}^
    5638:	andcs	r2, r0, r5, lsl #4
    563c:			; <UNDEFINED> instruction: 0xf7fc4479
    5640:	biccs	lr, r8, #917504	; 0xe0000
    5644:	strmi	r2, [r2], -r0, lsl #2
    5648:			; <UNDEFINED> instruction: 0xf7fc2002
    564c:	tstcs	r1, r8, asr r8
    5650:			; <UNDEFINED> instruction: 0xf7ff200c
    5654:	blmi	14841c0 <__assert_fail@plt+0x1482808>
    5658:	tstcs	r1, r4, lsr #4
    565c:	strcs	r6, [r4], #-2088	; 0xfffff7d8
    5660:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5664:	strbmi	r9, [fp], -r0, lsl #8
    5668:	svc	0x007ef7fb
    566c:			; <UNDEFINED> instruction: 0xf7fc4680
    5670:	smlatbcs	r0, r6, r8, lr
    5674:	andcs	r4, ip, r3, lsl #12
    5678:			; <UNDEFINED> instruction: 0xf7ff681c
    567c:			; <UNDEFINED> instruction: 0xf1b8fac5
    5680:			; <UNDEFINED> instruction: 0xf47f3fff
    5684:	stmdbmi	r6, {r0, r2, r5, r8, r9, sl, fp, sp, pc}^
    5688:	andcs	r2, r0, r5, lsl #4
    568c:			; <UNDEFINED> instruction: 0xf7fb4479
    5690:			; <UNDEFINED> instruction: 0xf8d9efe6
    5694:	strtmi	r3, [r1], -r0
    5698:	andcs	r4, r0, r2, lsl #12
    569c:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56a0:	movwcs	lr, #18198	; 0x4716
    56a4:	movwls	r2, #257	; 0x101
    56a8:	stmdavs	r8!, {r0, r2, r3, r4, r9, sp}
    56ac:	tstls	r8, r8, lsl #22
    56b0:	svc	0x005af7fb
    56b4:	teqle	r0, r0, lsl #16
    56b8:	smladx	r6, ip, r8, r6
    56bc:	blge	14ded4 <__assert_fail@plt+0x14c51c>
    56c0:	mrscs	r9, R9_usr
    56c4:	andcs	r6, r5, #40, 16	; 0x280000
    56c8:	svc	0x004ef7fb
    56cc:			; <UNDEFINED> instruction: 0xe6f8683c
    56d0:	blge	14dae8 <__assert_fail@plt+0x14c130>
    56d4:	ldrmi	r9, [r1], -r0, lsl #2
    56d8:			; <UNDEFINED> instruction: 0xf7fb6828
    56dc:	ldmdavs	ip!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    56e0:	bge	23f298 <__assert_fail@plt+0x23d8e0>
    56e4:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    56e8:			; <UNDEFINED> instruction: 0xf7fb2001
    56ec:	andcc	lr, r1, lr, ror #31
    56f0:	svcge	0x0075f43f
    56f4:	strhtcc	pc, [r2], -sp	; <UNPREDICTABLE>
    56f8:			; <UNDEFINED> instruction: 0xf43f2b00
    56fc:	bmi	a714c4 <__assert_fail@plt+0xa6fb0c>
    5700:	cmpvs	r3, sl, ror r4
    5704:	andcs	lr, r0, #28049408	; 0x1ac0000
    5708:	ldrmi	sl, [r0], -r8, lsl #18
    570c:	stmib	sp, {r1, r3, r8, r9, ip, pc}^
    5710:	andls	r2, fp, #8, 4	; 0x80000000
    5714:	svc	0x0004f7fb
    5718:	stmdbmi	r3!, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    571c:	strbmi	r2, [r0], -r5, lsl #4
    5720:			; <UNDEFINED> instruction: 0xf7fb4479
    5724:			; <UNDEFINED> instruction: 0x4641ef9c
    5728:	strbmi	r4, [r0], -r2, lsl #12
    572c:	svc	0x00e6f7fb
    5730:			; <UNDEFINED> instruction: 0xf7fbe7c2
    5734:	ldmdbmi	sp, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    5738:	andcs	r2, r0, r5, lsl #4
    573c:			; <UNDEFINED> instruction: 0xf7fb4479
    5740:			; <UNDEFINED> instruction: 0xf8d9ef8e
    5744:	mrscs	r3, (UNDEF: 0)
    5748:	andcs	r4, r2, r2, lsl #12
    574c:	svc	0x00d6f7fb
    5750:	andeq	r6, r1, ip, lsr #18
    5754:	andeq	r0, r0, r0, asr #3
    5758:	andeq	r6, r1, r4, lsl r9
    575c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5760:	andeq	r0, r0, r8, lsl #4
    5764:	andeq	r6, r1, r8, ror #23
    5768:	ldrdeq	r6, [r1], -r0
    576c:	muleq	r1, r6, fp
    5770:	andeq	r6, r1, r6, asr fp
    5774:			; <UNDEFINED> instruction: 0xfffff361
    5778:			; <UNDEFINED> instruction: 0xfffff319
    577c:	andeq	r0, r0, r4, lsl r2
    5780:	muleq	r1, r0, sp
    5784:	andeq	r6, r1, r2, lsr #15
    5788:	andeq	r6, r1, r8, ror sl
    578c:	ldrdeq	r0, [r0], -r4
    5790:	andeq	r0, r0, r8, asr #4
    5794:	andeq	r6, r1, r4, asr #20
    5798:	andeq	r5, r0, ip, ror #2
    579c:	andeq	r0, r0, r4, lsl #4
    57a0:			; <UNDEFINED> instruction: 0x000051b8
    57a4:	andeq	r6, r1, r0, ror r9
    57a8:	andeq	r5, r0, r4, ror #1
    57ac:	andeq	r5, r0, r4, lsr #1
    57b0:	ldrlt	r4, [r0], #-2831	; 0xfffff4f1
    57b4:	bmi	3d69a8 <__assert_fail@plt+0x3d4ff0>
    57b8:	ldrbtmi	r6, [sl], #-2588	; 0xfffff5e4
    57bc:	ldcle	12, cr2, [r2, #-32]	; 0xffffffe0
    57c0:			; <UNDEFINED> instruction: 0x3c014b0d
    57c4:	andcc	r4, r7, r4, lsl #8
    57c8:	tstcc	r0, #13828096	; 0xd30000
    57cc:	adcmi	lr, r0, #1
    57d0:			; <UNDEFINED> instruction: 0xf813d009
    57d4:			; <UNDEFINED> instruction: 0xf8102b01
    57d8:	addsmi	r1, r1, #1, 30
    57dc:	strdcs	sp, [r0], -r7
    57e0:	blmi	14395c <__assert_fail@plt+0x141fa4>
    57e4:	andcs	r4, r1, r0, ror r7
    57e8:	blmi	143964 <__assert_fail@plt+0x141fac>
    57ec:	svclt	0x00004770
    57f0:			; <UNDEFINED> instruction: 0x000168bc
    57f4:	andeq	r6, r1, sl, asr #11
    57f8:	ldrdeq	r0, [r0], -r4
    57fc:	svcmi	0x00f0e92d
    5800:			; <UNDEFINED> instruction: 0xf8dfb08f
    5804:	ldrmi	r5, [r8], r0, lsl #11
    5808:	ldrbmi	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    580c:	ldrbtmi	r4, [sp], #-1666	; 0xfffff97e
    5810:	ldrbvs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5814:	bl	297260 <__assert_fail@plt+0x2958a8>
    5818:	stmdbpl	ip!, {r0, r9}
    581c:			; <UNDEFINED> instruction: 0xf8df447e
    5820:	stmdavs	r4!, {r4, r5, r6, r8, sl, ip, lr}
    5824:			; <UNDEFINED> instruction: 0xf04f940d
    5828:			; <UNDEFINED> instruction: 0xf8df0400
    582c:	ldmdbls	fp, {r3, r5, r6, r8, sl, lr}
    5830:	andls	r5, r3, #1916928	; 0x1d4000
    5834:	strtmi	r6, [r8], -fp, lsr #16
    5838:	cfldr64ne	mvdx9, [sl], {2}
    583c:	ldmdbpl	r2!, {r1, sp, lr}
    5840:	ldmdbls	ip, {r2, r8, ip, pc}
    5844:	andls	r6, r6, #20, 16	; 0x140000
    5848:	vldrls	s18, [sl, #-100]	; 0xffffff9c
    584c:	bcs	29c68 <__assert_fail@plt+0x282b0>
    5850:	rscshi	pc, pc, r0
    5854:	cmple	r1, r0, lsl #24
    5858:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
    585c:			; <UNDEFINED> instruction: 0xf8df58b7
    5860:	strcs	r2, [r0, #-1340]	; 0xfffffac4
    5864:	ldmpl	r2!, {r1, r8, fp, ip, pc}
    5868:	ldmdavs	r3, {r0, r1, r3, sp, lr}
    586c:	andsvs	r3, r3, r1, lsl #6
    5870:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    5874:	strne	pc, [ip, #-2271]!	; 0xfffff721
    5878:	ldmdavs	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}
    587c:	ldmibvs	fp, {r0, r3, r4, r5, r6, sl, lr}^
    5880:	sdiveq	r0, r2, r0
    5884:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    5888:	tstle	r8, fp, asr #2
    588c:			; <UNDEFINED> instruction: 0xf14007d1
    5890:	blls	665d10 <__assert_fail@plt+0x664358>
    5894:			; <UNDEFINED> instruction: 0xf0402b00
    5898:			; <UNDEFINED> instruction: 0xf8df81c8
    589c:	ldrtmi	r5, [ip], -ip, lsl #10
    58a0:			; <UNDEFINED> instruction: 0xf1c4447d
    58a4:	stmdbne	r9!, {r0, r1, r9}
    58a8:			; <UNDEFINED> instruction: 0xf7fb2001
    58ac:	strmi	lr, [r4], #-4058	; 0xfffff026
    58b0:	svclt	0x008c2c02
    58b4:	movwcs	r2, #4864	; 0x1300
    58b8:	bicsvc	lr, r0, #339968	; 0x53000
    58bc:			; <UNDEFINED> instruction: 0xf8dfd1f1
    58c0:			; <UNDEFINED> instruction: 0xf8df24ec
    58c4:	ldrbtmi	r3, [sl], #-1220	; 0xfffffb3c
    58c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    58cc:	subsmi	r9, sl, sp, lsl #22
    58d0:	subshi	pc, r6, #64	; 0x40
    58d4:	andlt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    58d8:	svchi	0x00f0e8bd
    58dc:	svceq	0x000ff1b9
    58e0:	orrshi	pc, pc, r0, asr #6
    58e4:	blge	2ec0f8 <__assert_fail@plt+0x2ea740>
    58e8:	strblt	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    58ec:	ldrbtmi	r6, [fp], #2064	; 0x810
    58f0:	vtst.8	q11, q2, <illegal reg q0.5>
    58f4:	ldrmi	r2, [r4], -r0, asr #4
    58f8:	ldrcs	pc, [ip], #2271	; 0x8df
    58fc:	streq	pc, [pc], #-704	; 5904 <__assert_fail@plt+0x3f4c>
    5900:	blls	336514 <__assert_fail@plt+0x334b5c>
    5904:			; <UNDEFINED> instruction: 0xf8cd58b7
    5908:	pkhbtmi	sl, r2, ip
    590c:	eorls	pc, r0, sp, asr #17
    5910:			; <UNDEFINED> instruction: 0x96094699
    5914:	andcs	lr, r5, #22
    5918:	andcs	r4, r0, r9, asr r6
    591c:	mrc	7, 4, APSR_nzcv, cr14, cr11, {7}
    5920:	ldrtmi	r2, [r3], -r0, lsl #2
    5924:	strmi	r4, [r8], -r2, lsl #12
    5928:	mcr	7, 7, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    592c:			; <UNDEFINED> instruction: 0xf4116839
    5930:			; <UNDEFINED> instruction: 0xf0405180
    5934:			; <UNDEFINED> instruction: 0x462881bd
    5938:	mcr	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    593c:	vst2.8	{d22-d23}, [r3 :256], fp
    5940:	eorsvs	r5, fp, r0, lsl #7
    5944:	andcc	lr, r0, #3489792	; 0x354000
    5948:	andeq	lr, r9, #165888	; 0x28800
    594c:	bcs	1dafc <__assert_fail@plt+0x1c144>
    5950:			; <UNDEFINED> instruction: 0xf502bfbe
    5954:			; <UNDEFINED> instruction: 0xf1032274
    5958:			; <UNDEFINED> instruction: 0xf50233ff
    595c:	bl	fe8e21a4 <__assert_fail@plt+0xfe8e07ec>
    5960:	svclt	0x00b8030a
    5964:	blx	11db16 <__assert_fail@plt+0x11c15e>
    5968:	eorvs	r2, fp, r3, lsl #12
    596c:	blle	ff491174 <__assert_fail@plt+0xff48f7bc>
    5970:	ldmib	sp, {r2, r4, r5, r9, sl, lr}^
    5974:	vmlals.f16	s20, s18, s14	; <UNPREDICTABLE>
    5978:	blcs	2c5e4 <__assert_fail@plt+0x2ac2c>
    597c:	orrshi	pc, r4, r0, asr #32
    5980:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5984:	bmi	fe4411a4 <__assert_fail@plt+0xfe43f7ec>
    5988:	strtcc	pc, [ip], #-2271	; 0xfffff721
    598c:	blvs	ff9c1474 <__assert_fail@plt+0xff9bfabc>
    5990:	blx	fe11bc62 <__assert_fail@plt+0xfe11a2aa>
    5994:	ldfs	f0, [r2, #16]
    5998:	vadd.f64	d7, d7, d0
    599c:	vstr	d7, [r2, #24]
    59a0:	ldmpl	r5!, {r8, r9, fp, ip, sp, lr}^
    59a4:	blx	ff8c19b8 <__assert_fail@plt+0xff8c0000>
    59a8:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    59ac:	blvc	41008 <__assert_fail@plt+0x3f650>
    59b0:	bvs	14d6ba0 <__assert_fail@plt+0x14d51e8>
    59b4:			; <UNDEFINED> instruction: 0xf8df42a3
    59b8:	svclt	0x00c83408
    59bc:	sfm	f6, 2, [r1], {84}	; 0x54
    59c0:	vmov.32	r0, d6[1]
    59c4:	vstr	d7, [r5, #28]
    59c8:	ldmpl	r3!, {r8, r9, fp, ip, sp, lr}^
    59cc:	adcmi	r6, r2, #1703936	; 0x1a0000
    59d0:			; <UNDEFINED> instruction: 0x601cbfb8
    59d4:	ldmpl	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    59d8:	bcs	1fa08 <__assert_fail@plt+0x1e050>
    59dc:	rsceq	fp, r3, r8, lsl #30
    59e0:			; <UNDEFINED> instruction: 0xf102d006
    59e4:	svclt	0x00a80307
    59e8:	bl	fe91723c <__assert_fail@plt+0xfe915884>
    59ec:	ldrmi	r0, [r3], #-995	; 0xfffffc1d
    59f0:	andvs	r6, fp, sl, lsr r8
    59f4:	strble	r0, [fp, #-1104]	; 0xfffffbb0
    59f8:			; <UNDEFINED> instruction: 0xf0002b00
    59fc:			; <UNDEFINED> instruction: 0xf10381b9
    5a00:	svclt	0x00a80107
    5a04:	sbcne	r4, r9, r9, lsl r6
    5a08:			; <UNDEFINED> instruction: 0xf6444bef
    5a0c:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    5a10:			; <UNDEFINED> instruction: 0xf6400262
    5a14:	vmls.f<illegal width 8>	d19, d0, d3[2]
    5a18:	stmiami	ip!, {r0, r1, r8, sl}^
    5a1c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    5a20:	ldrmi	r6, [r9], #-2075	; 0xfffff7e5
    5a24:	mvnsvc	pc, #4194304	; 0x400000
    5a28:	blx	fe0964d6 <__assert_fail@plt+0xfe094b1e>
    5a2c:	sfmmi	f5, 2, [r8, #12]!
    5a30:	mvnvc	lr, #323584	; 0x4f000
    5a34:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
    5a38:	bl	ff0cde44 <__assert_fail@plt+0xff0cc48c>
    5a3c:	andvs	r1, r3, r2, lsr #7
    5a40:	ldmdavs	fp, {r0, r1, r4, r5, r6, r8, fp, ip, lr}
    5a44:	svclt	0x00082b00
    5a48:	movwlt	r2, #37120	; 0x9100
    5a4c:	andvs	r2, r3, r8, asr #7
    5a50:	blmi	ff83dad0 <__assert_fail@plt+0xff83c118>
    5a54:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5a58:	andeq	lr, r8, #166912	; 0x28c00
    5a5c:	addslt	r0, r1, #385875968	; 0x17000000
    5a60:	bmi	ff77aaac <__assert_fail@plt+0xff7790f4>
    5a64:	ldmibvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    5a68:	svclt	0x00a44281
    5a6c:	orrsvs	r3, r1, r1, lsl #2
    5a70:	ldmpl	r1!, {r1, r3, r4, r6, r7, r9, fp, lr}
    5a74:	bl	fea27a9c <__assert_fail@plt+0xfea260e4>
    5a78:	andslt	r0, r2, #0, 4
    5a7c:	vpmax.u8	d18, d0, d0
    5a80:			; <UNDEFINED> instruction: 0xf8a1811c
    5a84:	stccs	0, cr8, [r0], {-0}
    5a88:	rschi	pc, r1, r0, asr #32
    5a8c:	ldmpl	r7!, {r1, r6, r7, r8, r9, fp, lr}^
    5a90:	b	13d85e4 <__assert_fail@plt+0x13d6c2c>
    5a94:			; <UNDEFINED> instruction: 0xf0081158
    5a98:	andcs	r0, r1, pc, lsl r3
    5a9c:	vpmax.u8	d15, d3, d0
    5aa0:	andgt	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    5aa4:	eorcs	pc, r1, ip, asr r8	; <UNPREDICTABLE>
    5aa8:	streq	lr, [r3, #-2578]	; 0xfffff5ee
    5aac:	tstmi	r3, #4, 30
    5ab0:	eorcc	pc, r1, ip, asr #16
    5ab4:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {1}
    5ab8:	strmi	r4, [r5], -sl, asr #21
    5abc:	ldmpl	r2!, {r1, r8, fp, ip, pc}
    5ac0:	blcc	5faf4 <__assert_fail@plt+0x5e13c>
    5ac4:	ldmdavs	r3, {r0, r1, r3, sp, lr}
    5ac8:	andsvs	r4, r3, r3, lsl #8
    5acc:	tsteq	r3, #208, 12	; 0xd000000
    5ad0:	rschi	pc, r7, r0, lsl #2
    5ad4:	andcs	r4, r5, #196, 18	; 0x310000
    5ad8:	ldrbtmi	r2, [r9], #-0
    5adc:	ldc	7, cr15, [lr, #1004]!	; 0x3ec
    5ae0:	strbmi	r9, [sl], -r4, lsl #22
    5ae4:	andcs	r4, r1, r1, lsl #12
    5ae8:	mcr	7, 5, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5aec:	tstlt	r3, r5, lsl #22
    5af0:			; <UNDEFINED> instruction: 0x46494650
    5af4:	blls	61795c <__assert_fail@plt+0x615fa4>
    5af8:	vqdmlsl.s<illegal width 8>	q1, d0, d0
    5afc:	blmi	feee5dc4 <__assert_fail@plt+0xfeee440c>
    5b00:	bvs	6d6cf4 <__assert_fail@plt+0x6d533c>
    5b04:	strbmi	r3, [fp, #-775]	; 0xfffffcf9
    5b08:	rschi	pc, r0, r0, lsl #5
    5b0c:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    5b10:	vcgt.s8	<illegal reg q13.5>, q4, <illegal reg q13.5>
    5b14:	vrsra.s64	d22, d15, #64
    5b18:	addsmi	r0, ip, #67108864	; 0x4000000
    5b1c:	rscshi	pc, r1, r0, lsl #6
    5b20:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
    5b24:			; <UNDEFINED> instruction: 0xf04f429c
    5b28:	vhsub.u8	d0, d0, d5
    5b2c:			; <UNDEFINED> instruction: 0xf5b48101
    5b30:			; <UNDEFINED> instruction: 0xf2c07f7a
    5b34:	stmibmi	lr!, {r0, r1, r2, r4, r6, r7, pc}
    5b38:	strcc	r2, [r5], #-0
    5b3c:			; <UNDEFINED> instruction: 0xf7fb4479
    5b40:			; <UNDEFINED> instruction: 0xf644ed8e
    5b44:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    5b48:	vst2.16	{d16-d19}, [pc :128], r2
    5b4c:			; <UNDEFINED> instruction: 0xf64c7c7a
    5b50:			; <UNDEFINED> instruction: 0xf6cc4ecd
    5b54:	blx	fe8d968e <__assert_fail@plt+0xfe8d7cd6>
    5b58:	ldmibeq	sl, {r2, r8, r9, sp}
    5b5c:	tstmi	r2, #12, 22	; 0x3000	; <UNPREDICTABLE>
    5b60:	movwmi	pc, #15278	; 0x3bae	; <UNPREDICTABLE>
    5b64:			; <UNDEFINED> instruction: 0x460108db
    5b68:			; <UNDEFINED> instruction: 0xf7fb2001
    5b6c:	stccs	14, cr14, [r0, #-416]	; 0xfffffe60
    5b70:	addhi	pc, ip, r0, asr #32
    5b74:	blcs	2c7e0 <__assert_fail@plt+0x2ae28>
    5b78:	blmi	fe7ba174 <__assert_fail@plt+0xfe7b87bc>
    5b7c:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    5b80:	stmdaeq	r8, {r1, r8, ip, sp, lr, pc}
    5b84:	stmdbcs	r8, {r0, r3, r4, r9, fp, sp, lr}
    5b88:	mrcge	7, 4, APSR_nzcv, cr9, cr15, {3}
    5b8c:	strmi	r4, [sl], #-2970	; 0xfffff466
    5b90:	stceq	0, cr15, [r7], {111}	; 0x6f
    5b94:			; <UNDEFINED> instruction: 0x46424611
    5b98:			; <UNDEFINED> instruction: 0xf10058f0
    5b9c:	bl	feb067e4 <__assert_fail@plt+0xfeb04e2c>
    5ba0:	and	r0, r2, r0, lsl #24
    5ba4:			; <UNDEFINED> instruction: 0xf43f4291
    5ba8:	ldmdavc	r6, {r1, r3, r7, r9, sl, fp, sp, pc}
    5bac:	stmdbeq	r3, {r2, r3, r8, r9, fp, sp, lr, pc}
    5bb0:			; <UNDEFINED> instruction: 0x46147818
    5bb4:	andcc	r4, r1, #30408704	; 0x1d00000
    5bb8:			; <UNDEFINED> instruction: 0xf1034286
    5bbc:	rscsle	r0, r1, r1, lsl #6
    5bc0:	andcs	r4, r5, #2326528	; 0x238000
    5bc4:	ldrbtmi	r2, [r9], #-0
    5bc8:	stcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    5bcc:	stmdavc	fp!, {r2, r5, fp, ip, sp, lr}
    5bd0:	strls	r4, [r0], #-1610	; 0xfffff9b6
    5bd4:	andcs	r4, r1, r1, lsl #12
    5bd8:	mrc	7, 1, APSR_nzcv, cr0, cr11, {7}
    5bdc:	ldrbtmi	r4, [fp], #-2952	; 0xfffff478
    5be0:	blcs	220454 <__assert_fail@plt+0x21ea9c>
    5be4:	mcrge	7, 3, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    5be8:	strcs	r4, [r8], #-3718	; 0xfffff17a
    5bec:	ldrbtmi	r4, [lr], #-3462	; 0xfffff27a
    5bf0:	and	r4, ip, sp, ror r4
    5bf4:			; <UNDEFINED> instruction: 0xf8182001
    5bf8:	strtmi	r2, [r9], -r1, lsl #22
    5bfc:			; <UNDEFINED> instruction: 0xf7fb4404
    5c00:	blmi	fe0c1480 <__assert_fail@plt+0xfe0bfac8>
    5c04:	bvs	6d6df8 <__assert_fail@plt+0x6d5440>
    5c08:			; <UNDEFINED> instruction: 0xf77f42a3
    5c0c:			; <UNDEFINED> instruction: 0xf004ae58
    5c10:	blcs	206894 <__assert_fail@plt+0x204edc>
    5c14:	strtmi	sp, [r2], -lr, ror #3
    5c18:	andcs	r4, r1, r1, lsr r6
    5c1c:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5c20:	bmi	177fbc8 <__assert_fail@plt+0x177e210>
    5c24:	ldmpl	r7!, {sl, sp}
    5c28:	ldclmi	6, cr14, [r9, #-100]!	; 0xffffff9c
    5c2c:	ldrbtmi	r4, [sp], #-1596	; 0xfffff9c4
    5c30:	andeq	pc, r2, #196, 2	; 0x31
    5c34:	andcs	r1, r1, r9, lsr #18
    5c38:	mrc	7, 0, APSR_nzcv, cr2, cr11, {7}
    5c3c:	cfstrscs	mvf4, [r1], {4}
    5c40:	movwcs	fp, #3980	; 0xf8c
    5c44:	b	14ce850 <__assert_fail@plt+0x14cce98>
    5c48:	ldrsble	r7, [r1, #48]!	; 0x30
    5c4c:			; <UNDEFINED> instruction: 0xf1b9e637
    5c50:			; <UNDEFINED> instruction: 0xf73f0f0f
    5c54:	blmi	1431578 <__assert_fail@plt+0x142fbc0>
    5c58:	ldmpl	r7!, {sl, sp}^
    5c5c:	stmdbmi	sp!, {r3, r4, r8, r9, sl, sp, lr, pc}^
    5c60:	andcs	r2, r0, r5, lsl #4
    5c64:			; <UNDEFINED> instruction: 0xf7fb4479
    5c68:	bls	641058 <__assert_fail@plt+0x63f6a0>
    5c6c:	andcs	r4, r1, r1, lsl #12
    5c70:	stcl	7, cr15, [r4, #1004]!	; 0x3ec
    5c74:	stmdbmi	r8!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
    5c78:	andcs	r2, r0, r5, lsl #4
    5c7c:			; <UNDEFINED> instruction: 0xf7fb4479
    5c80:	strmi	lr, [r1], -lr, ror #25
    5c84:			; <UNDEFINED> instruction: 0xf7fb2001
    5c88:			; <UNDEFINED> instruction: 0xe776edda
    5c8c:	andcs	r4, r5, #1622016	; 0x18c000
    5c90:	ldrbtmi	r2, [r9], #-0
    5c94:	stcl	7, cr15, [r2], #1004	; 0x3ec
    5c98:	andcs	r4, r1, r1, lsl #12
    5c9c:	stcl	7, cr15, [lr, #1004]	; 0x3ec
    5ca0:			; <UNDEFINED> instruction: 0xf7fee768
    5ca4:	ldr	pc, [r5, -r9, lsr #29]
    5ca8:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
    5cac:	ldrb	r3, [r6, #2817]	; 0xb01
    5cb0:	stmdbge	r7, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5cb4:	cfcpysls	mvf2, mvf9
    5cb8:	addslt	lr, fp, #98566144	; 0x5e00000
    5cbc:			; <UNDEFINED> instruction: 0xf5b31a1b
    5cc0:			; <UNDEFINED> instruction: 0xf6bf4f00
    5cc4:	stccs	14, cr10, [r0], {222}	; 0xde
    5cc8:	ldrb	sp, [pc], r1, asr #3
    5ccc:	andcs	r4, r5, #84, 18	; 0x150000
    5cd0:	strcs	r2, [r1, -r0]
    5cd4:			; <UNDEFINED> instruction: 0xf7fb4479
    5cd8:	strmi	lr, [r1], -r2, asr #25
    5cdc:			; <UNDEFINED> instruction: 0xf7fb4638
    5ce0:	strb	lr, [ip, #3502]!	; 0xdae
    5ce4:	andcs	r4, r0, pc, asr #18
    5ce8:			; <UNDEFINED> instruction: 0xf7fb4479
    5cec:			; <UNDEFINED> instruction: 0x4623ecb8
    5cf0:	strmi	r2, [r1], -r0, lsl #4
    5cf4:			; <UNDEFINED> instruction: 0xf7fb2001
    5cf8:	stccs	13, cr14, [r0, #-648]	; 0xfffffd78
    5cfc:	svcge	0x003af43f
    5d00:	stmdbmi	r9, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    5d04:	andcs	r2, r0, r5, lsl #4
    5d08:	ldrbtvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
    5d0c:			; <UNDEFINED> instruction: 0xf7fb4479
    5d10:			; <UNDEFINED> instruction: 0xf644eca6
    5d14:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    5d18:	blx	fe8866aa <__assert_fail@plt+0xfe884cf2>
    5d1c:	ldmibeq	r2, {r2, r9, ip, sp}
    5d20:	andcs	r4, r1, r1, lsl #12
    5d24:	stc	7, cr15, [sl, #1004]	; 0x3ec
    5d28:			; <UNDEFINED> instruction: 0xf43f2d00
    5d2c:	str	sl, [sp, r3, lsr #30]!
    5d30:	andcs	r4, r0, lr, lsr r9
    5d34:	ldrbtmi	r3, [r9], #-1074	; 0xfffffbce
    5d38:	ldc	7, cr15, [r0], {251}	; 0xfb
    5d3c:	bicspl	pc, r3, #68, 12	; 0x4400000
    5d40:	msreq	SPSR_x, #268435468	; 0x1000000c
    5d44:	cfldrdvc	mvd15, [sl], #-316	; 0xfffffec4
    5d48:	cdppl	2, 1, cr15, cr15, cr8, {2}
    5d4c:	cdpne	2, 14, cr15, cr11, cr5, {6}
    5d50:	movwcs	pc, #19363	; 0x4ba3	; <UNPREDICTABLE>
    5d54:	blx	3083c6 <__assert_fail@plt+0x306a0e>
    5d58:	blx	feb969aa <__assert_fail@plt+0xfeb94ff2>
    5d5c:	ldmdbeq	fp, {r0, r1, r8, r9, lr}^
    5d60:	andcs	r4, r1, r1, lsl #12
    5d64:	stcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    5d68:			; <UNDEFINED> instruction: 0xf43f2d00
    5d6c:	str	sl, [sp, r3, lsl #30]
    5d70:			; <UNDEFINED> instruction: 0xf44f4b2f
    5d74:	ldrbtmi	r7, [fp], #-378	; 0xfffffe86
    5d78:	blx	5fdee <__assert_fail@plt+0x5e436>
    5d7c:	strb	pc, [r3], -r3, lsl #2	; <UNPREDICTABLE>
    5d80:	ldcl	7, cr15, [r8], #-1004	; 0xfffffc14
    5d84:	andeq	r6, r1, r6, ror r5
    5d88:	andeq	r0, r0, r0, asr #3
    5d8c:	andeq	r6, r1, r8, ror #10
    5d90:	andeq	r0, r0, ip, asr #4
    5d94:	andeq	r0, r0, r8, asr #3
    5d98:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5d9c:	andeq	r0, r0, r8, ror #3
    5da0:	strdeq	r6, [r1], -r8
    5da4:	ldrdeq	r7, [r1], -ip
    5da8:	andeq	r5, r0, r4
    5dac:			; <UNDEFINED> instruction: 0x000164be
    5db0:	andeq	r4, r0, r6, ror pc
    5db4:			; <UNDEFINED> instruction: 0x000001bc
    5db8:	andeq	r0, r0, r8, asr r2
    5dbc:	andeq	r6, r1, r0, asr #13
    5dc0:	andeq	r0, r0, ip, ror #3
    5dc4:	andeq	r0, r0, ip, lsl r2
    5dc8:	andeq	r0, r0, r8, lsr r2
    5dcc:	andeq	r6, r1, r2, asr r6
    5dd0:	andeq	r0, r0, r8, lsl #4
    5dd4:	strdeq	r0, [r0], -r8
    5dd8:	andeq	r6, r1, ip, lsl #12
    5ddc:	andeq	r0, r0, r4, ror #3
    5de0:			; <UNDEFINED> instruction: 0x000001b8
    5de4:	andeq	r0, r0, r4, lsr #3
    5de8:	ldrdeq	r4, [r0], -r2
    5dec:	andeq	r6, r1, r0, ror r5
    5df0:	andeq	r4, r0, r0, asr #27
    5df4:	strdeq	r6, [r1], -r2
    5df8:	ldrdeq	r0, [r0], -r4
    5dfc:	andeq	r4, r0, sl, ror sp
    5e00:	muleq	r1, r2, r4
    5e04:	andeq	r4, r0, r6, lsl #27
    5e08:	andeq	r4, r0, ip, lsl #27
    5e0c:	andeq	r6, r1, ip, ror #8
    5e10:	andeq	r4, r0, sl, ror ip
    5e14:	andeq	r4, r0, ip, asr ip
    5e18:			; <UNDEFINED> instruction: 0x00004cb0
    5e1c:	muleq	r0, r2, ip
    5e20:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5e24:	andeq	r4, r0, r8, lsr #24
    5e28:	andeq	r4, r0, ip, asr #23
    5e2c:			; <UNDEFINED> instruction: 0x00004bb2
    5e30:	strdeq	r6, [r1], -sl
    5e34:	strbvs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5e38:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5e3c:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5e40:	push	{r1, r2, r3, r4, r5, r6, sl, lr}
    5e44:	addslt	r4, r5, r0, lsl #17
    5e48:	ldmpl	r2!, {r0, r4, r5, r7, fp, ip, lr}^
    5e4c:	ldmdavs	r0, {r0, r1, r2, r3, r6, fp, sp, lr}^
    5e50:	bne	edfe7c <__assert_fail@plt+0xede4c4>
    5e54:	svclt	0x00489307
    5e58:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    5e5c:	svclt	0x00446812
    5e60:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    5e64:			; <UNDEFINED> instruction: 0xf8df9307
    5e68:	svclt	0x0048341c
    5e6c:	mvnscc	pc, r1, lsl #2
    5e70:	andcs	r1, sl, sl, lsl #21
    5e74:	andls	r5, fp, #15925248	; 0xf30000
    5e78:			; <UNDEFINED> instruction: 0x461f6819
    5e7c:			; <UNDEFINED> instruction: 0xf7fb930a
    5e80:	ldmdavs	r8!, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    5e84:	bl	fe143e78 <__assert_fail@plt+0xfe1424c0>
    5e88:	andcs	r4, r5, #4177920	; 0x3fc000
    5e8c:	ldrbtmi	r2, [r9], #-0
    5e90:	bl	ff943e84 <__assert_fail@plt+0xff9424cc>
    5e94:	ldmpl	r3!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    5e98:			; <UNDEFINED> instruction: 0x4601681a
    5e9c:			; <UNDEFINED> instruction: 0xf7fb2001
    5ea0:	ldmibmi	fp!, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}^
    5ea4:	andcs	r2, r0, r5, lsl #4
    5ea8:			; <UNDEFINED> instruction: 0xf7fb4479
    5eac:	blmi	ffe80e14 <__assert_fail@plt+0xffe7f45c>
    5eb0:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5eb4:	ldrdcs	pc, [r0], -r9
    5eb8:	andcs	r4, r1, r1, lsl #12
    5ebc:	ldc	7, cr15, [lr], #1004	; 0x3ec
    5ec0:	andcs	r4, r5, #4014080	; 0x3d4000
    5ec4:	ldrbtmi	r2, [r9], #-0
    5ec8:	bl	ff243ebc <__assert_fail@plt+0xff242504>
    5ecc:			; <UNDEFINED> instruction: 0xf8564bf3
    5ed0:			; <UNDEFINED> instruction: 0xf8d88003
    5ed4:	strmi	r2, [r1], -r0
    5ed8:			; <UNDEFINED> instruction: 0xf7fb2001
    5edc:	blmi	ffc411a4 <__assert_fail@plt+0xffc3f7ec>
    5ee0:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5ee4:	ldrdcc	pc, [r0], -sl
    5ee8:			; <UNDEFINED> instruction: 0xf0402b00
    5eec:	blmi	ffb66730 <__assert_fail@plt+0xffb64d78>
    5ef0:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5ef4:	ldrdcc	pc, [r0], -fp
    5ef8:			; <UNDEFINED> instruction: 0xf0402b00
    5efc:	blmi	ffaa65a0 <__assert_fail@plt+0xffaa4be8>
    5f00:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5f04:	ldrdcc	pc, [r0], -fp
    5f08:			; <UNDEFINED> instruction: 0xf0402b00
    5f0c:			; <UNDEFINED> instruction: 0xf8d98192
    5f10:	blcs	11f18 <__assert_fail@plt+0x10560>
    5f14:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
    5f18:	andcs	r9, sl, sl, lsl #22
    5f1c:			; <UNDEFINED> instruction: 0xf7fb6819
    5f20:			; <UNDEFINED> instruction: 0xf8d8ecec
    5f24:	blcs	11f2c <__assert_fail@plt+0x10574>
    5f28:	adcshi	pc, r6, r0
    5f2c:	ldmpl	r2!, {r0, r1, r2, r3, r4, r6, r7, r9, fp, lr}
    5f30:	bcs	1ff80 <__assert_fail@plt+0x1e5c8>
    5f34:	sbchi	pc, fp, r0
    5f38:	ldrdcs	pc, [r0], -sl
    5f3c:	ldrmi	r4, [r3], #-2524	; 0xfffff624
    5f40:	blmi	ff2815c4 <__assert_fail@plt+0xff27fc0c>
    5f44:	ldmdapl	r1!, {r0, r1, r3, r4, r6, r7, r9, fp, lr}^
    5f48:	bcc	fe44176c <__assert_fail@plt+0xfe43fdb4>
    5f4c:	mrc	8, 5, r5, cr8, cr3, {5}
    5f50:	vldr	d7, [r1, #924]	; 0x39c
    5f54:	vldr	d6, [r3]
    5f58:	vdiv.f64	d5, d6, d0
    5f5c:	vmov.f64	d3, #71	; 0x3e380000  0.1796875
    5f60:	vsqrt.f64	d22, d4
    5f64:	vmrs	pc, <impl def 0xd>
    5f68:	vstr	d19, [sp, #780]	; 0x30c
    5f6c:			; <UNDEFINED> instruction: 0xf1003a0c
    5f70:	blls	3266e0 <__assert_fail@plt+0x324d28>
    5f74:	blvs	201990 <__assert_fail@plt+0x1fffd8>
    5f78:	vqrdmulh.s<illegal width 8>	d15, d3, d3
    5f7c:	bcc	4417a0 <__assert_fail@plt+0x43fde8>
    5f80:	blvc	ff201a68 <__assert_fail@plt+0xff2000b0>
    5f84:	blvc	1201864 <__assert_fail@plt+0x11ffeac>
    5f88:	bleq	6010d4 <__assert_fail@plt+0x5ff71c>
    5f8c:			; <UNDEFINED> instruction: 0xf872f003
    5f90:	strmi	r4, [fp], r2, lsl #13
    5f94:	ldrbtcc	pc, [pc], #282	; 5f9c <__assert_fail@plt+0x45e4>	; <UNPREDICTABLE>
    5f98:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    5f9c:	ldrbcc	pc, [pc, #331]!	; 60ef <__assert_fail@plt+0x4737>	; <UNPREDICTABLE>
    5fa0:	andeq	pc, r2, #111	; 0x6f
    5fa4:	stmib	sp, {r0, r1, r3, r5, r7, r9, lr}^
    5fa8:	svclt	0x0008ab08
    5fac:	tstle	r8, #536870922	; 0x2000000a
    5fb0:	ldmib	sp, {r0, r1, r2, r8, r9, sl, fp, ip, pc}^
    5fb4:	strtmi	r4, [r2], -r8, lsl #10
    5fb8:	ldrbmi	r4, [r0], -fp, lsr #12
    5fbc:			; <UNDEFINED> instruction: 0xf0034659
    5fc0:	strtmi	pc, [r2], -r3, lsl #16
    5fc4:	stmdbne	r0, {r0, r1, r3, r5, r9, sl, lr}
    5fc8:	tsteq	r1, r5, asr #22
    5fcc:	b	11080e4 <__assert_fail@plt+0x110672c>
    5fd0:	subne	r7, sp, r1, asr #9
    5fd4:	bl	1d56a2c <__assert_fail@plt+0x1d55074>
    5fd8:	blle	ffb06bec <__assert_fail@plt+0xffb05234>
    5fdc:	stmib	sp, {r0, r1, r2, r8, r9, sl, ip, pc}^
    5fe0:	ldmibmi	r5!, {r3, r8, sl, lr}
    5fe4:	andcs	r2, r0, r5, lsl #4
    5fe8:	ldrbtmi	r4, [r9], #-3508	; 0xfffff24c
    5fec:	bl	dc3fe0 <__assert_fail@plt+0xdc2628>
    5ff0:	blmi	fecd71ec <__assert_fail@plt+0xfecd5834>
    5ff4:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    5ff8:	strls	r6, [sp, #-2668]	; 0xfffff594
    5ffc:			; <UNDEFINED> instruction: 0x462758f3
    6000:	pkhbtmi	r6, r2, sp, lsl #16
    6004:			; <UNDEFINED> instruction: 0xf0024620
    6008:			; <UNDEFINED> instruction: 0xf644fe15
    600c:			; <UNDEFINED> instruction: 0xf2c15ed3
    6010:	b	13c99a0 <__assert_fail@plt+0x13c7fe8>
    6014:	strmi	r7, [fp], -r5, ror #25
    6018:	blx	fe157966 <__assert_fail@plt+0xfe155fae>
    601c:	stmib	sp, {r1, r2, r3, r8, r9, fp, sp, pc}^
    6020:	ldmib	sp, {r4, r8, r9, fp, sp, pc}^
    6024:			; <UNDEFINED> instruction: 0x9c11ab08
    6028:	blx	fe29797a <__assert_fail@plt+0xfe295fc2>
    602c:	ldrbne	sl, [r0, lr, lsl #22]
    6030:	bl	ff32c868 <__assert_fail@plt+0xff32aeb0>
    6034:			; <UNDEFINED> instruction: 0xf8cd1ca4
    6038:	stmib	sp, {r3, lr, pc}^
    603c:	blx	fe0b0c7e <__assert_fail@plt+0xfe0af2c6>
    6040:			; <UNDEFINED> instruction: 0x9c0fab0e
    6044:	bl	ff00bf94 <__assert_fail@plt+0xff00a5dc>
    6048:	andls	r1, r4, r4, lsr #1
    604c:	blge	4c0788 <__assert_fail@plt+0x4bedd0>
    6050:	bvc	1ec3194 <__assert_fail@plt+0x1ec17dc>
    6054:	blx	2ad0aa <__assert_fail@plt+0x2ab6f2>
    6058:	bl	ff09b4d0 <__assert_fail@plt+0xff099b18>
    605c:	sfmls	f1, 4, [r8], {164}	; 0xa4
    6060:			; <UNDEFINED> instruction: 0xbc0efb87
    6064:	blx	2aa86e <__assert_fail@plt+0x2a8eb6>
    6068:	stmdals	ip, {r4, sl, lr}
    606c:	blx	2ab482 <__assert_fail@plt+0x2a9aca>
    6070:	stmib	sp, {r1, r4, r8, sl}^
    6074:	bls	3f50b4 <__assert_fail@plt+0x3f36fc>
    6078:	blvc	ffa009bc <__assert_fail@plt+0xff9ff004>
    607c:	strls	r2, [r5], #-1
    6080:	adcne	lr, r2, #207872	; 0x32c00
    6084:			; <UNDEFINED> instruction: 0xf7fb9501
    6088:	bls	380ff8 <__assert_fail@plt+0x37f640>
    608c:	blcs	606e0 <__assert_fail@plt+0x5ed28>
    6090:	stcmi	13, cr13, [ip], {54}	; 0x36
    6094:	eor	r4, r5, ip, ror r4
    6098:	ldrbtmi	r4, [fp], #-2955	; 0xfffff475
    609c:	blcs	60710 <__assert_fail@plt+0x5ed58>
    60a0:	blls	2bd120 <__assert_fail@plt+0x2bb768>
    60a4:	ldmdavs	r9, {r1, r3, sp}
    60a8:	stc	7, cr15, [r6], #-1004	; 0xfffffc14
    60ac:	ldrdcc	pc, [r0], -r8
    60b0:	cmplt	r3, r1
    60b4:	ldrbtmi	r4, [sl], #-2693	; 0xfffff57b
    60b8:	teqlt	r0, r0	; <illegal shifter operand>
    60bc:	ldmpl	r2!, {r2, r7, r9, fp, lr}
    60c0:	addmi	r6, r3, #16, 16	; 0x100000
    60c4:	andcs	fp, r0, ip, lsr #31
    60c8:			; <UNDEFINED> instruction: 0xf7fb2001
    60cc:	blmi	fe080e24 <__assert_fail@plt+0xfe07f46c>
    60d0:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    60d4:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    60d8:	ldfmip	f0, [pc], #-212	; 600c <__assert_fail@plt+0x4654>
    60dc:	ands	r4, r5, ip, ror r4
    60e0:	ldrbtmi	r4, [ip], #-3198	; 0xfffff382
    60e4:	andcs	r4, r5, #2064384	; 0x1f8000
    60e8:	ldrbtmi	r2, [r9], #-0
    60ec:	b	fedc40e0 <__assert_fail@plt+0xfedc2728>
    60f0:			; <UNDEFINED> instruction: 0x46224b7c
    60f4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    60f8:	andcs	r4, r1, r1, lsl #12
    60fc:	bl	fe7c40f0 <__assert_fail@plt+0xfe7c2738>
    6100:	ldrdcc	pc, [r0], -r8
    6104:	sbcle	r2, ip, r0, lsl #22
    6108:	ldrbtmi	r4, [ip], #-3191	; 0xfffff389
    610c:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    6110:	teqlt	r3, fp, lsl r8
    6114:	vpadd.i8	q10, q2, q11
    6118:	ldmpl	r3!, {r0, r9}^
    611c:	andsmi	r6, sl, #1769472	; 0x1b0000
    6120:			; <UNDEFINED> instruction: 0xf8d9d0bf
    6124:	bcs	4e12c <__assert_fail@plt+0x4c774>
    6128:	blls	1fd81c <__assert_fail@plt+0x1fbe64>
    612c:	svcls	0x000b3a01
    6130:	strbcs	pc, [r0, #-580]	; 0xfffffdbc	; <UNPREDICTABLE>
    6134:	streq	pc, [pc, #-704]	; 5e7c <__assert_fail@plt+0x44c4>
    6138:			; <UNDEFINED> instruction: 0x461817d9
    613c:	blx	ff14c092 <__assert_fail@plt+0xff14a6da>
    6140:			; <UNDEFINED> instruction: 0xf0020107
    6144:	stmdbmi	fp!, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    6148:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    614c:	andcs	r4, r0, r2, lsl #13
    6150:	b	fe144144 <__assert_fail@plt+0xfe14278c>
    6154:			; <UNDEFINED> instruction: 0xf6444968
    6158:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    615c:	b	13c6aec <__assert_fail@plt+0x13c5134>
    6160:	blx	fe2a4912 <__assert_fail@plt+0xfe2a2f5a>
    6164:	ldmdapl	r2!, {r1, sl, fp, ip, sp, pc}^
    6168:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    616c:	stccs	8, cr6, [r0, #-84]	; 0xffffffac
    6170:	stmibne	ip!, {r0, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    6174:	strtmi	r4, [r8], -r7, lsl #12
    6178:	stclne	15, cr11, [r8, #736]!	; 0x2e0
    617c:			; <UNDEFINED> instruction: 0xf00210c0
    6180:			; <UNDEFINED> instruction: 0xf644fd59
    6184:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    6188:	ldrbmi	r0, [r0], -r2, ror #4
    618c:	movwcs	pc, #11141	; 0x2b85	; <UNPREDICTABLE>
    6190:	bl	ff14c14c <__assert_fail@plt+0xff14a794>
    6194:	strls	r2, [r1, #-1379]	; 0xfffffa9d
    6198:	vst4.8	{d25,d27,d29,d31}, [pc], r2
    619c:			; <UNDEFINED> instruction: 0xf002717a
    61a0:	strbmi	pc, [fp], -r9, asr #26	; <UNPREDICTABLE>
    61a4:	andcs	r4, r1, r2, lsr #12
    61a8:	ldrtmi	r9, [r9], -r0, lsl #2
    61ac:	bl	11c41a0 <__assert_fail@plt+0x11c27e8>
    61b0:	ldmdbmi	r2, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    61b4:	andcs	r2, r0, r5, lsl #4
    61b8:			; <UNDEFINED> instruction: 0xf7fb4479
    61bc:			; <UNDEFINED> instruction: 0xf8d9ea50
    61c0:			; <UNDEFINED> instruction: 0xf8d82000
    61c4:	ldc	0, cr3, [pc]	; 61cc <__assert_fail@plt+0x4814>
    61c8:	bne	ff4e0e78 <__assert_fail@plt+0xff4df4c0>
    61cc:	bcc	4419f0 <__assert_fail@plt+0x440038>
    61d0:	blvc	ff201cb8 <__assert_fail@plt+0xff200300>
    61d4:	blvc	1c1a78 <__assert_fail@plt+0x1c00c0>
    61d8:	bcs	fe4419f8 <__assert_fail@plt+0xfe440040>
    61dc:	blvs	ff9c1cc4 <__assert_fail@plt+0xff9c030c>
    61e0:	andcs	r4, r1, r1, lsl #12
    61e4:	blpl	1c1c08 <__assert_fail@plt+0x1c0250>
    61e8:	blpl	ff181ccc <__assert_fail@plt+0xff180314>
    61ec:	bvc	ff181cd0 <__assert_fail@plt+0xff180318>
    61f0:	blcs	601344 <__assert_fail@plt+0x5ff98c>
    61f4:	bl	8c41e8 <__assert_fail@plt+0x8c2830>
    61f8:	andcs	r4, r5, #1064960	; 0x104000
    61fc:	ldrbtmi	r2, [r9], #-0
    6200:	b	b441f4 <__assert_fail@plt+0xb4283c>
    6204:			; <UNDEFINED> instruction: 0xf6449a07
    6208:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    620c:			; <UNDEFINED> instruction: 0xf5020362
    6210:	vst1.64	{d23-d26}, [pc :256], sl
    6214:	b	13e5404 <__assert_fail@plt+0x13e3a4c>
    6218:	blx	fe0a5daa <__assert_fail@plt+0xfe0a43f2>
    621c:	bl	ff38ee30 <__assert_fail@plt+0xff38d478>
    6220:	blls	2cacb4 <__assert_fail@plt+0x2c92fc>
    6224:	andcs	pc, r3, #12, 22	; 0x3000
    6228:	andcs	r4, r1, r1, lsl #12
    622c:	bl	1c4220 <__assert_fail@plt+0x1c2868>
    6230:	ldmdbmi	r4!, {r1, r4, r5, r6, r9, sl, sp, lr, pc}
    6234:	andcs	r2, r0, r5, lsl #4
    6238:			; <UNDEFINED> instruction: 0xf7fb4479
    623c:			; <UNDEFINED> instruction: 0xf8dbea10
    6240:	strmi	r2, [r1], -r0
    6244:			; <UNDEFINED> instruction: 0xf7fb2001
    6248:			; <UNDEFINED> instruction: 0xe660eafa
    624c:	andcs	r4, r5, #753664	; 0xb8000
    6250:	ldrbtmi	r2, [r9], #-0
    6254:	b	c4248 <__assert_fail@plt+0xc2890>
    6258:	ldrdcs	pc, [r0], -fp
    625c:	andcs	r4, r1, r1, lsl #12
    6260:	b	ffb44254 <__assert_fail@plt+0xffb4289c>
    6264:	svclt	0x0000e64b
    6268:			; <UNDEFINED> instruction: 0xffc00000
    626c:	ldrshmi	pc, [pc, #255]	; 6373 <__assert_fail@plt+0x49bb>	; <UNPREDICTABLE>
    6270:	andeq	r0, r0, r0
    6274:	subsmi	r0, r9, r0
    6278:	andeq	r5, r1, r4, asr #30
    627c:	andeq	r0, r0, ip, lsl #4
    6280:	andeq	r0, r0, r4, lsl r2
    6284:	andeq	r0, r0, r8, lsr #4
    6288:	strdeq	r4, [r0], -r6
    628c:	andeq	r0, r0, r4, lsr #4
    6290:	strdeq	r4, [r0], -r8
    6294:	strdeq	r0, [r0], -r8
    6298:	strdeq	r4, [r0], -r6
    629c:	andeq	r0, r0, ip, asr #4
    62a0:	andeq	r0, r0, r4, lsr #3
    62a4:	andeq	r0, r0, r8, ror #3
    62a8:	andeq	r0, r0, r0, lsr r2
    62ac:	andeq	r0, r0, r8, asr #3
    62b0:			; <UNDEFINED> instruction: 0x000001bc
    62b4:	andeq	r0, r0, r8, asr r2
    62b8:	andeq	r4, r0, lr, lsr sl
    62bc:	andeq	r6, r1, r0, lsl #1
    62c0:	andeq	r0, r0, ip, ror #3
    62c4:	andeq	r4, r0, ip, ror #17
    62c8:	ldrdeq	r5, [r1], -r6
    62cc:	andeq	r7, r1, r2, lsr #5
    62d0:	strdeq	r0, [r0], -ip
    62d4:	andeq	r5, r1, r0, lsr #31
    62d8:	andeq	r3, r0, r4, lsr #25
    62dc:	muleq	r0, lr, ip
    62e0:	andeq	r4, r0, r2, lsl #19
    62e4:	andeq	r5, r1, ip, ror pc
    62e8:	andeq	r4, r0, r6, ror r8
    62ec:	andeq	r5, r1, r2, ror #30
    62f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    62f4:	andeq	r4, r0, lr, lsr #18
    62f8:	andeq	r0, r0, ip, lsl r2
    62fc:	andeq	r4, r0, ip, asr #16
    6300:	andeq	r4, r0, sl, lsl r8
    6304:			; <UNDEFINED> instruction: 0x000047bc
    6308:	andeq	r4, r0, lr, lsl #15
    630c:	andcs	r4, r5, #245760	; 0x3c000
    6310:	ldrbtmi	r2, [r9], #-0
    6314:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6318:	ldrdcs	pc, [r0], -sl
    631c:	andcs	r4, r1, r1, lsl #12
    6320:	b	fe344314 <__assert_fail@plt+0xfe34295c>
    6324:	cfsh64	mvdx14, mvdx6, #-13
    6328:	vdiv.f64	d6, d6, d6
    632c:	vadd.f64	d4, d5, d7
    6330:			; <UNDEFINED> instruction: 0xee855b44
    6334:	mrrc	11, 0, r7, r1, cr7
    6338:			; <UNDEFINED> instruction: 0xf0020b17
    633c:	pkhbtmi	pc, r2, fp, lsl #29	; <UNPREDICTABLE>
    6340:	strt	r4, [r7], -fp, lsl #13
    6344:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    6348:	svclt	0x0000e6cc
    634c:			; <UNDEFINED> instruction: 0x000046ba
    6350:	andeq	r3, r0, sl, lsr sl
    6354:	svcmi	0x00f0e92d
    6358:	ldfmie	f2, [fp, #-0]
    635c:	bmi	16f2598 <__assert_fail@plt+0x16f0be0>
    6360:	blmi	16d755c <__assert_fail@plt+0x16d5ba4>
    6364:	andsvs	r5, r1, sl, lsr #17
    6368:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    636c:	ldrdvs	pc, [r0], -r8
    6370:			; <UNDEFINED> instruction: 0xf0402e00
    6374:	blmi	15e65e8 <__assert_fail@plt+0x15e4c30>
    6378:	blmi	15dc73c <__assert_fail@plt+0x15dad84>
    637c:	bmi	15ce788 <__assert_fail@plt+0x15ccdd0>
    6380:	ldrbtmi	r5, [sl], #-2284	; 0xfffff714
    6384:			; <UNDEFINED> instruction: 0xf7fb6820
    6388:	ldmdbmi	r5, {r2, r4, r5, r6, r9, fp, sp, lr, pc}^
    638c:	andcs	r2, r0, r5, lsl #4
    6390:			; <UNDEFINED> instruction: 0xf8d44479
    6394:			; <UNDEFINED> instruction: 0xf7fb9000
    6398:			; <UNDEFINED> instruction: 0xf8d8e962
    639c:	ldmdavs	fp!, {ip}
    63a0:	strne	lr, [r0], -sp, asr #19
    63a4:	strmi	r2, [r2], -r1, lsl #2
    63a8:			; <UNDEFINED> instruction: 0xf7fb4648
    63ac:	ldmdavs	fp!, {r1, r5, r6, r9, fp, sp, lr, pc}
    63b0:	rsbsle	r2, r8, r0, lsl #22
    63b4:			; <UNDEFINED> instruction: 0xf8d44a4b
    63b8:	stmiapl	sl!, {ip, pc}
    63bc:	stmdblt	r2, {r1, r4, fp, sp, lr}^
    63c0:	strbmi	r4, [r8], -r9, asr #20
    63c4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    63c8:	pop	{r0, r2, r3, ip, sp, pc}
    63cc:			; <UNDEFINED> instruction: 0xf7fb4ff0
    63d0:	svcmi	0x0046ba4d
    63d4:	cdpmi	2, 4, cr2, cr6, cr5, {0}
    63d8:	stmdbmi	r6, {sp}^
    63dc:	stmibpl	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, lr}
    63e0:	ldmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    63e4:	blpl	41a44 <__assert_fail@plt+0x4008c>
    63e8:	ldrbpl	pc, [r3], r4, asr #12	; <UNPREDICTABLE>
    63ec:	vmvn.i32	d20, #1769472	; 0x001b0000
    63f0:	vst1.16	{d16-d18}, [pc :128], r2
    63f4:	mcr	7, 0, r7, cr7, cr10, {3}
    63f8:			; <UNDEFINED> instruction: 0xeeb83a90
    63fc:			; <UNDEFINED> instruction: 0xee857be7
    6400:	vmov.f64	d22, #215	; 0xbeb80000 -0.3593750
    6404:	vnmla.f64	d7, d23, d6
    6408:			; <UNDEFINED> instruction: 0xf7fb8a90
    640c:	ldmdbmi	sl!, {r3, r5, r8, fp, sp, lr, pc}
    6410:			; <UNDEFINED> instruction: 0xf8df4b3a
    6414:	stmdapl	r9!, {r2, r3, r5, r6, r7, lr, pc}^
    6418:	ldrbtmi	r5, [ip], #2283	; 0x8eb
    641c:	ldrd	pc, [r0], -r1
    6420:			; <UNDEFINED> instruction: 0xf8dc681d
    6424:	stclne	0, cr12, [r9, #144]!	; 0x90
    6428:			; <UNDEFINED> instruction: 0x0125ea11
    642c:	qasxmi	fp, r9, r8
    6430:	mvnvc	lr, #323584	; 0x4f000
    6434:	blx	fe1ab06a <__assert_fail@plt+0xfe1a96b2>
    6438:	blx	fe194c62 <__assert_fail@plt+0xfe1932aa>
    643c:	movwls	fp, #37646	; 0x930e
    6440:	strbmi	r4, [r8], -r2, lsl #12
    6444:	stmibeq	r1!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    6448:	smlabtls	sl, r9, r7, r1
    644c:	blcc	28526c <__assert_fail@plt+0x2838b4>
    6450:	bl	ff0ed084 <__assert_fail@plt+0xff0eb6cc>
    6454:	movwls	r1, #5034	; 0x13aa
    6458:	bne	345278 <__assert_fail@plt+0x3438c0>
    645c:	strne	pc, [r5], -r6, lsl #23
    6460:	blx	1ec892 <__assert_fail@plt+0x1eaeda>
    6464:	bl	ff0684b8 <__assert_fail@plt+0xff066b00>
    6468:	blls	24ab1c <__assert_fail@plt+0x249164>
    646c:	blx	1cc42a <__assert_fail@plt+0x1caa72>
    6470:	b	13ec8bc <__assert_fail@plt+0x13eaf04>
    6474:	bl	ff062c34 <__assert_fail@plt+0xff06127c>
    6478:	b	13cab0c <__assert_fail@plt+0x13c9154>
    647c:	bl	ff0e3434 <__assert_fail@plt+0xff0e1a7c>
    6480:	bl	ff14b330 <__assert_fail@plt+0xff149978>
    6484:	blx	1cfe26 <__assert_fail@plt+0x1ce46e>
    6488:	tstls	r5, r1, lsl lr
    648c:	ldrgt	pc, [r3, -r7, lsl #22]
    6490:			; <UNDEFINED> instruction: 0xf8cd2101
    6494:			; <UNDEFINED> instruction: 0xf8cd8008
    6498:			; <UNDEFINED> instruction: 0x96039010
    649c:	ands	pc, r8, sp, asr #17
    64a0:			; <UNDEFINED> instruction: 0xf7fb9700
    64a4:			; <UNDEFINED> instruction: 0xf8d4e9e6
    64a8:	str	r9, [r9, r0]
    64ac:	ldrbne	r4, [r3, r9, lsl #18]!
    64b0:	rsbcs	r4, r4, r2, lsr r6
    64b4:	ldmdavs	r9!, {r0, r1, r2, r3, r5, r6, fp, ip, lr}
    64b8:	blx	fe18ce9a <__assert_fail@plt+0xfe18b4e2>
    64bc:			; <UNDEFINED> instruction: 0xf0020100
    64c0:	strmi	pc, [r6], -r3, lsl #27
    64c4:	svclt	0x0000e759
    64c8:	andeq	r5, r1, r4, lsr #20
    64cc:	andeq	r0, r0, r4, ror r2
    64d0:	strdeq	r0, [r0], -r8
    64d4:	andeq	r0, r0, ip, asr #4
    64d8:	ldrdeq	r0, [r0], -r8
    64dc:	andeq	r4, r0, r6, lsl r7
    64e0:	andeq	r4, r0, ip, lsl #14
    64e4:	andeq	r0, r0, r8, asr #3
    64e8:	andeq	r4, r0, lr, lsl #10
    64ec:	andeq	r0, r0, r4, lsr #3
    64f0:			; <UNDEFINED> instruction: 0x000001bc
    64f4:	ldrdeq	r4, [r0], -r8
    64f8:	andeq	r0, r0, ip, ror #3
    64fc:	andeq	r0, r0, ip, lsl r2
    6500:	andeq	r5, r1, r6, asr ip
    6504:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    6508:	cfstr32pl	mvfx15, [r7, #692]	; 0x2b4
    650c:			; <UNDEFINED> instruction: 0xb0814fb7
    6510:			; <UNDEFINED> instruction: 0xf50d4eb7
    6514:	ldrbtmi	r5, [pc], #-1414	; 651c <__assert_fail@plt+0x4b64>
    6518:	sbcshi	pc, r8, #14614528	; 0xdf0000
    651c:	ldrcc	r4, [ip, #-3254]	; 0xfffff34a
    6520:	ldrbtmi	r5, [r8], #2494	; 0x9be
    6524:	bleq	1042960 <__assert_fail@plt+0x1040fa8>
    6528:	eorvs	r6, lr, r6, lsr r8
    652c:	streq	pc, [r0], -pc, asr #32
    6530:	ldccs	8, cr15, [r0], {75}	; 0x4b
    6534:	andcs	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    6538:	ldmdavs	r3, {r0, r2, r8, r9, ip, pc}
    653c:	blcs	2ad6c <__assert_fail@plt+0x293b4>
    6540:	addshi	pc, r2, r0, asr #32
    6544:	vmlage.f32	s8, s25, s27
    6548:	strmi	r4, [r1], sp, lsr #23
    654c:	andls	r4, r9, #2046820352	; 0x7a000000
    6550:	andls	sl, r8, #57344	; 0xe000
    6554:	strmi	r4, [sl], fp, lsr #21
    6558:	andls	r4, fp, #2046820352	; 0x7a000000
    655c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6560:	blls	1eb184 <__assert_fail@plt+0x1e97cc>
    6564:	cmplt	r3, fp, lsl r8
    6568:	stmibmi	r8!, {r0, r1, r2, r5, r7, r9, fp, lr}
    656c:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6570:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    6574:	stmdavs	r1, {r1, r3, fp, sp, lr}
    6578:	addsmi	r4, r3, #167772160	; 0xa000000
    657c:	blls	27db54 <__assert_fail@plt+0x27c19c>
    6580:			; <UNDEFINED> instruction: 0xb12b689b
    6584:			; <UNDEFINED> instruction: 0xf8584ba0
    6588:	ldmdavs	fp, {r0, r1, ip, sp}
    658c:	cmnle	fp, r0, lsl #22
    6590:			; <UNDEFINED> instruction: 0xf8584b9f
    6594:	ldmdavs	fp, {r0, r1, ip, sp}
    6598:			; <UNDEFINED> instruction: 0xf0402b00
    659c:	stflsd	f0, [r7], {18}
    65a0:	ldrbmi	r9, [r1], -fp, lsl #30
    65a4:			; <UNDEFINED> instruction: 0xf7fe4648
    65a8:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    65ac:	cmnlt	r2, r5, lsl #12
    65b0:			; <UNDEFINED> instruction: 0xf8584b98
    65b4:	ldmdavs	fp, {r0, r1, ip, sp}
    65b8:	sfmle	f4, 4, [r6], {154}	; 0x9a
    65bc:	andcc	lr, r1, #3522560	; 0x35c000
    65c0:	tstle	r2, r3, lsl r3
    65c4:			; <UNDEFINED> instruction: 0xf9a2f7fe
    65c8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    65cc:	blmi	fe4bdd78 <__assert_fail@plt+0xfe4bc3c0>
    65d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    65d4:	movwls	r6, #26650	; 0x681a
    65d8:	addsmi	pc, r0, #301989888	; 0x12000000
    65dc:	blmi	fe3faa00 <__assert_fail@plt+0xfe3f9048>
    65e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    65e4:	svclt	0x00b82b0a
    65e8:	adcmi	r2, fp, #671088640	; 0x28000000
    65ec:	stmibmi	r9, {r1, r2, r3, r4, r5, r8, sl, fp, ip, lr, pc}
    65f0:			; <UNDEFINED> instruction: 0xf8584b8b
    65f4:			; <UNDEFINED> instruction: 0xf8581001
    65f8:	stmdavs	r8, {r0, r1, ip, sp}
    65fc:	bne	ff0e8670 <__assert_fail@plt+0xff0e6cb8>
    6600:	addslt	r0, r9, #28, 8	; 0x1c000000
    6604:	tstls	r4, r8, asr pc
    6608:	stmibmi	r0, {r1, r3, r8, sl, ip, lr, pc}
    660c:			; <UNDEFINED> instruction: 0xf8584b7e
    6610:			; <UNDEFINED> instruction: 0xf8581001
    6614:	stmdavs	r9, {r0, r1, ip, sp}
    6618:	bne	102068c <__assert_fail@plt+0x101ecd4>
    661c:	movwls	r1, #19139	; 0x4ac3
    6620:	stcle	13, cr2, [r4], {10}
    6624:	strcs	r9, [sl, #-2820]	; 0xfffff4fc
    6628:			; <UNDEFINED> instruction: 0xf0002b00
    662c:	blmi	1f6699c <__assert_fail@plt+0x1f64fe4>
    6630:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6634:	andsle	r4, r9, sl, lsl r3
    6638:	ldrdcc	pc, [r0], -sl
    663c:	streq	pc, [r8], #-427	; 0xfffffe55
    6640:	strtmi	r2, [sl], -r1, lsl #2
    6644:	stmdb	fp, {r5, r9, sl, lr}^
    6648:			; <UNDEFINED> instruction: 0xf7fb3102
    664c:	stmdacs	r0, {r1, r2, r5, fp, sp, lr, pc}
    6650:			; <UNDEFINED> instruction: 0xf83bdd05
    6654:			; <UNDEFINED> instruction: 0xf0133c02
    6658:			; <UNDEFINED> instruction: 0xf0400f09
    665c:	blls	2a6940 <__assert_fail@plt+0x2a4f88>
    6660:	blcs	206d4 <__assert_fail@plt+0x1ed1c>
    6664:	svcge	0x007df43f
    6668:	blx	ff94466e <__assert_fail@plt+0xff942cb6>
    666c:	lfmge	f1, 1, [r7, #-16]
    6670:	movwls	sl, #15159	; 0x3b37
    6674:	ldrbmi	r9, [r9], -r5, lsl #24
    6678:	ldrdeq	pc, [r0], -sl
    667c:			; <UNDEFINED> instruction: 0xf8cb2301
    6680:	rsbsvs	r5, r4, r0
    6684:			; <UNDEFINED> instruction: 0xf8cb2400
    6688:	strcs	r4, [r0], #24
    668c:	strmi	lr, [r1], -fp, asr #19
    6690:	stmib	fp, {r0, r1, sl, fp, ip, pc}^
    6694:	vst3.8	{d19-d21}, [pc], r3
    6698:			; <UNDEFINED> instruction: 0xf8cb5380
    669c:			; <UNDEFINED> instruction: 0xf7fb3014
    66a0:			; <UNDEFINED> instruction: 0x1e04e938
    66a4:			; <UNDEFINED> instruction: 0xf7fbda35
    66a8:	stmdavs	r3, {r1, r3, r7, fp, sp, lr, pc}
    66ac:	blcs	2d7ec4 <__assert_fail@plt+0x2d650c>
    66b0:	blcs	13a818 <__assert_fail@plt+0x138e60>
    66b4:			; <UNDEFINED> instruction: 0xf8d9d0d3
    66b8:	ldrbmi	r3, [r0], -r4
    66bc:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    66c0:	stmdavs	r3!, {r1, r2, r6, r8, ip, lr, pc}
    66c4:	blcs	2b2dc <__assert_fail@plt+0x29924>
    66c8:	addhi	pc, r5, r0, asr #32
    66cc:	ldrdcc	pc, [r4], -sl
    66d0:	tstle	r3, r3, lsl #22
    66d4:	ldrdcc	pc, [ip], -r9
    66d8:			; <UNDEFINED> instruction: 0x47984650
    66dc:	blmi	1419018 <__assert_fail@plt+0x1417660>
    66e0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    66e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    66e8:	ldmdahi	fp, {r0, r4, fp, sp, lr}
    66ec:	addslt	r1, sl, #831488	; 0xcb000
    66f0:	strle	r0, [r3], #-1051	; 0xfffffbe5
    66f4:	adcsle	r2, r2, r0, lsl #20
    66f8:	ldr	r2, [fp, r0, asr #4]!
    66fc:	blmi	1099010 <__assert_fail@plt+0x1097658>
    6700:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    6704:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6708:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    670c:	bne	ff28d138 <__assert_fail@plt+0xff28b780>
    6710:	blls	1c06d8 <__assert_fail@plt+0x1bed20>
    6714:			; <UNDEFINED> instruction: 0x7014f8db
    6718:	svccs	0x000b6818
    671c:	addpl	pc, r0, r0, lsl #8
    6720:	stmiblt	r0, {r2, r5, fp, ip, lr, pc}^
    6724:	streq	pc, [r8, -fp, lsr #3]
    6728:	ldrdeq	pc, [r0], -sl
    672c:	tstne	r6, r8, asr #12	; <UNPREDICTABLE>
    6730:			; <UNDEFINED> instruction: 0xf7fa463a
    6734:	ldmdblt	r8!, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    6738:	andls	r4, r0, #60817408	; 0x3a00000
    673c:	strtmi	r4, [r2], -fp, lsr #12
    6740:			; <UNDEFINED> instruction: 0xf8d94659
    6744:	ldrbmi	r4, [r0], -r8
    6748:	stmdacs	r0, {r5, r7, r8, r9, sl, lr}
    674c:	ldr	sp, [sp, r6, asr #1]!
    6750:	movwls	r2, #17152	; 0x4300
    6754:	svcls	0x0008e7c2
    6758:	ldrtmi	r2, [r8], -r0, lsl #2
    675c:	svc	0x00baf7fa
    6760:			; <UNDEFINED> instruction: 0xe7ea463a
    6764:	blcs	2d37c <__assert_fail@plt+0x2b9c4>
    6768:	ldrb	sp, [r8, -r5, lsr #3]!
    676c:			; <UNDEFINED> instruction: 0x3010f8db
    6770:	strmi	r2, [r6], r0, lsl #4
    6774:	bicslt	r4, fp, pc, lsl r4
    6778:	ldrdne	lr, [r0], -r3
    677c:	tstle	sp, r1, lsl #16
    6780:	ldmdacs	sp, {r3, r4, r7, fp, sp, lr}
    6784:	ldmdbcs	r3, {r1, r3, r4, r8, ip, lr, pc}
    6788:			; <UNDEFINED> instruction: 0xf103bf88
    678c:	ldmdble	r5, {r2, r3, r9}
    6790:	stfeqd	f7, [r3], {1}
    6794:	stceq	0, cr15, [r3], {44}	; 0x2c
    6798:			; <UNDEFINED> instruction: 0xf1034463
    679c:	addmi	r0, pc, #12, 2
    67a0:	ldmdavs	r9, {r1, r2, r8, r9, ip, lr, pc}
    67a4:			; <UNDEFINED> instruction: 0xf0213103
    67a8:	ldrmi	r0, [r9], #-259	; 0xfffffefd
    67ac:	rscle	r4, r2, #-268435448	; 0xf0000008
    67b0:	stmdacs	r0, {r4, r5, r6, r9, sl, lr}
    67b4:	bcs	3aef8 <__assert_fail@plt+0x39540>
    67b8:			; <UNDEFINED> instruction: 0xe7b3d1bf
    67bc:	stmiale	r7!, {r0, r1, r3, r8, fp, sp}^
    67c0:			; <UNDEFINED> instruction: 0xf7ffe7f6
    67c4:	stcls	13, cr15, [r7], {199}	; 0xc7
    67c8:	strbt	r9, [sl], fp, lsl #30
    67cc:	movweq	pc, #32771	; 0x8003	; <UNPREDICTABLE>
    67d0:	movwls	r2, #16960	; 0x4240
    67d4:	bmi	540508 <__assert_fail@plt+0x53eb50>
    67d8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    67dc:	svc	0x008ef7fa
    67e0:			; <UNDEFINED> instruction: 0xf7fae73d
    67e4:	subcs	lr, r0, #504	; 0x1f8
    67e8:	svclt	0x0000e741
    67ec:	andeq	r5, r1, lr, ror #16
    67f0:	andeq	r0, r0, r0, asr #3
    67f4:	andeq	r5, r1, r2, ror #16
    67f8:	andeq	r0, r0, r8, lsl r2
    67fc:	andeq	r6, r1, ip, lsl #28
    6800:	strdeq	r0, [r0], -ip
    6804:	andeq	r6, r1, r0, lsl #28
    6808:	andeq	r0, r0, r0, lsr r2
    680c:	andeq	r0, r0, ip, asr #4
    6810:	andeq	r0, r0, r4, ror r2
    6814:	strdeq	r0, [r0], -r8
    6818:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    681c:	muleq	r1, r0, sl
    6820:	andeq	r0, r0, r4, ror #3
    6824:	andeq	r5, r1, r0, asr #20
    6828:	andeq	r4, r0, lr, lsl r3
    682c:	blmi	1e093c <__assert_fail@plt+0x1def84>
    6830:	ldrbtmi	r2, [fp], #-2562	; 0xfffff5fe
    6834:	bmi	1ba858 <__assert_fail@plt+0x1b8ea0>
    6838:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    683c:	blx	fec0d144 <__assert_fail@plt+0xfec0b78c>
    6840:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    6844:	andcs	r4, r1, r0, ror r7
    6848:	svclt	0x00004770
    684c:	andeq	r5, r1, r2, asr r5
    6850:	andeq	r0, r0, r8, asr #4
    6854:	blmi	4b3c7c <__assert_fail@plt+0x4b22c4>
    6858:	orrlt	r4, r0, fp, ror r4
    685c:	andcs	r4, r5, #4352	; 0x1100
    6860:	andcs	r4, r0, r1, lsl r9
    6864:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    6868:			; <UNDEFINED> instruction: 0xf7fa681c
    686c:	strdcs	lr, [r1, -r8]
    6870:	strtmi	r4, [r0], -r2, lsl #12
    6874:	svc	0x00fcf7fa
    6878:			; <UNDEFINED> instruction: 0xf7fa2000
    687c:	stcmi	15, cr14, [fp], {124}	; 0x7c
    6880:	stmdbmi	fp, {r0, r2, r9, sp}
    6884:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    6888:			; <UNDEFINED> instruction: 0xf7fa681c
    688c:	smlattcs	r1, r8, lr, lr
    6890:	strtmi	r4, [r0], -r2, lsl #12
    6894:	svc	0x00ecf7fa
    6898:			; <UNDEFINED> instruction: 0xf7fa2002
    689c:	svclt	0x0000ef6c
    68a0:	andeq	r5, r1, ip, lsr #10
    68a4:	andeq	r0, r0, r8, lsr #4
    68a8:	muleq	r0, sl, r2
    68ac:	ldrdeq	r0, [r0], -r8
    68b0:	andeq	r4, r0, sl, ror r2
    68b4:	ldrblt	r2, [r0, #-2052]!	; 0xfffff7fc
    68b8:	stmdble	ip, {r2, r9, sl, lr}
    68bc:	orreq	pc, r0, #128	; 0x80
    68c0:	addeq	pc, r0, #160, 2	; 0x28
    68c4:	stmdale	r7, {r2, r8, r9, fp, sp}
    68c8:	stmdale	r5, {r2, r9, fp, sp}
    68cc:			; <UNDEFINED> instruction: 0xf002e8df
    68d0:	bmi	11971b0 <__assert_fail@plt+0x11957f8>
    68d4:	stmdblt	r0!, {r1, r2, r3, r6}^
    68d8:	andcs	r4, r5, #1802240	; 0x1b8000
    68dc:	ldrbtmi	r2, [r9], #-0
    68e0:	mrc	7, 5, APSR_nzcv, cr12, cr10, {7}
    68e4:	strmi	r4, [r1], -r2, lsr #12
    68e8:			; <UNDEFINED> instruction: 0xf7fa2001
    68ec:	andcs	lr, r0, r8, lsr #31
    68f0:	mcrne	13, 4, fp, cr4, cr0, {3}
    68f4:	ldrmi	r4, [r5], -lr, lsl #12
    68f8:			; <UNDEFINED> instruction: 0xf2002c02
    68fc:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    6900:	rsbeq	pc, r2, #4
    6904:	stmdbmi	r4!, {r0, r3, r4, r5}^
    6908:	andcs	r2, r0, r5, lsl #4
    690c:			; <UNDEFINED> instruction: 0xf7fa4479
    6910:	strmi	lr, [r1], -r6, lsr #29
    6914:			; <UNDEFINED> instruction: 0xf7fa2001
    6918:	mcrcs	15, 0, lr, cr0, cr2, {4}
    691c:	mcrcs	0, 0, sp, cr1, cr1, {3}
    6920:	andeq	pc, r5, #79	; 0x4f
    6924:	ldmdbmi	sp, {r5, r6, ip, lr, pc}^
    6928:	andcs	r4, r0, r9, ror r4
    692c:	mrc	7, 4, APSR_nzcv, cr6, cr10, {7}
    6930:			; <UNDEFINED> instruction: 0x46014632
    6934:			; <UNDEFINED> instruction: 0xf7fa2001
    6938:	ldrb	lr, [r8, r2, lsl #31]
    693c:	andcs	r4, r5, #88, 18	; 0x160000
    6940:	andcs	r4, r0, r9, ror r4
    6944:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    6948:	andcs	r4, r1, r1, lsl #12
    694c:	svc	0x0076f7fa
    6950:	ldcllt	0, cr2, [r0, #-0]
    6954:	andcs	r4, r5, #1359872	; 0x14c000
    6958:			; <UNDEFINED> instruction: 0xe7f24479
    695c:	andcs	r4, r5, #1343488	; 0x148000
    6960:			; <UNDEFINED> instruction: 0xe7ee4479
    6964:	andcs	r4, r5, #1327104	; 0x144000
    6968:			; <UNDEFINED> instruction: 0xe7ea4479
    696c:	andcs	r4, r5, #80, 18	; 0x140000
    6970:			; <UNDEFINED> instruction: 0xe7e64479
    6974:	andcs	r4, r5, #1294336	; 0x13c000
    6978:	ldrbtmi	r2, [r9], #-0
    697c:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    6980:	andcs	r4, r1, r1, lsl #12
    6984:	svc	0x005af7fa
    6988:	suble	r2, r5, r0, lsl #28
    698c:			; <UNDEFINED> instruction: 0xf04f2e01
    6990:	suble	r0, ip, r5, lsl #4
    6994:	eorle	r2, sl, r2, lsl #28
    6998:	andcs	r4, r0, r7, asr #18
    699c:			; <UNDEFINED> instruction: 0xf7fa4479
    69a0:			; <UNDEFINED> instruction: 0x4632ee5e
    69a4:	andcs	r4, r1, r1, lsl #12
    69a8:	svc	0x0048f7fa
    69ac:	andcs	r4, r5, #1097728	; 0x10c000
    69b0:	ldrbtmi	r2, [r9], #-0
    69b4:	mrc	7, 2, APSR_nzcv, cr2, cr10, {7}
    69b8:	strmi	r4, [r1], -sl, lsr #12
    69bc:			; <UNDEFINED> instruction: 0xf7fa2001
    69c0:	andcs	lr, r0, lr, lsr pc
    69c4:	ldmdbmi	lr!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    69c8:	andcs	r2, r0, r5, lsl #4
    69cc:			; <UNDEFINED> instruction: 0xf7fa4479
    69d0:	strtmi	lr, [sl], -r6, asr #28
    69d4:	andcs	r4, r1, r1, lsl #12
    69d8:	svc	0x0030f7fa
    69dc:	addle	r2, r6, r0, lsl #28
    69e0:	andcs	r4, r5, #56, 18	; 0xe0000
    69e4:			; <UNDEFINED> instruction: 0xe7a04479
    69e8:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
    69ec:	ldmdbmi	r7!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    69f0:	ldrbtmi	r2, [r9], #-0
    69f4:	mrc	7, 1, APSR_nzcv, cr2, cr10, {7}
    69f8:	andcs	r4, r1, r1, lsl #12
    69fc:	svc	0x001ef7fa
    6a00:	ldmdbmi	r3!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6a04:	andcs	r4, r5, #48, 12	; 0x3000000
    6a08:			; <UNDEFINED> instruction: 0xf7fa4479
    6a0c:	strmi	lr, [r1], -r8, lsr #28
    6a10:			; <UNDEFINED> instruction: 0xf7fa2001
    6a14:			; <UNDEFINED> instruction: 0xe76aef14
    6a18:	ldrtmi	r4, [r0], -lr, lsr #18
    6a1c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6a20:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    6a24:	andcs	r4, r1, r1, lsl #12
    6a28:	svc	0x0008f7fa
    6a2c:	stmdbmi	sl!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6a30:	ldrbtmi	r2, [r9], #-0
    6a34:	mrc	7, 0, APSR_nzcv, cr2, cr10, {7}
    6a38:	ldrtmi	r4, [r0], -r1, lsl #12
    6a3c:	mrc	7, 7, APSR_nzcv, cr14, cr10, {7}
    6a40:	stmdbmi	r6!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6a44:	andcs	r2, r0, r5, lsl #4
    6a48:			; <UNDEFINED> instruction: 0xf7fa4479
    6a4c:	strmi	lr, [r1], -r8, lsl #28
    6a50:			; <UNDEFINED> instruction: 0xf7fa2001
    6a54:	mcrcs	14, 0, lr, cr4, cr4, {7}
    6a58:	ldm	pc, {r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6a5c:	tstne	r7, #6	; <UNPREDICTABLE>
    6a60:	andeq	r0, r7, pc, lsl #22
    6a64:	andcs	r4, r5, #491520	; 0x78000
    6a68:			; <UNDEFINED> instruction: 0xe75e4479
    6a6c:	andcs	r4, r5, #475136	; 0x74000
    6a70:			; <UNDEFINED> instruction: 0xe7664479
    6a74:	andcs	r4, r5, #28, 18	; 0x70000
    6a78:			; <UNDEFINED> instruction: 0xe7624479
    6a7c:	andcs	r4, r5, #442368	; 0x6c000
    6a80:			; <UNDEFINED> instruction: 0xe75e4479
    6a84:	andcs	r4, r5, #425984	; 0x68000
    6a88:			; <UNDEFINED> instruction: 0xe75a4479
    6a8c:	andcs	r4, r5, #409600	; 0x64000
    6a90:			; <UNDEFINED> instruction: 0xe7564479
    6a94:	andeq	r4, r0, lr, lsr #9
    6a98:	andeq	r4, r0, ip, lsr #7
    6a9c:	andeq	r4, r0, r4, ror #6
    6aa0:	andeq	r4, r0, r8, lsl #8
    6aa4:	andeq	r4, r0, r0, lsl #8
    6aa8:	andeq	r4, r0, r4, lsl #8
    6aac:	andeq	r4, r0, r8, lsl #8
    6ab0:	andeq	r4, r0, ip, lsl #8
    6ab4:	andeq	r4, r0, r2, ror r3
    6ab8:	muleq	r0, r8, r3
    6abc:	andeq	r4, r0, lr, lsl #7
    6ac0:	andeq	r4, r0, r8, asr #5
    6ac4:	andeq	r4, r0, r8, asr #5
    6ac8:	andeq	r4, r0, sl, ror #5
    6acc:	andeq	r4, r0, r2, lsr r3
    6ad0:	andeq	r4, r0, r0, asr #5
    6ad4:	andeq	r4, r0, r2, ror #5
    6ad8:	andeq	r4, r0, r2, ror #5
    6adc:			; <UNDEFINED> instruction: 0x000041b0
    6ae0:	andeq	r4, r0, ip, lsl r2
    6ae4:	andeq	r4, r0, r0, lsl #4
    6ae8:	andeq	r4, r0, r4, ror #3
    6aec:			; <UNDEFINED> instruction: 0x000041bc
    6af0:	muleq	r0, r8, r1
    6af4:	andeq	r4, r0, r4, lsl #3
    6af8:	andcs	fp, r0, #8, 10	; 0x2000000
    6afc:			; <UNDEFINED> instruction: 0xf7fa2101
    6b00:	stmdblt	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    6b04:			; <UNDEFINED> instruction: 0xf7fabd08
    6b08:	svclt	0x0000ef40
    6b0c:	andcs	r4, r5, #8, 18	; 0x20000
    6b10:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    6b14:	andcs	r4, r0, r4, lsl #12
    6b18:	stc	7, cr15, [r0, #1000]!	; 0x3e8
    6b1c:	pop	{r1, r5, r6, r7, fp, pc}
    6b20:	blt	1496b68 <__assert_fail@plt+0x14951b0>
    6b24:			; <UNDEFINED> instruction: 0x4601b292
    6b28:			; <UNDEFINED> instruction: 0xf7fa2001
    6b2c:	svclt	0x0000be85
    6b30:	andeq	r2, r0, r6, asr r7
    6b34:	svcmi	0x00f0e92d
    6b38:	ldreq	pc, [r0], #-256	; 0xffffff00
    6b3c:	stmdane	r7, {r1, r2, r7, fp, pc}^
    6b40:	blhi	c1ffc <__assert_fail@plt+0xc0644>
    6b44:	blt	1d9947c <__assert_fail@plt+0x1d97ac4>
    6b48:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    6b4c:			; <UNDEFINED> instruction: 0xf8dfb2b6
    6b50:	fltcssp	f3, r9
    6b54:			; <UNDEFINED> instruction: 0xf2ad58d3
    6b58:	ldrbtmi	r4, [r9], #3348	; 0xd14
    6b5c:			; <UNDEFINED> instruction: 0xf8cd681b
    6b60:			; <UNDEFINED> instruction: 0xf04f340c
    6b64:	rsbsle	r0, ip, r0, lsl #6
    6b68:	cmple	r7, r4, lsl #28
    6b6c:			; <UNDEFINED> instruction: 0xf04f88c3
    6b70:	vst1.8	{d0-d1}, [r3], r2
    6b74:	movwls	r7, #4992	; 0x1380
    6b78:	blle	1590f80 <__assert_fail@plt+0x158f5c8>
    6b7c:	eorsle	r4, ip, #188, 4	; 0xc000000b
    6b80:	ldrtmi	r3, [r4], #-1540	; 0xfffff9fc
    6b84:	cmple	r4, #1879048202	; 0x7000000a
    6b88:			; <UNDEFINED> instruction: 0xf1004b3e
    6b8c:			; <UNDEFINED> instruction: 0xf8df0514
    6b90:			; <UNDEFINED> instruction: 0xf10db0f8
    6b94:	ldrbtmi	r0, [fp], #-2060	; 0xfffff7f4
    6b98:	mcr	4, 0, r4, cr8, cr11, {7}
    6b9c:	ands	r3, r1, r0, lsl sl
    6ba0:	ldrbmi	r4, [r9], -r2, asr #12
    6ba4:			; <UNDEFINED> instruction: 0xf7fa2001
    6ba8:	adcmi	lr, r7, #1184	; 0x4a0
    6bac:	blmi	dfd048 <__assert_fail@plt+0xdfb690>
    6bb0:	eorcs	r4, ip, r4, lsr r4
    6bb4:			; <UNDEFINED> instruction: 0xf8594435
    6bb8:	ldmdavs	r9, {r0, r1, ip, sp}
    6bbc:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    6bc0:	teqle	r6, #1879048202	; 0x7000000a
    6bc4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    6bc8:	strtmi	r4, [r9], -r2, asr #12
    6bcc:			; <UNDEFINED> instruction: 0xf7fa4650
    6bd0:	stmdacs	r0, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    6bd4:	mnf<illegal precision>z	f5, f4
    6bd8:	andcs	r1, r5, #16, 20	; 0x10000
    6bdc:	ldc	7, cr15, [lr, #-1000]!	; 0xfffffc18
    6be0:			; <UNDEFINED> instruction: 0xf7fa9000
    6be4:	stmdavs	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6be8:	stc	7, cr15, [r6, #1000]!	; 0x3e8
    6bec:	strmi	r9, [r2], -r0, lsl #18
    6bf0:			; <UNDEFINED> instruction: 0xf7fa2001
    6bf4:	adcmi	lr, r7, #36, 28	; 0x240
    6bf8:	blls	7cf64 <__assert_fail@plt+0x7b5ac>
    6bfc:	bmi	9358d0 <__assert_fail@plt+0x933f18>
    6c00:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    6c04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c08:	strcc	pc, [ip], #-2269	; 0xfffff723
    6c0c:	teqle	r0, sl, asr r0
    6c10:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    6c14:	blhi	c1f10 <__assert_fail@plt+0xc0558>
    6c18:	svchi	0x00f0e8bd
    6c1c:			; <UNDEFINED> instruction: 0xf04f2900
    6c20:	ldrmi	r0, [lr], -r0, lsl #6
    6c24:	movwls	r4, #5786	; 0x169a
    6c28:	ldmdbmi	sl, {r3, r5, r7, r9, fp, ip, lr, pc}
    6c2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6c30:	ldmdbmi	r9, {r0, r1, r2, r3, sp, lr, pc}
    6c34:	andcs	r2, r0, r5, lsl #4
    6c38:			; <UNDEFINED> instruction: 0xf7fa4479
    6c3c:			; <UNDEFINED> instruction: 0x4601ed10
    6c40:			; <UNDEFINED> instruction: 0xf7fa2001
    6c44:	blls	8243c <__assert_fail@plt+0x80a84>
    6c48:	sbcsle	r2, r8, r0, lsl #22
    6c4c:	andcs	r4, r5, #311296	; 0x4c000
    6c50:	andcs	r4, r0, r9, ror r4
    6c54:	stc	7, cr15, [r2, #-1000]	; 0xfffffc18
    6c58:	andcs	r4, r1, r1, lsl #12
    6c5c:	stcl	7, cr15, [lr, #1000]!	; 0x3e8
    6c60:	stmiahi	r3, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    6c64:			; <UNDEFINED> instruction: 0xf04f2610
    6c68:	vst1.8	{d0-d1}, [r3], sl
    6c6c:	movwls	r7, #4992	; 0x1380
    6c70:			; <UNDEFINED> instruction: 0xf7fae782
    6c74:	svclt	0x0000ed00
    6c78:	andeq	r5, r1, sl, lsr r2
    6c7c:	andeq	r0, r0, r0, asr #3
    6c80:	andeq	r5, r1, sl, lsr #4
    6c84:	andeq	r4, r0, r6, asr #4
    6c88:	andeq	r2, r0, r0, lsl #26
    6c8c:	andeq	r0, r0, r8, lsr #4
    6c90:	andeq	r5, r1, r2, lsl #3
    6c94:	andeq	r4, r0, r6, ror r1
    6c98:	andeq	r4, r0, r8, lsl #3
    6c9c:	andeq	r4, r0, ip, ror r1
    6ca0:	strlt	r4, [r8, #-2575]	; 0xfffff5f1
    6ca4:			; <UNDEFINED> instruction: 0x4603447a
    6ca8:	bcs	20cf8 <__assert_fail@plt+0x1f340>
    6cac:	stmdbmi	sp, {r1, r2, r8, r9, fp, ip, lr, pc}
    6cb0:	stmdavs	r9, {r0, r3, r4, r5, r6, sl, lr}
    6cb4:	svclt	0x00182900
    6cb8:			; <UNDEFINED> instruction: 0xd1044290
    6cbc:	andcs	r4, r0, sl, lsl #20
    6cc0:	andsvs	r4, r3, sl, ror r4
    6cc4:	stmdbmi	r9, {r3, r8, sl, fp, ip, sp, pc}
    6cc8:	andcs	r2, r0, r5, lsl #4
    6ccc:			; <UNDEFINED> instruction: 0xf7fa4479
    6cd0:	strmi	lr, [r1], -r6, asr #25
    6cd4:			; <UNDEFINED> instruction: 0xf7fa2001
    6cd8:			; <UNDEFINED> instruction: 0xf04fedb2
    6cdc:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
    6ce0:	strdeq	r5, [r1], -r4
    6ce4:	andeq	r6, r1, r0, asr #13
    6ce8:	ldrdeq	r5, [r1], -r8
    6cec:	andeq	r4, r0, r4, lsr r1
    6cf0:	mvnsmi	lr, #737280	; 0xb4000
    6cf4:	mcrrmi	3, 1, r2, r0, cr4
    6cf8:	stclmi	0, cr11, [r0, #-572]	; 0xfffffdc4
    6cfc:	bmi	1017ef4 <__assert_fail@plt+0x101653c>
    6d00:	blx	d7efe <__assert_fail@plt+0xd6546>
    6d04:	stmiapl	sl!, {sl, lr}
    6d08:	tstcs	r2, sp, lsl #12
    6d0c:	andls	r6, sp, #1179648	; 0x120000
    6d10:	andeq	pc, r0, #79	; 0x4f
    6d14:	mrsls	r2, SP_usr
    6d18:	stmiavs	r0!, {r3, r9, ip, pc}^
    6d1c:	stmib	sp, {r1, r2, r9, ip, pc}^
    6d20:	stmib	sp, {r0, r3, r9, sp}^
    6d24:	tstls	r7, fp, lsl #4
    6d28:			; <UNDEFINED> instruction: 0xffbaf7ff
    6d2c:	blle	1290d34 <__assert_fail@plt+0x128f37c>
    6d30:	stmiavs	r3!, {r2, r4, r5, r9, fp, lr}^
    6d34:	andsvs	r4, r3, sl, ror r4
    6d38:	eorsle	r2, fp, r0, lsl #22
    6d3c:	svclt	0x00182b02
    6d40:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6d44:	blge	13ae08 <__assert_fail@plt+0x139450>
    6d48:	tstcs	r0, r5, lsl #20
    6d4c:			; <UNDEFINED> instruction: 0xf7fa4628
    6d50:			; <UNDEFINED> instruction: 0x4604edf2
    6d54:	teqle	r9, r0, lsl #16
    6d58:			; <UNDEFINED> instruction: 0xb1ad9d04
    6d5c:	strtmi	r4, [r9], sl, lsr #30
    6d60:	ldmdavs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6d64:	andls	r4, r3, #16, 12	; 0x1000000
    6d68:	ldcl	7, cr15, [sl], {250}	; 0xfa
    6d6c:	strmi	r9, [r6], -r3, lsl #20
    6d70:	eorsle	r2, sl, r0, lsl #16
    6d74:			; <UNDEFINED> instruction: 0x1014f8d9
    6d78:			; <UNDEFINED> instruction: 0xf7fa4441
    6d7c:	ldmdavs	r8!, {r1, r2, r6, sl, fp, sp, lr, pc}
    6d80:	stc	7, cr15, [r4], #-1000	; 0xfffffc18
    6d84:	eorsvs	r9, lr, r4, lsl #26
    6d88:			; <UNDEFINED> instruction: 0xf7fa4628
    6d8c:	bmi	8024cc <__assert_fail@plt+0x800b14>
    6d90:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    6d94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d98:	subsmi	r9, sl, sp, lsl #22
    6d9c:	strtmi	sp, [r0], -r3, lsr #2
    6da0:	pop	{r0, r1, r2, r3, ip, sp, pc}
    6da4:	bmi	6a7d6c <__assert_fail@plt+0x6a63b4>
    6da8:	strmi	r2, [r8], r4, lsl #2
    6dac:	ldrbtmi	r9, [sl], #-774	; 0xfffffcfa
    6db0:			; <UNDEFINED> instruction: 0xe7c86051
    6db4:	andscs	r4, r0, #23552	; 0x5c00
    6db8:			; <UNDEFINED> instruction: 0xf04f210a
    6dbc:	ldrbtmi	r0, [fp], #-2056	; 0xfffff7f8
    6dc0:	subsvs	r9, sl, r6, lsl #2
    6dc4:			; <UNDEFINED> instruction: 0xf04fe7bf
    6dc8:			; <UNDEFINED> instruction: 0xe7e034ff
    6dcc:	stc	7, cr15, [r4], {250}	; 0xfa
    6dd0:	tstcs	r0, r1, lsl sl
    6dd4:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    6dd8:	ldrbtcc	pc, [pc], #79	; 6de0 <__assert_fail@plt+0x5428>	; <UNPREDICTABLE>
    6ddc:	strmi	r9, [r8], -r0
    6de0:	stc	7, cr15, [ip], {250}	; 0xfa
    6de4:			; <UNDEFINED> instruction: 0xf7fae7d3
    6de8:			; <UNDEFINED> instruction: 0xf8d9ec46
    6dec:			; <UNDEFINED> instruction: 0xf1b9901c
    6df0:			; <UNDEFINED> instruction: 0xd1b60f00
    6df4:	svclt	0x0000e7c8
    6df8:	strdeq	r5, [r1], -ip
    6dfc:	andeq	r5, r1, r4, lsl #1
    6e00:	andeq	r0, r0, r0, asr #3
    6e04:	andeq	r5, r1, r4, ror #6
    6e08:	andeq	r6, r1, r0, lsl r6
    6e0c:	strdeq	r4, [r1], -r2
    6e10:	andeq	r6, r1, r2, asr #11
    6e14:			; <UNDEFINED> instruction: 0x000165b2
    6e18:	andeq	r2, r0, sl, lsl #9
    6e1c:	andcs	r4, r5, #98304	; 0x18000
    6e20:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    6e24:			; <UNDEFINED> instruction: 0xf7fa2000
    6e28:			; <UNDEFINED> instruction: 0x4601ec1a
    6e2c:			; <UNDEFINED> instruction: 0xf7fa2001
    6e30:			; <UNDEFINED> instruction: 0xf04fed06
    6e34:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
    6e38:	strdeq	r3, [r0], -r6
    6e3c:	ldrlt	r4, [r0, #-2577]	; 0xfffff5ef
    6e40:			; <UNDEFINED> instruction: 0x4604447a
    6e44:	blcs	120f98 <__assert_fail@plt+0x11f5e0>
    6e48:	tsteq	r3, pc, ror #20
    6e4c:	bicsvc	lr, r1, pc, asr #20
    6e50:	tstcs	r0, r8, lsl #30
    6e54:	movwcs	fp, #18801	; 0x4971
    6e58:	blmi	2defac <__assert_fail@plt+0x2dd5f4>
    6e5c:	bmi	2cf2b4 <__assert_fail@plt+0x2cd8fc>
    6e60:	ldrbtmi	r2, [fp], #-0
    6e64:	blx	58056 <__assert_fail@plt+0x5669e>
    6e68:	ldmvs	r1, {r2, sl, ip, sp}
    6e6c:	movwmi	r6, #47331	; 0xb8e3
    6e70:	ldclt	0, cr6, [r0, #-588]	; 0xfffffdb4
    6e74:			; <UNDEFINED> instruction: 0xffd2f7ff
    6e78:	ble	ffb90e80 <__assert_fail@plt+0xffb8f4c8>
    6e7c:	rscscc	pc, pc, pc, asr #32
    6e80:	svclt	0x0000bd10
    6e84:	andeq	r5, r1, r8, asr r2
    6e88:	muleq	r1, r6, r2
    6e8c:	andeq	r6, r1, ip, lsl #10
    6e90:	ldrlt	r4, [r0, #-2577]	; 0xfffff5ef
    6e94:			; <UNDEFINED> instruction: 0x4604447a
    6e98:	blcs	e0fec <__assert_fail@plt+0xdf634>
    6e9c:	tsteq	r3, pc, ror #20
    6ea0:	bicsvc	lr, r1, pc, asr #20
    6ea4:	tstcs	r0, r8, lsl #30
    6ea8:	movwcs	fp, #14705	; 0x3971
    6eac:	blmi	2df000 <__assert_fail@plt+0x2dd648>
    6eb0:	bmi	2cf308 <__assert_fail@plt+0x2cd950>
    6eb4:	ldrbtmi	r2, [fp], #-0
    6eb8:	blx	580aa <__assert_fail@plt+0x566f2>
    6ebc:	ldmvs	r1, {r2, sl, ip, sp}
    6ec0:	movwmi	r6, #47331	; 0xb8e3
    6ec4:	ldclt	0, cr6, [r0, #-588]	; 0xfffffdb4
    6ec8:			; <UNDEFINED> instruction: 0xffa8f7ff
    6ecc:	ble	ffb90ed4 <__assert_fail@plt+0xffb8f51c>
    6ed0:	rscscc	pc, pc, pc, asr #32
    6ed4:	svclt	0x0000bd10
    6ed8:	andeq	r5, r1, r4, lsl #4
    6edc:	andeq	r5, r1, r2, asr #4
    6ee0:			; <UNDEFINED> instruction: 0x000164b8
    6ee4:	strlt	r4, [r8, #-2569]	; 0xfffff5f7
    6ee8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6eec:	b	1bd1b04 <__assert_fail@plt+0x1bd014c>
    6ef0:	b	13c6f04 <__assert_fail@plt+0x13c554c>
    6ef4:	svclt	0x000870d0
    6ef8:	ldmdblt	r0, {sp}
    6efc:	subsvs	r2, r3, r4, lsl #6
    6f00:			; <UNDEFINED> instruction: 0xf7ffbd08
    6f04:	strbne	pc, [r0, fp, lsl #31]	; <UNPREDICTABLE>
    6f08:	svclt	0x0000bd08
    6f0c:			; <UNDEFINED> instruction: 0x000151b0
    6f10:			; <UNDEFINED> instruction: 0x460eb570
    6f14:	tstcs	r1, r4, lsl #12
    6f18:			; <UNDEFINED> instruction: 0xf7fa6830
    6f1c:			; <UNDEFINED> instruction: 0x4605eb52
    6f20:			; <UNDEFINED> instruction: 0xf7fa2001
    6f24:	ldmdacs	r0, {r1, r3, r8, r9, fp, sp, lr, pc}
    6f28:	stmdavs	r8!, {r0, r3, r8, ip, lr, pc}
    6f2c:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    6f30:	strgt	r6, [pc], #-2283	; 6f38 <__assert_fail@plt+0x5580>
    6f34:	pop	{r4, r5, fp, sp, lr}
    6f38:			; <UNDEFINED> instruction: 0xf7fa4070
    6f3c:			; <UNDEFINED> instruction: 0xf7fabb1b
    6f40:	svclt	0x0000ed24
    6f44:			; <UNDEFINED> instruction: 0x46034a99
    6f48:	svcmi	0x00f0e92d
    6f4c:	ldrcs	r4, [r4, #-1146]	; 0xfffffb86
    6f50:	blx	15878a <__assert_fail@plt+0x156dd2>
    6f54:	ldmibmi	r6, {r0, r1, r8, r9, sp}
    6f58:	umullslt	r4, r5, r6, sl
    6f5c:	andcs	r4, r1, r9, ror r4
    6f60:	ldmvs	fp, {r1, r3, r7, fp, ip, lr}^
    6f64:	andsls	r6, r3, #1179648	; 0x120000
    6f68:	andeq	pc, r0, #79	; 0x4f
    6f6c:	movwls	r4, #31378	; 0x7a92
    6f70:	andls	r4, fp, #2046820352	; 0x7a000000
    6f74:	mrc2	7, 4, pc, cr4, cr15, {7}
    6f78:	vmlal.s8	q9, d0, d0
    6f7c:	strtmi	r8, [r0], -r3, asr #1
    6f80:	bl	1cc4f70 <__assert_fail@plt+0x1cc35b8>
    6f84:	stmdacs	r0, {r0, r7, r9, sl, lr}
    6f88:	adcshi	pc, pc, r0
    6f8c:			; <UNDEFINED> instruction: 0xf7fa2125
    6f90:	andls	lr, r9, sl, lsl #24
    6f94:	strcs	fp, [r0], #-312	; 0xfffffec8
    6f98:	blmi	84fa0 <__assert_fail@plt+0x835e8>
    6f9c:	bl	ffdc4f8c <__assert_fail@plt+0xffdc35d4>
    6fa0:	vadd.i8	d2, d0, d15
    6fa4:	strbmi	r8, [r8], -lr, asr #1
    6fa8:	bl	ffc44f98 <__assert_fail@plt+0xffc435e0>
    6fac:	strmi	r9, [r4], -sl
    6fb0:			; <UNDEFINED> instruction: 0xf7fa3001
    6fb4:			; <UNDEFINED> instruction: 0x4606ebb6
    6fb8:	stmdacs	r0, {r3, ip, pc}
    6fbc:	adchi	pc, r5, r0
    6fc0:	bl	ff344fb0 <__assert_fail@plt+0xff3435f8>
    6fc4:	ldrbcc	pc, [pc, #265]!	; 70d5 <__assert_fail@plt+0x571d>	; <UNPREDICTABLE>
    6fc8:	ldmcc	pc!, {r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    6fcc:	streq	lr, [r4, -r9, lsl #22]
    6fd0:	bleq	43114 <__assert_fail@plt+0x4175c>
    6fd4:	ldrdge	pc, [r0], -r0
    6fd8:	svcmi	0x0001f815
    6fdc:			; <UNDEFINED> instruction: 0xf83ab226
    6fe0:	ldrbeq	r3, [fp, #22]
    6fe4:	qsaxmi	fp, r3, r8
    6fe8:			; <UNDEFINED> instruction: 0xf7fad504
    6fec:	stmdavs	r3, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    6ff0:	eorcc	pc, r6, r3, lsl r8	; <UNPREDICTABLE>
    6ff4:			; <UNDEFINED> instruction: 0xf8082c2e
    6ff8:	svclt	0x00083f01
    6ffc:	bleq	83430 <__assert_fail@plt+0x81a78>
    7000:	mvnle	r4, pc, lsr #5
    7004:	blcs	2dc28 <__assert_fail@plt+0x2c270>
    7008:	blls	2bb1cc <__assert_fail@plt+0x2b9814>
    700c:	bleq	143420 <__assert_fail@plt+0x141a68>
    7010:			; <UNDEFINED> instruction: 0xf7fa4658
    7014:	strmi	lr, [r4], -r6, lsl #23
    7018:			; <UNDEFINED> instruction: 0xf0002800
    701c:	strmi	r8, [r1], -sl, lsr #1
    7020:	stmdals	r8, {r0, r1, r2, r3, r9, sl, fp, sp, pc}
    7024:	ldrbmi	sl, [sl], -sp, lsl #22
    7028:	strcs	r9, [r0, -r0, lsl #12]
    702c:	strls	r9, [lr, -sp, lsl #8]
    7030:	mcrr	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    7034:	vmull.p8	<illegal reg q8.5>, d0, d5
    7038:	ldrbmi	r8, [sp, #-143]	; 0xffffff71
    703c:	adchi	pc, r8, r0, lsl #1
    7040:	ldrtmi	sl, [r8], -ip, lsl #30
    7044:	ldc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    7048:	stmdals	ip, {r1, r5, fp, ip, sp, lr}
    704c:			; <UNDEFINED> instruction: 0xf7fa4621
    7050:	ldrtmi	lr, [r9], -r8, ror #21
    7054:			; <UNDEFINED> instruction: 0xf7ff4630
    7058:	blls	286dcc <__assert_fail@plt+0x285414>
    705c:	mlasvs	ip, sp, r8, pc	; <UNPREDICTABLE>
    7060:	mlasvc	sp, sp, r8, pc	; <UNPREDICTABLE>
    7064:	mlasgt	lr, sp, r8, pc	; <UNPREDICTABLE>
    7068:	mlasne	pc, sp, r8, pc	; <UNPREDICTABLE>
    706c:	suble	r2, r4, r0, lsl #22
    7070:			; <UNDEFINED> instruction: 0xf8df9b09
    7074:	movwcc	lr, #4424	; 0x1148
    7078:	ldmdami	r1, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    707c:	movwls	r2, #21055	; 0x523f
    7080:	ldrbtmi	r4, [r8], #-2896	; 0xfffff4b0
    7084:			; <UNDEFINED> instruction: 0x7c01e9cd
    7088:			; <UNDEFINED> instruction: 0xf8cd300c
    708c:	ldrbtmi	lr, [fp], #-16
    7090:	tstcs	r1, r3, lsl #2
    7094:	svcmi	0x004c9600
    7098:	bl	fe745088 <__assert_fail@plt+0xfe7436d0>
    709c:	ldrbtmi	r9, [pc], #-2823	; 70a4 <__assert_fail@plt+0x56ec>
    70a0:	ldrtmi	r2, [lr], -r0, lsl #22
    70a4:	movwcs	fp, #4024	; 0xfb8
    70a8:	bleq	345208 <__assert_fail@plt+0x343850>
    70ac:	strbpl	fp, [r3, #-4024]!	; 0xfffff048
    70b0:	b	fe3450a0 <__assert_fail@plt+0xfe3436e8>
    70b4:	ldrdcs	lr, [r7], -sp
    70b8:	bl	159dd0 <__assert_fail@plt+0x158418>
    70bc:	bls	2e480c <__assert_fail@plt+0x2e2e54>
    70c0:	stmib	r7, {r0, r1, r4, r6, r7, fp, ip, lr}^
    70c4:	andsvs	r4, lr, r0, lsl #10
    70c8:	b	fe0450b8 <__assert_fail@plt+0xfe043700>
    70cc:			; <UNDEFINED> instruction: 0xf7fa4648
    70d0:	andcs	lr, r0, lr, ror sl
    70d4:	blmi	dd99d4 <__assert_fail@plt+0xdd801c>
    70d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    70dc:	blls	4e114c <__assert_fail@plt+0x4df794>
    70e0:	qdsuble	r4, sl, r1
    70e4:	pop	{r0, r2, r4, ip, sp, pc}
    70e8:			; <UNDEFINED> instruction: 0xf1bb8ff0
    70ec:	svclt	0x00140f00
    70f0:			; <UNDEFINED> instruction: 0xf04f2301
    70f4:	movwls	r3, #29695	; 0x73ff
    70f8:			; <UNDEFINED> instruction: 0xf8dfe787
    70fc:	ldrbtmi	lr, [lr], #216	; 0xd8
    7100:			; <UNDEFINED> instruction: 0xe7ba4673
    7104:	rscscc	pc, pc, pc, asr #32
    7108:			; <UNDEFINED> instruction: 0xf7fae7e4
    710c:	ldmdbmi	r2!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    7110:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7114:	andcs	r6, r0, r4, lsl #16
    7118:	b	fe845108 <__assert_fail@plt+0xfe843750>
    711c:	strmi	r4, [r2], -r1, lsr #12
    7120:	strmi	r2, [r4], -r0
    7124:	b	ffac5114 <__assert_fail@plt+0xffac375c>
    7128:	strtmi	r9, [r0], -r8, lsl #8
    712c:	b	13c511c <__assert_fail@plt+0x13c3764>
    7130:			; <UNDEFINED> instruction: 0xf7fa9808
    7134:	strbmi	lr, [r8], -ip, asr #20
    7138:	b	1245128 <__assert_fail@plt+0x1243770>
    713c:			; <UNDEFINED> instruction: 0xf7fa2001
    7140:	stmdbmi	r6!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    7144:	strtmi	r2, [r0], -r5, lsl #4
    7148:			; <UNDEFINED> instruction: 0xf7fa4479
    714c:	strtmi	lr, [r1], -r8, lsl #21
    7150:	andcs	r4, r1, r2, lsl #12
    7154:	b	ff4c5144 <__assert_fail@plt+0xff4c378c>
    7158:	andcs	r4, r5, #540672	; 0x84000
    715c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7160:	b	1f45150 <__assert_fail@plt+0x1f43798>
    7164:	ldrtmi	r9, [r9], -r8, lsl #22
    7168:	ldrtmi	r4, [r8], -r2, lsl #12
    716c:	b	ff1c515c <__assert_fail@plt+0xff1c37a4>
    7170:			; <UNDEFINED> instruction: 0xf7fae7db
    7174:	ldmdbmi	fp, {r2, r5, r8, r9, fp, sp, lr, pc}
    7178:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    717c:	strtmi	r6, [r0], -r5, lsl #16
    7180:	b	1b45170 <__assert_fail@plt+0x1b437b8>
    7184:	strmi	r4, [r2], -r9, lsr #12
    7188:			; <UNDEFINED> instruction: 0xf7fa4620
    718c:			; <UNDEFINED> instruction: 0xe7cceab8
    7190:	andcs	r4, r5, #344064	; 0x54000
    7194:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7198:	b	1845188 <__assert_fail@plt+0x18437d0>
    719c:			; <UNDEFINED> instruction: 0x46024639
    71a0:			; <UNDEFINED> instruction: 0xf7fa4638
    71a4:	strb	lr, [r0, ip, lsr #21]
    71a8:	b	1945198 <__assert_fail@plt+0x19437e0>
    71ac:	andeq	r5, r1, ip, lsr #3
    71b0:	andeq	r4, r1, r8, lsr #28
    71b4:	andeq	r0, r0, r0, asr #3
    71b8:	andeq	r4, r1, r4, lsl lr
    71bc:			; <UNDEFINED> instruction: 0x00003db0
    71c0:	andeq	r6, r1, lr, ror #5
    71c4:	strdeq	r3, [r0], -r6
    71c8:	ldrdeq	r6, [r1], -r2
    71cc:	andeq	r0, r0, r0, asr r2
    71d0:	andeq	r4, r1, ip, lsr #25
    71d4:	andeq	r2, r0, r2, lsl #25
    71d8:	andeq	r2, r0, r6, lsr #9
    71dc:	andeq	r3, r0, r4, ror #25
    71e0:	andeq	r3, r0, r2, ror #25
    71e4:	andeq	r2, r0, lr, lsr r4
    71e8:	andeq	r3, r0, sl, asr #25
    71ec:	ldrblt	r4, [r0, #-2586]!	; 0xfffff5e6
    71f0:	blmi	6983e0 <__assert_fail@plt+0x696a28>
    71f4:	ldclvs	0, cr11, [r5], {130}	; 0x82
    71f8:	tstlt	sp, fp, ror r4
    71fc:	ldcllt	0, cr11, [r0, #-8]!
    7200:	tstcs	r1, r7, lsl ip
    7204:	andscs	r6, r5, #-788529152	; 0xd1000000
    7208:	vmov.i8	d20, #6	; 0x06
    720c:	ldmdbpl	ip, {r9, ip}
    7210:	ldrbtmi	r4, [lr], #-2837	; 0xfffff4eb
    7214:	ldrbtmi	r6, [fp], #-2084	; 0xfffff7dc
    7218:			; <UNDEFINED> instruction: 0xf5036132
    721c:	blt	19240a4 <__assert_fail@plt+0x19226ec>
    7220:	andcs	r6, r8, #0, 16
    7224:	adclt	r9, r4, #0, 4
    7228:	cmnvs	r4, sl, lsl r2
    722c:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7230:	rscle	r2, r3, r0, lsl #16
    7234:	b	ff0c5224 <__assert_fail@plt+0xff0c386c>
    7238:	andcs	r4, r5, #12, 18	; 0x30000
    723c:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    7240:			; <UNDEFINED> instruction: 0xf7fa4628
    7244:	strtmi	lr, [r1], -ip, lsl #20
    7248:	strtmi	r4, [r8], -r2, lsl #12
    724c:	pop	{r1, ip, sp, pc}
    7250:			; <UNDEFINED> instruction: 0xf7fa4070
    7254:	svclt	0x0000ba51
    7258:	andeq	r6, r1, r0, lsl #3
    725c:	andeq	r4, r1, ip, lsl #23
    7260:	andeq	r0, r0, r8, asr #4
    7264:	andeq	r4, r1, r6, lsl #29
    7268:	andeq	r4, r1, r2, ror #29
    726c:	muleq	r0, ip, r0
    7270:	blmi	dd9b50 <__assert_fail@plt+0xdd8198>
    7274:	push	{r1, r3, r4, r5, r6, sl, lr}
    7278:	strdlt	r4, [r3], r0
    727c:			; <UNDEFINED> instruction: 0x460458d3
    7280:	stcne	13, cr4, [r6], {52}	; 0x34
    7284:	movwls	r6, #6171	; 0x181b
    7288:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    728c:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    7290:	svcmi	0x0031d134
    7294:	ldrbtmi	r8, [pc], #-2050	; 729c <__assert_fail@plt+0x58e4>
    7298:	addsmi	r6, sl, #15104	; 0x3b00
    729c:	usatmi	sp, #8, r6
    72a0:			; <UNDEFINED> instruction: 0xf7ff4640
    72a4:	blmi	b86350 <__assert_fail@plt+0xb84998>
    72a8:	andcs	r9, ip, #0, 16
    72ac:			; <UNDEFINED> instruction: 0xf7fa58e9
    72b0:	stmdals	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    72b4:	strtmi	r2, [r1], -r2, lsl #4
    72b8:	ldmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72bc:	strbmi	r4, [r1], -r8, lsr #16
    72c0:	subscc	r4, r0, r8, ror r4
    72c4:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    72c8:	ldrtvs	r8, [fp], #-2083	; 0xfffff7dd
    72cc:	ldrtmi	r4, [r0], -r5, lsr #18
    72d0:	ldrbtmi	r2, [r9], #-518	; 0xfffffdfa
    72d4:			; <UNDEFINED> instruction: 0xf7fa3150
    72d8:	stmdacs	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
    72dc:	stmdahi	r3!, {r0, r4, r5, r8, ip, lr, pc}
    72e0:	addslt	fp, fp, #372736	; 0x5b000
    72e4:	bmi	69976c <__assert_fail@plt+0x697db4>
    72e8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    72ec:	bls	61338 <__assert_fail@plt+0x5f980>
    72f0:	qsuble	r4, r1, r9
    72f4:	andlt	r4, r3, r8, lsl r6
    72f8:	mvnshi	lr, #12386304	; 0xbd0000
    72fc:	svcmi	0x001b46e8
    7300:			; <UNDEFINED> instruction: 0xf7ff4640
    7304:	blmi	5862f0 <__assert_fail@plt+0x584938>
    7308:	stmdals	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    730c:			; <UNDEFINED> instruction: 0xf107220c
    7310:	stmiapl	r9!, {r4, r6, r8, fp}^
    7314:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7318:	stmdals	r0, {r1, r9, sp}
    731c:			; <UNDEFINED> instruction: 0xf7fa4621
    7320:	strbmi	lr, [r1], -r0, lsl #19
    7324:			; <UNDEFINED> instruction: 0xf7ff4648
    7328:	ldcvs	13, cr15, [r8, #-972]!	; 0xfffffc34
    732c:	movwcs	r4, #2576	; 0xa10
    7330:			; <UNDEFINED> instruction: 0xf8c48825
    7334:	ldrbtmi	r0, [sl], #-2
    7338:	ldrhne	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
    733c:	adcshi	r6, r1, r5, lsl r4
    7340:			; <UNDEFINED> instruction: 0xf04fe7d0
    7344:			; <UNDEFINED> instruction: 0xe7cd33ff
    7348:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    734c:	andeq	r4, r1, r0, lsl fp
    7350:	andeq	r0, r0, r0, asr #3
    7354:	strdeq	r4, [r1], -r8
    7358:	andeq	r4, r1, r2, lsl #28
    735c:	andeq	r0, r0, r4, ror #4
    7360:	strheq	r6, [r1], -r0
    7364:	muleq	r1, lr, r0
    7368:	muleq	r1, ip, sl
    736c:	andeq	r6, r1, r8, rrx
    7370:	andeq	r4, r1, r2, ror #26
    7374:	ldrbmi	lr, [r0, sp, lsr #18]!
    7378:	stmdbvs	sp, {r1, r7, r9, sl, lr}^
    737c:			; <UNDEFINED> instruction: 0xf8dfb088
    7380:	ldrmi	r8, [r6], -r0, ror #4
    7384:	ldrmi	r2, [pc], -fp, lsl #26
    7388:	svclt	0x009844f8
    738c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7390:	stmdbvs	ip, {r1, r2, r3, r4, r8, fp, ip, lr, pc}
    7394:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7398:	biclt	r1, ip, r2, ror #18
    739c:	movwpl	lr, #2516	; 0x9d4
    73a0:	tstle	r4, r9, lsr #22
    73a4:	blcs	221638 <__assert_fail@plt+0x21fc80>
    73a8:	blcs	d3b4c4 <__assert_fail@plt+0xd39b0c>
    73ac:	stccs	0, cr13, [fp, #-268]	; 0xfffffef4
    73b0:	strcc	sp, [r3, #-2318]	; 0xfffff6f2
    73b4:	streq	pc, [r3, #-37]	; 0xffffffdb
    73b8:			; <UNDEFINED> instruction: 0xf104442c
    73bc:	addsmi	r0, sl, #12, 6	; 0x30000000
    73c0:	stmdavs	r3!, {r1, r2, r8, r9, ip, lr, pc}
    73c4:			; <UNDEFINED> instruction: 0xf0233303
    73c8:	strtmi	r0, [r3], #-771	; 0xfffffcfd
    73cc:	rscle	r4, r4, #-1610612727	; 0xa0000009
    73d0:	ldcle	14, cr2, [r5, #-28]!	; 0xffffffe4
    73d4:	ldmdavs	sp, {r0, r1, r3, r7, fp, sp, lr}
    73d8:	blcs	fe06548c <__assert_fail@plt+0xfe063ad4>
    73dc:	blcs	fe33b5a8 <__assert_fail@plt+0xfe339bf0>
    73e0:	cdpcs	0, 3, cr13, cr7, cr5, {2}
    73e4:	ldmdbmi	pc!, {r1, r5, r8, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    73e8:	eoreq	pc, r0, r5, lsl #2
    73ec:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    73f0:			; <UNDEFINED> instruction: 0xf7fa3168
    73f4:	strmi	lr, [r4], -r2, lsr #18
    73f8:	blvc	feaf5b00 <__assert_fail@plt+0xfeaf4148>
    73fc:	svclt	0x00122b2c
    7400:	ldrteq	pc, [r0], -r5, lsl #2	; <UNPREDICTABLE>
    7404:	ldrteq	pc, [r8], -r5, lsl #2	; <UNPREDICTABLE>
    7408:	mlascc	r0, r5, r8, pc	; <UNPREDICTABLE>
    740c:			; <UNDEFINED> instruction: 0xf0002b3a
    7410:	blmi	1d6762c <__assert_fail@plt+0x1d65c74>
    7414:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7418:	ldrbeq	r6, [r8, #2083]	; 0x823
    741c:	blmi	1cfc83c <__assert_fail@plt+0x1cfae84>
    7420:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7424:	mcrcs	8, 0, r6, cr0, cr14, {0}
    7428:	addshi	pc, pc, r0
    742c:	strtmi	r2, [r0], -r1, lsl #8
    7430:	pop	{r3, ip, sp, pc}
    7434:	stccs	7, cr8, [pc, #-960]	; 707c <__assert_fail@plt+0x56c4>
    7438:			; <UNDEFINED> instruction: 0xf8d4d9b9
    743c:	ldr	r9, [r8, ip]!
    7440:			; <UNDEFINED> instruction: 0xf8584b69
    7444:	ldmdavs	fp, {r0, r1, ip, sp}
    7448:	strble	r0, [pc, #1503]!	; 7a2f <__assert_fail@plt+0x6077>
    744c:	andcs	r4, r5, #104, 18	; 0x1a0000
    7450:	strcs	r2, [r1], #-0
    7454:			; <UNDEFINED> instruction: 0xf7fa4479
    7458:	tstcs	r0, r2, lsl #18
    745c:			; <UNDEFINED> instruction: 0x46024633
    7460:			; <UNDEFINED> instruction: 0xf7fa4608
    7464:	strtmi	lr, [r0], -ip, asr #18
    7468:	pop	{r3, ip, sp, pc}
    746c:			; <UNDEFINED> instruction: 0xf10587f0
    7470:	tstcs	r0, r8
    7474:	mrc2	7, 7, pc, cr12, cr15, {7}
    7478:	blle	ff5cec90 <__assert_fail@plt+0xff5cd2d8>
    747c:			; <UNDEFINED> instruction: 0x4638211c
    7480:			; <UNDEFINED> instruction: 0xf94af7fc
    7484:	adclt	r4, r3, #1490944	; 0x16c000
    7488:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    748c:	tstls	r4, r0, lsl #8
    7490:			; <UNDEFINED> instruction: 0xf8cd2108
    7494:	strls	r9, [r1], #-0
    7498:	ldmdals	r0, {r0, r1, ip, pc}
    749c:	strtmi	r9, [r8], -r2
    74a0:			; <UNDEFINED> instruction: 0xf9acf7fe
    74a4:	blmi	14359ac <__assert_fail@plt+0x1433ff4>
    74a8:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    74ac:	ldreq	r6, [r9], #2083	; 0x823
    74b0:			; <UNDEFINED> instruction: 0x07dbd474
    74b4:	addhi	pc, r4, r0, asr #2
    74b8:	strtmi	r2, [r0], -r0, lsl #8
    74bc:	pop	{r3, ip, sp, pc}
    74c0:	stmiahi	r9!, {r4, r5, r6, r7, r8, r9, sl, pc}
    74c4:			; <UNDEFINED> instruction: 0xf7ff4650
    74c8:	stmdacs	r0, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    74cc:			; <UNDEFINED> instruction: 0xf105d0ae
    74d0:			; <UNDEFINED> instruction: 0xf7fe0008
    74d4:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    74d8:	stmiahi	fp!, {r3, r5, r7, ip, lr, pc}^
    74dc:			; <UNDEFINED> instruction: 0x4638211c
    74e0:	blt	16d04e8 <__assert_fail@plt+0x16ceb30>
    74e4:	movwls	fp, #29339	; 0x729b
    74e8:			; <UNDEFINED> instruction: 0xf916f7fc
    74ec:	stmdbmi	r2, {r4, r9, fp, ip, pc}^
    74f0:	ldrbtmi	r9, [r9], #-2823	; 0xfffff4f9
    74f4:	tstls	r4, r2, lsl #4
    74f8:	tstcs	r8, r2, lsr r6
    74fc:	andls	pc, r0, sp, asr #17
    7500:	andls	r9, r3, r1, lsl #8
    7504:			; <UNDEFINED> instruction: 0xf7fe4628
    7508:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    750c:	blmi	efb840 <__assert_fail@plt+0xef9e88>
    7510:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7514:			; <UNDEFINED> instruction: 0xf7fa6818
    7518:			; <UNDEFINED> instruction: 0xe788e83c
    751c:	blcs	fe0255f0 <__assert_fail@plt+0xfe023c38>
    7520:	ldmhi	r1!, {r2, r7, r8, ip, lr, pc}
    7524:			; <UNDEFINED> instruction: 0xf7ff4650
    7528:	stmdacs	r0, {r0, r7, r8, fp, ip, sp, lr, pc}
    752c:	svcge	0x007ef43f
    7530:	ldmhi	r3!, {r0, r1, r4, r5, r9, fp, lr}^
    7534:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    7538:	addslt	fp, r9, #372736	; 0x5b000
    753c:	bne	142158c <__assert_fail@plt+0x141fbd4>
    7540:	addlt	r0, r5, #100663296	; 0x6000000
    7544:	stmdami	pc!, {r3, r4, r5, r7, sl, ip, lr, pc}	; <UNPREDICTABLE>
    7548:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    754c:	adcsmi	r6, r5, #393216	; 0x60000
    7550:	strcc	fp, [r1, #-4004]	; 0xfffff05c
    7554:	stmdami	ip!, {r0, r2, sp, lr}
    7558:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    755c:	blne	1269578 <__assert_fail@plt+0x1267bc0>
    7560:	stmdbcs	r0, {r0, r3, r9, ip, sp, pc}
    7564:	andhi	sp, r3, r5, lsr sp
    7568:			; <UNDEFINED> instruction: 0xf7fde761
    756c:	stmdbmi	r7!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    7570:	ldrtmi	r2, [r0], -r5, lsl #4
    7574:			; <UNDEFINED> instruction: 0xf7fa4479
    7578:	tstcs	ip, r2, ror r8
    757c:	ldrtmi	r4, [r8], -r6, lsl #12
    7580:			; <UNDEFINED> instruction: 0xf8caf7fc
    7584:			; <UNDEFINED> instruction: 0x46024631
    7588:			; <UNDEFINED> instruction: 0xf7fa2001
    758c:	stmdavs	sl!, {r3, r4, r6, r8, fp, sp, lr, pc}^
    7590:	stmdavc	r8!, {r0, r3, r5, r6, fp, ip, sp, lr}
    7594:			; <UNDEFINED> instruction: 0xf7ffba12
    7598:	str	pc, [r7, sp, lsl #19]
    759c:	andcs	r4, r7, r7, lsl fp
    75a0:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    75a4:			; <UNDEFINED> instruction: 0xf7fa6829
    75a8:	stmdavs	r3!, {r3, r5, r7, r8, fp, sp, lr, pc}
    75ac:	strle	r0, [fp], #-2010	; 0xfffff826
    75b0:	andcs	r6, sl, r9, lsr #16
    75b4:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75b8:			; <UNDEFINED> instruction: 0xf7f96828
    75bc:	ldrb	lr, [fp, -sl, ror #31]!
    75c0:			; <UNDEFINED> instruction: 0xf8584b0e
    75c4:	ldrb	r5, [r3, r3]!
    75c8:			; <UNDEFINED> instruction: 0xf7f96828
    75cc:	stmdavs	r3!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    75d0:	addslt	lr, r2, #29097984	; 0x1bc0000
    75d4:			; <UNDEFINED> instruction: 0xf5b21b52
    75d8:			; <UNDEFINED> instruction: 0xf6ff4f00
    75dc:	strb	sl, [r2, sp, ror #30]
    75e0:	strdeq	r4, [r1], -ip
    75e4:	andeq	r5, r1, r2, lsl #31
    75e8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    75ec:	andeq	r0, r0, r8, lsl #4
    75f0:	andeq	r3, r0, r0, asr sl
    75f4:	andeq	r0, r0, fp, ror #5
    75f8:			; <UNDEFINED> instruction: 0xfffff617
    75fc:	andeq	r0, r0, r8, lsr #4
    7600:	strdeq	r0, [r0], -r8
    7604:	andeq	r0, r0, r0, lsl #4
    7608:	andeq	r0, r0, r4, ror #3
    760c:	muleq	r0, r0, r9
    7610:	svcmi	0x00f0e92d
    7614:			; <UNDEFINED> instruction: 0xed2d2914
    7618:	bl	2a228 <__assert_fail@plt+0x28870>
    761c:	bmi	1389e28 <__assert_fail@plt+0x1388470>
    7620:	ldrbtmi	r4, [sl], #-2894	; 0xfffff4b2
    7624:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    7628:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    762c:	ldrbtmi	r5, [fp], #2259	; 0x8d3
    7630:			; <UNDEFINED> instruction: 0xf8cd681b
    7634:			; <UNDEFINED> instruction: 0xf04f3414
    7638:			; <UNDEFINED> instruction: 0xf1000300
    763c:			; <UNDEFINED> instruction: 0xf1008087
    7640:	ldrbmi	r0, [r4, #-1044]	; 0xfffffbec
    7644:	cdpge	2, 0, cr13, cr5, cr8, {3}
    7648:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    764c:	addvs	pc, r0, #1325400064	; 0x4f000000
    7650:			; <UNDEFINED> instruction: 0x463021ff
    7654:	bcc	442e7c <__assert_fail@plt+0x4414c4>
    7658:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    765c:	ldrdls	pc, [r4, -pc]
    7660:	vst3.<illegal width 64>	{d20-d22}, [pc :256], r9
    7664:	cdp	3, 1, cr6, cr8, cr0, {4}
    7668:	movwls	r0, #2576	; 0xa10
    766c:	ldrtmi	r4, [r3], -r2, lsr #12
    7670:			; <UNDEFINED> instruction: 0xf7fa4651
    7674:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    7678:	bl	13e3f4 <__assert_fail@plt+0x13ca3c>
    767c:	ldrbmi	r0, [r0, #2048]	; 0x800
    7680:	movwcs	fp, #7972	; 0x1f24
    7684:	andle	r9, lr, #201326592	; 0xc000000
    7688:	blcs	1e71c <__assert_fail@plt+0x1cd64>
    768c:			; <UNDEFINED> instruction: 0xf04fbf0c
    7690:			; <UNDEFINED> instruction: 0xf04f0801
    7694:	strbmi	r0, [r0], #-2048	; 0xfffff800
    7698:	movwcs	fp, #7960	; 0x1f18
    769c:	stmdaeq	r0, {r2, r8, r9, fp, sp, lr, pc}
    76a0:	movwcs	fp, #3848	; 0xf08
    76a4:	blmi	c2c2b8 <__assert_fail@plt+0xc2a900>
    76a8:			; <UNDEFINED> instruction: 0xf10d2020
    76ac:	strcs	r0, [r0], #-1299	; 0xfffffaed
    76b0:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    76b4:			; <UNDEFINED> instruction: 0xf7fa6839
    76b8:	and	lr, r4, r0, lsr #18
    76bc:			; <UNDEFINED> instruction: 0x46106839
    76c0:	ldmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76c4:	ldrtmi	r3, [r0], -r1, lsl #8
    76c8:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76cc:	stmdble	sp, {r5, r7, r9, lr}
    76d0:	stmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76d4:	svccs	0x0001f815
    76d8:			; <UNDEFINED> instruction: 0xf8336803
    76dc:	ldrbeq	r3, [fp], #-18	; 0xffffffee
    76e0:	strbmi	sp, [r9], -ip, ror #9
    76e4:			; <UNDEFINED> instruction: 0xf7fa2001
    76e8:	strb	lr, [fp, sl, lsr #17]!
    76ec:	stmdblt	fp!, {r0, r1, r8, r9, fp, ip, pc}^
    76f0:	ldmdble	r1, {r1, r6, r7, r8, sl, lr}
    76f4:	addvs	pc, r0, #1325400064	; 0x4f000000
    76f8:			; <UNDEFINED> instruction: 0x463021ff
    76fc:			; <UNDEFINED> instruction: 0xf7fa4644
    7700:	ldmdavs	r9!, {r1, r3, r7, fp, sp, lr, pc}
    7704:			; <UNDEFINED> instruction: 0xf7fa202c
    7708:			; <UNDEFINED> instruction: 0xe7aae8f8
    770c:	eorcs	r6, lr, r9, lsr r8
    7710:	ldm	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7714:	stmiale	sp!, {r1, r6, r7, r8, sl, lr}^
    7718:	blmi	419f70 <__assert_fail@plt+0x4185b8>
    771c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7720:			; <UNDEFINED> instruction: 0xf8dd681a
    7724:	subsmi	r3, sl, r4, lsl r4
    7728:	vand	d13, d13, d4
    772c:	ldc	13, cr4, [sp], #112	; 0x70
    7730:	pop	{r1, r8, r9, fp, pc}
    7734:	stmdbmi	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7738:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    773c:			; <UNDEFINED> instruction: 0xf7f92000
    7740:	strmi	lr, [r1], -lr, lsl #31
    7744:			; <UNDEFINED> instruction: 0xf7fa2001
    7748:			; <UNDEFINED> instruction: 0xe7e5e87a
    774c:	andcs	r4, r5, #147456	; 0x24000
    7750:			; <UNDEFINED> instruction: 0xe7f34479
    7754:	svc	0x008ef7f9
    7758:	andeq	r4, r1, r2, ror #14
    775c:	andeq	r0, r0, r0, asr #3
    7760:	andeq	r4, r1, r6, asr r7
    7764:	andeq	r3, r0, r0, ror #16
    7768:	andeq	r0, r0, r8, lsr #4
    776c:	andeq	r4, r1, r8, ror #12
    7770:	andeq	r3, r0, r6, lsl #13
    7774:	andeq	r3, r0, r4, asr r6
    7778:			; <UNDEFINED> instruction: 0x4604b538
    777c:	stccs	8, cr7, [r1, #-276]	; 0xfffffeec
    7780:	stccs	0, cr13, [r2, #-120]	; 0xffffff88
    7784:	teqlt	r5, #50	; 0x32
    7788:	andcs	r4, r5, #573440	; 0x8c000
    778c:	ldrbtmi	r2, [r9], #-0
    7790:	svc	0x0064f7f9
    7794:	blt	14a5924 <__assert_fail@plt+0x14a3f6c>
    7798:			; <UNDEFINED> instruction: 0x4601b292
    779c:			; <UNDEFINED> instruction: 0xf7fa2001
    77a0:	ldmdbmi	lr, {r1, r2, r3, r6, fp, sp, lr, pc}
    77a4:	andcs	r2, r0, r5, lsl #4
    77a8:			; <UNDEFINED> instruction: 0xf7f94479
    77ac:	stmdbhi	r2!, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    77b0:	ldrhtmi	lr, [r8], -sp
    77b4:	addslt	fp, r2, #335872	; 0x52000
    77b8:	andcs	r4, r1, r1, lsl #12
    77bc:	ldmdalt	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77c0:	andcs	r4, r5, #376832	; 0x5c000
    77c4:	andcs	r4, r0, r9, ror r4
    77c8:	svc	0x0048f7f9
    77cc:	andcs	r4, r1, r1, lsl #12
    77d0:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77d4:	stmhi	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    77d8:	addslt	fp, fp, #372736	; 0x5b000
    77dc:	andle	r2, r9, r2, lsl #22
    77e0:	blcs	563f4 <__assert_fail@plt+0x54a3c>
    77e4:			; <UNDEFINED> instruction: 0xf7ffd809
    77e8:	ldrb	pc, [sl, r5, lsr #19]	; <UNPREDICTABLE>
    77ec:	andcs	r4, r5, #212992	; 0x34000
    77f0:			; <UNDEFINED> instruction: 0xe7e84479
    77f4:			; <UNDEFINED> instruction: 0xff0cf7ff
    77f8:	stmdbmi	fp, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    77fc:	andcs	r4, r5, #40, 12	; 0x2800000
    7800:			; <UNDEFINED> instruction: 0xf7f94479
    7804:	stmiahi	r2!, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    7808:	addslt	fp, r2, #335872	; 0x52000
    780c:	andcs	r4, r1, r1, lsl #12
    7810:	ldmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7814:	svclt	0x0000e7c5
    7818:	andeq	r3, r0, sl, ror #14
    781c:	andeq	r3, r0, r4, ror #14
    7820:	andeq	r3, r0, ip, lsl r7
    7824:	strdeq	r3, [r0], -ip
    7828:	andeq	r3, r0, r8, asr #13
    782c:	addlt	fp, r3, r0, lsl #10
    7830:	andcs	r4, r5, #98304	; 0x18000
    7834:	andcs	r9, r0, r1
    7838:			; <UNDEFINED> instruction: 0xf7f94479
    783c:	blls	83484 <__assert_fail@plt+0x81acc>
    7840:	strmi	r2, [r2], -r0, lsl #2
    7844:			; <UNDEFINED> instruction: 0xf7f92002
    7848:	svclt	0x0000ef5a
    784c:	andeq	r1, r0, ip, asr #21
    7850:	strlt	r4, [r8, #-2569]	; 0xfffff5f7
    7854:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7858:	b	1bd2468 <__assert_fail@plt+0x1bd0ab0>
    785c:	b	13c7870 <__assert_fail@plt+0x13c5eb8>
    7860:	svclt	0x000870d0
    7864:	ldmdblt	r0, {sp}
    7868:	subsvs	r2, r3, r2, lsl #6
    786c:			; <UNDEFINED> instruction: 0xf7ffbd08
    7870:			; <UNDEFINED> instruction: 0x17c0fad5
    7874:	svclt	0x0000bd08
    7878:	andeq	r4, r1, r4, asr #16
    787c:	strlt	r4, [r8, #-2569]	; 0xfffff5f7
    7880:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7884:	b	1bd2498 <__assert_fail@plt+0x1bd0ae0>
    7888:	b	13c789c <__assert_fail@plt+0x13c5ee4>
    788c:	svclt	0x000870d0
    7890:	ldmdblt	r0, {sp}
    7894:	subsvs	r2, r3, r3, lsl #6
    7898:			; <UNDEFINED> instruction: 0xf7ffbd08
    789c:			; <UNDEFINED> instruction: 0x17c0fabf
    78a0:	svclt	0x0000bd08
    78a4:	andeq	r4, r1, r8, lsl r8
    78a8:	blmi	fe79a324 <__assert_fail@plt+0xfe79896c>
    78ac:	push	{r1, r3, r4, r5, r6, sl, lr}
    78b0:			; <UNDEFINED> instruction: 0xf5ad47f0
    78b4:	ldmpl	r3, {r2, r4, r8, sl, fp, ip, sp, lr}^
    78b8:			; <UNDEFINED> instruction: 0xf10d4605
    78bc:	vmlage.f32	s0, s24, s24
    78c0:	orrsls	r6, r3, #1769472	; 0x1b0000
    78c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    78c8:	svc	0x0078f7f9
    78cc:	vst1.16	{d20-d22}, [pc :64], r1
    78d0:	blge	5c0dc <__assert_fail@plt+0x5a724>
    78d4:	andvs	pc, r0, sl, asr #17
    78d8:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    78dc:			; <UNDEFINED> instruction: 0xf8ca261c
    78e0:			; <UNDEFINED> instruction: 0xf8ca3008
    78e4:	strcs	r6, [r1], -r4
    78e8:	andhi	pc, r4, sp, asr #17
    78ec:	andvs	pc, ip, sl, asr #17
    78f0:			; <UNDEFINED> instruction: 0xf8caae13
    78f4:	vst4.8	{d22-d25}, [pc :64], r0
    78f8:			; <UNDEFINED> instruction: 0xf8ca7600
    78fc:			; <UNDEFINED> instruction: 0x26086014
    7900:	strcs	r9, [r0], -r2, lsl #12
    7904:	andsvs	pc, r8, sl, asr #17
    7908:	ldrbtmi	r4, [pc], #-3975	; 7910 <__assert_fail@plt+0x5f58>
    790c:	stmdavs	r8!, {r2, r9, sl, lr}
    7910:	ldrdls	pc, [r0], -r4
    7914:	svc	0x00fcf7f9
    7918:	blle	1791920 <__assert_fail@plt+0x178ff68>
    791c:	ldrdcc	lr, [r4, -sl]
    7920:	ldrmi	r2, [r9], #-2315	; 0xfffff6f5
    7924:	shadd8mi	fp, r3, r8
    7928:	ldmdavs	sl, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
    792c:	tstle	r4, r9, lsr #20
    7930:	bcs	661ba0 <__assert_fail@plt+0x6601e8>
    7934:			; <UNDEFINED> instruction: 0xf103bf08
    7938:	ldmdavs	sl, {r2, r3, r9, sl}
    793c:	stmdble	lr, {r0, r1, r3, r9, fp, sp}
    7940:			; <UNDEFINED> instruction: 0xf0223203
    7944:	ldrmi	r0, [r3], #-515	; 0xfffffdfd
    7948:	andeq	pc, ip, #-1073741824	; 0xc0000000
    794c:	movwle	r4, #25233	; 0x6291
    7950:	andcc	r6, r3, #1703936	; 0x1a0000
    7954:	andeq	pc, r3, #34	; 0x22
    7958:	addsmi	r4, r1, #436207616	; 0x1a000000
    795c:	cdpcs	2, 0, cr13, cr0, cr4, {7}
    7960:	sbcshi	pc, fp, r0
    7964:	blcs	65e38 <__assert_fail@plt+0x64480>
    7968:	blcs	fb9c0 <__assert_fail@plt+0xfa008>
    796c:			; <UNDEFINED> instruction: 0xf8c4bf1c
    7970:			; <UNDEFINED> instruction: 0xf04f9000
    7974:	eorsle	r0, r9, r0, lsl #20
    7978:	blmi	1a9a330 <__assert_fail@plt+0x1a98978>
    797c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7980:	blls	fe4e19f0 <__assert_fail@plt+0xfe4e0038>
    7984:			; <UNDEFINED> instruction: 0xf040405a
    7988:	ldrbmi	r8, [r0], -r6, asr #1
    798c:	cfldr32vc	mvfx15, [r4, #-52]	; 0xffffffcc
    7990:			; <UNDEFINED> instruction: 0x87f0e8bd
    7994:	ldmpl	fp!, {r1, r2, r5, r6, r8, r9, fp, lr}^
    7998:			; <UNDEFINED> instruction: 0xf015681d
    799c:			; <UNDEFINED> instruction: 0xd1200310
    79a0:	streq	pc, [r1, #-21]	; 0xffffffeb
    79a4:			; <UNDEFINED> instruction: 0xf8d6d12e
    79a8:	andcs	r8, r5, #0
    79ac:	svceq	0x005af1b8
    79b0:	stmdbmi	r0!, {r0, r3, r4, r5, ip, lr, pc}^
    79b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    79b8:	mrc	7, 2, APSR_nzcv, cr0, cr9, {7}
    79bc:	strmi	r4, [r2], -r1, asr #12
    79c0:			; <UNDEFINED> instruction: 0xf7f94628
    79c4:	blmi	174343c <__assert_fail@plt+0x1741a84>
    79c8:	bcc	3b0c <__assert_fail@plt+0x2154>
    79cc:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    79d0:	andsvs	r3, r3, r1, lsl #6
    79d4:	andls	pc, r0, r4, asr #17
    79d8:	ldrtmi	lr, [r2], lr, asr #15
    79dc:	andls	pc, r0, r4, asr #17
    79e0:			; <UNDEFINED> instruction: 0xf04fe7ca
    79e4:			; <UNDEFINED> instruction: 0xf8c43aff
    79e8:	strb	r9, [r5, r0]
    79ec:	stcle	8, cr2, [r5, #-28]	; 0xffffffe4
    79f0:	stmdbls	lr, {r1, r4, r6, r8, r9, fp, lr}
    79f4:	mrcvs	4, 4, r4, cr10, cr11, {3}
    79f8:	mlale	r0, r1, r2, r4
    79fc:	eorvs	r2, r6, r0, lsl #12
    7a00:			; <UNDEFINED> instruction: 0xe7b946b2
    7a04:	ldrmi	r4, [lr], -lr, asr #26
    7a08:			; <UNDEFINED> instruction: 0xf1c6447d
    7a0c:	stmibne	r9!, {r0, r9}
    7a10:			; <UNDEFINED> instruction: 0xf7f92001
    7a14:	ldmdane	r6!, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    7a18:	sbcsvc	lr, r0, pc, asr #20
    7a1c:	andcs	fp, r1, r8, lsl #30
    7a20:	mvnsle	r2, r0, lsl #16
    7a24:	stmdbmi	r7, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    7a28:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7a2c:	mrc	7, 0, APSR_nzcv, cr6, cr9, {7}
    7a30:			; <UNDEFINED> instruction: 0x462968b3
    7a34:	strtmi	r4, [r8], -r2, lsl #12
    7a38:	mcr	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7a3c:	cdpvs	7, 13, cr14, cr9, cr3, {6}
    7a40:	addmi	r9, sl, #61440	; 0xf000
    7a44:	svcvs	0x0019d1da
    7a48:	addmi	r9, sl, #16, 20	; 0x10000
    7a4c:	svcvs	0x005bd1d6
    7a50:	addsmi	r9, sl, #69632	; 0x11000
    7a54:			; <UNDEFINED> instruction: 0xf898d1d2
    7a58:			; <UNDEFINED> instruction: 0xf04f3000
    7a5c:	blcs	fe00a264 <__assert_fail@plt+0xfe0088ac>
    7a60:			; <UNDEFINED> instruction: 0xf8c4d002
    7a64:	str	sl, [r7, r0]
    7a68:			; <UNDEFINED> instruction: 0x1004f8b8
    7a6c:			; <UNDEFINED> instruction: 0xf7fe4628
    7a70:	pkhtbmi	pc, r2, sp, asr #29	; <UNPREDICTABLE>
    7a74:	rscsle	r2, r4, r0, lsl #16
    7a78:	blmi	b5a33c <__assert_fail@plt+0xb58984>
    7a7c:	stmdavs	sl, {r0, r3, r4, r5, r7, fp, ip, lr}
    7a80:	andvs	r3, sl, r1, lsl #4
    7a84:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7a88:	ldreq	pc, [r0, #-19]	; 0xffffffed
    7a8c:			; <UNDEFINED> instruction: 0xf013d13e
    7a90:	andsle	r0, r2, r1, lsl #20
    7a94:	ldrbtmi	r4, [lr], #-3628	; 0xfffff1d4
    7a98:	andeq	pc, r2, #1073741873	; 0x40000031
    7a9c:	andcs	r1, r1, r1, ror r9
    7aa0:	mrc	7, 6, APSR_nzcv, cr14, cr9, {7}
    7aa4:	cfstrscs	mvf4, [r1, #-20]	; 0xffffffec
    7aa8:	movwcs	fp, #3980	; 0xf8c
    7aac:	b	14d06b8 <__assert_fail@plt+0x14ced00>
    7ab0:	ldrsble	r7, [r1, #48]!	; 0x30
    7ab4:	andls	pc, r0, r4, asr #17
    7ab8:			; <UNDEFINED> instruction: 0xf7fde75e
    7abc:	stmdbmi	r3!, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    7ac0:	ldrbmi	r2, [r0], -r5, lsl #4
    7ac4:			; <UNDEFINED> instruction: 0xf7f94479
    7ac8:	tstcs	ip, sl, asr #27
    7acc:			; <UNDEFINED> instruction: 0xf1064605
    7ad0:			; <UNDEFINED> instruction: 0xf7fb0010
    7ad4:			; <UNDEFINED> instruction: 0xf8b8fe21
    7ad8:	strtmi	r3, [r9], -r6
    7adc:	addslt	fp, fp, #372736	; 0x5b000
    7ae0:	andcs	r4, r1, r2, lsl #12
    7ae4:			; <UNDEFINED> instruction: 0xf7f94682
    7ae8:	ldmvs	r2!, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    7aec:	ldmdbvc	r0!, {r0, r4, r5, r7, r8, fp, ip, sp, lr}^
    7af0:	mcr2	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    7af4:	andcs	r4, sl, r6, lsl fp
    7af8:	stmdavs	r9!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    7afc:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    7b00:			; <UNDEFINED> instruction: 0xf7f96828
    7b04:			; <UNDEFINED> instruction: 0xf8c4ed46
    7b08:	ldr	r9, [r5, -r0]!
    7b0c:	beq	83c50 <__assert_fail@plt+0x82298>
    7b10:	andls	pc, r0, r4, asr #17
    7b14:			; <UNDEFINED> instruction: 0xf7f9e730
    7b18:			; <UNDEFINED> instruction: 0xf7f9edae
    7b1c:	svclt	0x0000ef36
    7b20:	ldrdeq	r4, [r1], -r8
    7b24:	andeq	r0, r0, r0, asr #3
    7b28:	andeq	r4, r1, sl, ror r4
    7b2c:	andeq	r4, r1, r8, lsl #8
    7b30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7b34:	andeq	r3, r0, r2, ror #10
    7b38:	andeq	r0, r0, r0, lsr r2
    7b3c:	andeq	r5, r1, ip, ror r9
    7b40:	andeq	r2, r0, ip, lsr #8
    7b44:	strdeq	r3, [r0], -sl
    7b48:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    7b4c:	andeq	r2, r0, r8, asr #7
    7b50:	andeq	r0, r0, r8, lsr #4
    7b54:			; <UNDEFINED> instruction: 0x4604b510
    7b58:	svc	0x0004f7f9
    7b5c:	ldfltd	f3, [r0, #-0]
    7b60:			; <UNDEFINED> instruction: 0xf7ff4620
    7b64:	svclt	0x0000fe63
    7b68:			; <UNDEFINED> instruction: 0x4607b5f8
    7b6c:	ldrbtmi	r4, [ip], #-3093	; 0xfffff3eb
    7b70:	tstlt	r0, #32, 16	; 0x200000
    7b74:	and	r2, r9, r0, lsl #12
    7b78:	stmdbvs	r3!, {r0, r5, r8, fp, ip, sp, pc}
    7b7c:			; <UNDEFINED> instruction: 0x47984630
    7b80:	ble	5d1b88 <__assert_fail@plt+0x5d01d0>
    7b84:	svceq	0x0014f854
    7b88:	lslslt	r3, r1, #12
    7b8c:	ldrtmi	r6, [r9], -r5, ror #16
    7b90:			; <UNDEFINED> instruction: 0xf7f9462a
    7b94:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    7b98:	stmiavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7b9c:	blcs	1f188 <__assert_fail@plt+0x1d7d0>
    7ba0:	ldmdbcs	sp!, {r1, r3, r5, r6, r7, ip, lr, pc}
    7ba4:	stfnep	f5, [r9], #-952	; 0xfffffc48
    7ba8:	ldrtmi	r6, [r9], #-2339	; 0xfffff6dd
    7bac:			; <UNDEFINED> instruction: 0x47984630
    7bb0:	blle	ff9d1bb8 <__assert_fail@plt+0xff9d0200>
    7bb4:	tstlt	r3, r3, lsr #16
    7bb8:	strdcs	fp, [r0, -r8]
    7bbc:			; <UNDEFINED> instruction: 0xf7fe4608
    7bc0:	svclt	0x0000fe49
    7bc4:	andeq	r4, r1, sl, lsl #11
    7bc8:	svcmi	0x00f0e92d
    7bcc:			; <UNDEFINED> instruction: 0xf8df4690
    7bd0:	ldrmi	r7, [ip], -ip, lsl #19
    7bd4:	stmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7bd8:	ldrbtmi	r4, [pc], #-1542	; 7be0 <__assert_fail@plt+0x6228>
    7bdc:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7be0:	addslt	r4, r3, sl, ror r4
    7be4:	sxtab16mi	r6, r9, r8, ror #16
    7be8:	ldrdcs	r5, [r0, -r3]
    7bec:	ldmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7bf0:	ldmdavs	fp, {r3, r7, r9, lr}
    7bf4:			; <UNDEFINED> instruction: 0xf04f9311
    7bf8:	mrsls	r0, LR_und
    7bfc:	vmvn.i32	q2, #851968	; 0x000d0000
    7c00:	mvfcsdm	f0, #10.0
    7c04:	msrhi	(UNDEF: 120), r0
    7c08:			; <UNDEFINED> instruction: 0xf8d9bf08
    7c0c:	andle	r9, fp, r0
    7c10:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7c14:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7c18:	vmlsl.s8	q9, d0, d0
    7c1c:			; <UNDEFINED> instruction: 0xf8df8159
    7c20:	stmiapl	fp!, {r4, r6, r8, fp, ip, sp}^
    7c24:	ldrdls	pc, [r0], -r3
    7c28:	svceq	0x0000f1b8
    7c2c:	eorshi	pc, pc, #0
    7c30:			; <UNDEFINED> instruction: 0xe018f8dd
    7c34:			; <UNDEFINED> instruction: 0x7014f8d8
    7c38:	bpl	1a44d7c <__assert_fail@plt+0x1a433c4>
    7c3c:	ldmdbgt	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7c40:	ldrbtmi	r6, [ip], #2104	; 0x838
    7c44:			; <UNDEFINED> instruction: 0xf10c6879
    7c48:	ldmvs	sl!, {r5, r6, r9, sl}
    7c4c:			; <UNDEFINED> instruction: 0xc60f68fb
    7c50:	ldmdbvs	r9!, {r3, r4, r5, r8, fp, sp, lr}^
    7c54:			; <UNDEFINED> instruction: 0xf8ac69ba
    7c58:	strgt	sl, [r7], -r2, rrx
    7c5c:	svceq	0x0000f1be
    7c60:	ldrbtmi	sp, [r0], -r2
    7c64:	mcr	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7c68:			; <UNDEFINED> instruction: 0xf7f94648
    7c6c:	teqcs	sl, r0	; <illegal shifter operand>
    7c70:	strbmi	r4, [r8], -r2, lsl #12
    7c74:	mcr	7, 0, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    7c78:			; <UNDEFINED> instruction: 0xf8dfb130
    7c7c:	stmiapl	sl!, {r2, r3, r4, r5, r6, r7, fp, ip, sp}^
    7c80:			; <UNDEFINED> instruction: 0xf0436813
    7c84:	andsvs	r0, r3, r4, lsl #6
    7c88:	ldmvc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7c8c:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    7c90:			; <UNDEFINED> instruction: 0xf8d72121
    7c94:			; <UNDEFINED> instruction: 0xf8d7308c
    7c98:	movwmi	r6, #41104	; 0xa090
    7c9c:	tstmi	lr, #1275068416	; 0x4c000000
    7ca0:			; <UNDEFINED> instruction: 0xf107d11e
    7ca4:			; <UNDEFINED> instruction: 0xf8d70368
    7ca8:			; <UNDEFINED> instruction: 0xf107e078
    7cac:	blgt	3caec4 <__assert_fail@plt+0x3c950c>
    7cb0:	adds	pc, r4, r7, asr #17
    7cb4:			; <UNDEFINED> instruction: 0x7098f8d7
    7cb8:	andeq	lr, pc, ip, lsl #17
    7cbc:	svceq	0x0000f1be
    7cc0:	ldrmi	sp, [lr, #8]!
    7cc4:	svccs	0x0000bf18
    7cc8:			; <UNDEFINED> instruction: 0xf8dfd004
    7ccc:	andcs	r1, r5, #180, 16	; 0xb40000
    7cd0:	rsc	r4, r4, r9, ror r4
    7cd4:			; <UNDEFINED> instruction: 0xf8dfb927
    7cd8:	ldrbtmi	r3, [fp], #-2220	; 0xfffff754
    7cdc:	adds	pc, r8, r3, asr #17
    7ce0:	stmiacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7ce4:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7ce8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    7cec:	movwls	r4, #17946	; 0x461a
    7cf0:			; <UNDEFINED> instruction: 0xf8c26ccb
    7cf4:	blcs	2bcfc <__assert_fail@plt+0x2a344>
    7cf8:	sbcshi	pc, r9, r0
    7cfc:	ldmcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7d00:	andge	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    7d04:	ldrdvc	pc, [r0], -sl
    7d08:	vcge.s8	<illegal reg q13.5>, q6, <illegal reg q15.5>
    7d0c:			; <UNDEFINED> instruction: 0x401302ff
    7d10:	rscseq	pc, lr, #72, 4	; 0x80000004
    7d14:			; <UNDEFINED> instruction: 0xf0004293
    7d18:			; <UNDEFINED> instruction: 0xf8df8245
    7d1c:	ldrbtmi	r3, [fp], #-2168	; 0xfffff788
    7d20:	umaalcs	pc, ip, r3, r8	; <UNPREDICTABLE>
    7d24:			; <UNDEFINED> instruction: 0xf0002aff
    7d28:			; <UNDEFINED> instruction: 0xf8df8236
    7d2c:	eorcs	r2, r0, ip, ror #16
    7d30:	stmdavs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7d34:	ldrbtmi	r2, [sl], #-297	; 0xfffffed7
    7d38:			; <UNDEFINED> instruction: 0xf8d2447e
    7d3c:	bl	d3fb4 <__assert_fail@plt+0xd25fc>
    7d40:			; <UNDEFINED> instruction: 0xf8c20c00
    7d44:			; <UNDEFINED> instruction: 0x5198c09c
    7d48:	eorscs	r4, r2, #503316480	; 0x1e000000
    7d4c:	ldrtmi	r2, [r8], -r0, lsl #6
    7d50:	adcsvs	r6, r2, r1, ror r0
    7d54:	ldrshvs	r6, [r3, -r3]!
    7d58:			; <UNDEFINED> instruction: 0x61b36173
    7d5c:			; <UNDEFINED> instruction: 0xf7f961f3
    7d60:	stmdacs	r0, {r1, r9, sl, fp, sp, lr, pc}
    7d64:	orrhi	pc, lr, #0
    7d68:			; <UNDEFINED> instruction: 0xf8df61f0
    7d6c:	ldrbtmi	r3, [fp], #-2100	; 0xfffff7cc
    7d70:	mlscc	r8, r3, r8, pc	; <UNPREDICTABLE>
    7d74:			; <UNDEFINED> instruction: 0xf0002bff
    7d78:			; <UNDEFINED> instruction: 0xf8df8136
    7d7c:	stmiapl	fp!, {r3, r5, fp, ip, sp}^
    7d80:	bcs	21df0 <__assert_fail@plt+0x20438>
    7d84:	teqhi	sp, r0, lsl #5	; <UNPREDICTABLE>
    7d88:	ubfxcc	pc, pc, #17, #13
    7d8c:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    7d90:	ldrdcc	pc, [r0], -r8
    7d94:			; <UNDEFINED> instruction: 0xf100041b
    7d98:			; <UNDEFINED> instruction: 0xf8df8147
    7d9c:	stmiapl	fp!, {r2, r3, fp, ip, sp}^
    7da0:	movwls	r6, #10270	; 0x281e
    7da4:	stcle	14, cr2, [sl, #-28]	; 0xffffffe4
    7da8:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7dac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7db0:	ble	1129b8 <__assert_fail@plt+0x111000>
    7db4:	ubfxcc	pc, pc, #17, #25
    7db8:	stmiapl	fp!, {r0, r9, sp}^
    7dbc:			; <UNDEFINED> instruction: 0xf506601a
    7dc0:	ldrcc	r5, [r8], -r1, lsl #13
    7dc4:			; <UNDEFINED> instruction: 0xf7f94630
    7dc8:	strmi	lr, [r1], ip, lsr #25
    7dcc:			; <UNDEFINED> instruction: 0xf0002800
    7dd0:	blge	1e8b1c <__assert_fail@plt+0x1e7164>
    7dd4:	bleq	143f18 <__assert_fail@plt+0x142560>
    7dd8:			; <UNDEFINED> instruction: 0xf8cd2219
    7ddc:			; <UNDEFINED> instruction: 0x2129b000
    7de0:	strcs	r6, [r1, -r0, lsr #16]
    7de4:			; <UNDEFINED> instruction: 0xf7f99707
    7de8:	strmi	lr, [r7], -r0, asr #23
    7dec:			; <UNDEFINED> instruction: 0xf0402800
    7df0:	blls	a8adc <__assert_fail@plt+0xa7124>
    7df4:	cfstrsvc	mvf15, [ip], {79}	; 0x4f
    7df8:	ldmdavs	sl, {r5, r9, sl, lr}
    7dfc:	tstmi	r6, r2, lsl #4	; <UNPREDICTABLE>
    7e00:	movwcs	pc, #29186	; 0x7202	; <UNPREDICTABLE>
    7e04:			; <UNDEFINED> instruction: 0x0323ea33
    7e08:	strmi	fp, [fp], -r8, lsr #30
    7e0c:	subsne	r3, r9, #8, 4	; 0x80000000
    7e10:	tstcs	r1, ip, lsl #22	; <UNPREDICTABLE>
    7e14:			; <UNDEFINED> instruction: 0xf7fd9107
    7e18:	stmdavs	r3!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    7e1c:			; <UNDEFINED> instruction: 0xf0002b03
    7e20:			; <UNDEFINED> instruction: 0xf8d88175
    7e24:	stmdavs	r0!, {ip, sp}
    7e28:			; <UNDEFINED> instruction: 0xf10003df
    7e2c:	orrseq	r8, r9, #1073741828	; 0x40000004
    7e30:			; <UNDEFINED> instruction: 0xf8dfd518
    7e34:	strcs	r3, [r4, -r0, lsl #15]
    7e38:			; <UNDEFINED> instruction: 0x21292212
    7e3c:	andlt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    7e40:	ldrbmi	r9, [fp], -r0, lsl #14
    7e44:	bl	fe445e30 <__assert_fail@plt+0xfe444478>
    7e48:			; <UNDEFINED> instruction: 0xf0003001
    7e4c:	smladls	r0, lr, r3, r8
    7e50:	stmdavs	r0!, {r0, r1, r3, r4, r6, r9, sl, lr}
    7e54:			; <UNDEFINED> instruction: 0x21292210
    7e58:	bl	fe1c5e44 <__assert_fail@plt+0xfe1c448c>
    7e5c:			; <UNDEFINED> instruction: 0xf0003001
    7e60:	stmdavs	r0!, {r2, r3, r4, r8, r9, pc}
    7e64:	strcs	sl, [r4, -r8, lsl #22]
    7e68:			; <UNDEFINED> instruction: 0x21292233
    7e6c:			; <UNDEFINED> instruction: 0xf04f9700
    7e70:	movwls	r0, #15361	; 0x3c01
    7e74:	eorgt	pc, r0, sp, asr #17
    7e78:	bl	1dc5e64 <__assert_fail@plt+0x1dc44ac>
    7e7c:	andcc	r9, r1, r3, lsl #22
    7e80:	cmnhi	r7, r0	; <UNPREDICTABLE>
    7e84:	ldrdvc	pc, [r0], -r8
    7e88:			; <UNDEFINED> instruction: 0xf100027a
    7e8c:			; <UNDEFINED> instruction: 0xf4178100
    7e90:			; <UNDEFINED> instruction: 0xf04f1700
    7e94:	eorle	r0, r1, r5, lsl #4
    7e98:			; <UNDEFINED> instruction: 0x171cf8df
    7e9c:	andcs	r4, r0, r9, ror r4
    7ea0:	bl	ff745e8c <__assert_fail@plt+0xff7444d4>
    7ea4:	strmi	r2, [r2], -r0, lsl #2
    7ea8:			; <UNDEFINED> instruction: 0xf7f92002
    7eac:	ldmib	r1, {r3, r5, sl, fp, sp, lr, pc}^
    7eb0:	stcvs	3, cr2, [lr, #80]	; 0x50
    7eb4:	tstmi	r6, #1744830464	; 0x68000000
    7eb8:			; <UNDEFINED> instruction: 0x81a7f000
    7ebc:			; <UNDEFINED> instruction: 0x36d0f8df
    7ec0:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    7ec4:	ldrdvc	pc, [r0], -sl
    7ec8:			; <UNDEFINED> instruction: 0xf47f2f00
    7ecc:	strb	sl, [ip, -r6, lsr #30]
    7ed0:	blcs	61f44 <__assert_fail@plt+0x6058c>
    7ed4:	mcrge	4, 5, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    7ed8:	ldc2	7, cr15, [r8, #1008]!	; 0x3f0
    7edc:			; <UNDEFINED> instruction: 0x16dcf8df
    7ee0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7ee4:	bl	feec5ed0 <__assert_fail@plt+0xfeec4518>
    7ee8:			; <UNDEFINED> instruction: 0xf8df9a04
    7eec:			; <UNDEFINED> instruction: 0x211c36d4
    7ef0:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
    7ef4:	strmi	r9, [r3], r3, lsl #4
    7ef8:	rsbeq	pc, r0, r3, lsl #2
    7efc:	stc2	7, cr15, [ip], {251}	; 0xfb
    7f00:	ldrbmi	r9, [r9], -r3, lsl #20
    7f04:	andcs	r4, r1, r3, lsl #12
    7f08:	ldc	7, cr15, [r8], {249}	; 0xf9
    7f0c:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    7f10:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    7f14:			; <UNDEFINED> instruction: 0xf0402b00
    7f18:			; <UNDEFINED> instruction: 0xf8da8155
    7f1c:			; <UNDEFINED> instruction: 0xf8d83000
    7f20:	blcs	23f28 <__assert_fail@plt+0x22570>
    7f24:	sbcshi	pc, r3, r0
    7f28:			; <UNDEFINED> instruction: 0x169cf8df
    7f2c:	andcs	r2, r0, r5, lsl #4
    7f30:	movweq	pc, #16455	; 0x4047	; <UNPREDICTABLE>
    7f34:			; <UNDEFINED> instruction: 0xf8c84479
    7f38:			; <UNDEFINED> instruction: 0xf7f93000
    7f3c:			; <UNDEFINED> instruction: 0xf8dfeb90
    7f40:	tstcs	ip, ip, lsl #13
    7f44:			; <UNDEFINED> instruction: 0x4605447b
    7f48:	subeq	pc, r4, r3, lsl #2
    7f4c:	blx	ff945f42 <__assert_fail@plt+0xff94458a>
    7f50:	ldrdcc	pc, [r0], -sl
    7f54:	blcs	19764 <__assert_fail@plt+0x17dac>
    7f58:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    7f5c:	andcs	r4, r1, r9, lsr #12
    7f60:	stcl	7, cr15, [ip], #-996	; 0xfffffc1c
    7f64:	andvc	pc, r0, r8, asr #17
    7f68:			; <UNDEFINED> instruction: 0x1664f8df
    7f6c:	andcs	r2, r0, r5, lsl #4
    7f70:			; <UNDEFINED> instruction: 0xf7f94479
    7f74:	blls	c2d4c <__assert_fail@plt+0xc1394>
    7f78:			; <UNDEFINED> instruction: 0x4601681a
    7f7c:			; <UNDEFINED> instruction: 0xf7f92001
    7f80:			; <UNDEFINED> instruction: 0x4620ec5e
    7f84:	blx	19c5f80 <__assert_fail@plt+0x19c45c8>
    7f88:	mrc2	7, 4, pc, cr8, cr12, {7}
    7f8c:			; <UNDEFINED> instruction: 0x0644f8df
    7f90:			; <UNDEFINED> instruction: 0x464a4633
    7f94:			; <UNDEFINED> instruction: 0x46214478
    7f98:	adcvc	pc, r4, r0, lsl #10
    7f9c:	blx	fecc5f9c <__assert_fail@plt+0xfecc45e4>
    7fa0:			; <UNDEFINED> instruction: 0x2634f8df
    7fa4:	andge	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    7fa8:			; <UNDEFINED> instruction: 0xf7f94650
    7fac:			; <UNDEFINED> instruction: 0xf7f9eb94
    7fb0:	ldmdavs	fp!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    7fb4:			; <UNDEFINED> instruction: 0xf8ca2b00
    7fb8:	blle	187fe0 <__assert_fail@plt+0x186628>
    7fbc:			; <UNDEFINED> instruction: 0x361cf8df
    7fc0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7fc4:			; <UNDEFINED> instruction: 0xf47f2b00
    7fc8:			; <UNDEFINED> instruction: 0xf8dfae1c
    7fcc:	andscs	r3, r0, r4, lsl r6
    7fd0:			; <UNDEFINED> instruction: 0x2610f8df
    7fd4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    7fd8:	msreq	SPSR_f, r3, lsl #2
    7fdc:	andne	lr, r0, r3, asr #19
    7fe0:	andsvs	r2, r1, r0, lsl #2
    7fe4:			; <UNDEFINED> instruction: 0xf8dfe60d
    7fe8:	stmiapl	fp!, {r9, sl, ip, sp}^
    7fec:	blcs	22060 <__assert_fail@plt+0x206a8>
    7ff0:			; <UNDEFINED> instruction: 0xf8dfd171
    7ff4:	stmiapl	fp!, {r4, r5, r7, r8, sl, ip, sp}^
    7ff8:	bcs	22068 <__assert_fail@plt+0x206b0>
    7ffc:	andcs	fp, r2, #188, 30	; 0x2f0
    8000:	tstcs	r4, sl, lsl r0
    8004:	tstls	r0, r7, lsl r2
    8008:	stmdavs	r0!, {r0, r3, r5, r8, sp}
    800c:	b	feb45ff8 <__assert_fail@plt+0xfeb44640>
    8010:			; <UNDEFINED> instruction: 0xf47f3001
    8014:			; <UNDEFINED> instruction: 0xf7f9aeb9
    8018:			; <UNDEFINED> instruction: 0xf8dfebd2
    801c:	ldrbtmi	r2, [sl], #-1488	; 0xfffffa30
    8020:	andcs	r6, r2, r1, lsl #16
    8024:	bl	1ac6010 <__assert_fail@plt+0x1ac4658>
    8028:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    802c:	stmdavs	r0!, {r2, r3, r4, r9, sp}
    8030:	hvccc	17481	; 0x4449
    8034:	bl	ffa46020 <__assert_fail@plt+0xffa44668>
    8038:			; <UNDEFINED> instruction: 0xf47f3001
    803c:			; <UNDEFINED> instruction: 0xf7f9aeae
    8040:			; <UNDEFINED> instruction: 0xf8dfebbe
    8044:	ldrbtmi	r2, [sl], #-1456	; 0xfffffa50
    8048:	andcs	r6, r2, r1, lsl #16
    804c:	bl	15c6038 <__assert_fail@plt+0x15c4680>
    8050:	andcs	sl, r4, #8, 22	; 0x2000
    8054:	andls	r2, r0, #1073741834	; 0x4000000a
    8058:	smladcs	r0, r3, r2, r2
    805c:			; <UNDEFINED> instruction: 0xf7f99708
    8060:	andcc	lr, r1, r4, lsl #21
    8064:			; <UNDEFINED> instruction: 0xf8d8bf1c
    8068:	stmdavs	r0!, {ip, sp}
    806c:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {3}
    8070:	bl	fe94605c <__assert_fail@plt+0xfe9446a4>
    8074:	strne	pc, [r0, #2271]	; 0x8df
    8078:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    807c:	ldrtmi	r6, [r8], -r4, lsl #16
    8080:	b	ffb4606c <__assert_fail@plt+0xffb446b4>
    8084:	strmi	r4, [r2], -r1, lsr #12
    8088:			; <UNDEFINED> instruction: 0xf7f92002
    808c:			; <UNDEFINED> instruction: 0xf8dfeb38
    8090:	strcs	r3, [r4, -ip, ror #10]
    8094:	subcs	r6, r3, #32, 16	; 0x200000
    8098:	stmiapl	fp!, {r0, r3, r5, r8, sp}^
    809c:			; <UNDEFINED> instruction: 0xf7f99700
    80a0:	andcc	lr, r1, r4, ror #20
    80a4:	andhi	pc, sp, #0
    80a8:	ldrdvc	pc, [r0], -r8
    80ac:			; <UNDEFINED> instruction: 0xf8dfe6ef
    80b0:	blge	1915f8 <__assert_fail@plt+0x18fc40>
    80b4:	strbmi	r4, [r8], -r1, asr #12
    80b8:			; <UNDEFINED> instruction: 0xf7f9447a
    80bc:			; <UNDEFINED> instruction: 0x4606ec3c
    80c0:			; <UNDEFINED> instruction: 0xf0402800
    80c4:			; <UNDEFINED> instruction: 0xf8dd8206
    80c8:			; <UNDEFINED> instruction: 0x46c68018
    80cc:	ldrteq	lr, [fp], #-1458	; 0xfffffa4e
    80d0:	svcge	0x004af57f
    80d4:			; <UNDEFINED> instruction: 0xf8dfe728
    80d8:	stmiapl	lr!, {r2, r3, r5, r8, sl, ip, sp}^
    80dc:			; <UNDEFINED> instruction: 0xf5b36833
    80e0:			; <UNDEFINED> instruction: 0xf2c07f7a
    80e4:			; <UNDEFINED> instruction: 0xf8df81e2
    80e8:	stmiapl	fp!, {r2, r3, r4, r5, r7, sl, ip, sp}^
    80ec:	bcs	a215c <__assert_fail@plt+0xa07a4>
    80f0:	tsteq	r2, pc, ror #20
    80f4:	bicsvc	lr, r1, pc, asr #20
    80f8:	tstcs	r0, r8, lsl #30
    80fc:			; <UNDEFINED> instruction: 0xf43f2900
    8100:			; <UNDEFINED> instruction: 0xf8dfaf7c
    8104:	andcs	r1, r5, #4, 10	; 0x1000000
    8108:	uxtab16	r4, r8, r9, ror #8
    810c:	andlt	pc, r0, sp, asr #17
    8110:	stmdavs	r0!, {r3, r8, r9, fp, sp, pc}
    8114:	mvnscs	r2, r7, lsl #4
    8118:	stceq	0, cr15, [r2], {79}	; 0x4f
    811c:	eorgt	pc, r0, sp, asr #17
    8120:	b	8c610c <__assert_fail@plt+0x8c4754>
    8124:	blle	17d212c <__assert_fail@plt+0x17d0774>
    8128:	eorcs	sl, r0, #9216	; 0x2400
    812c:			; <UNDEFINED> instruction: 0x461821ff
    8130:	bl	1c4611c <__assert_fail@plt+0x1c44764>
    8134:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    8138:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    813c:	eorcs	r4, r0, r3, lsl #12
    8140:	stmdavs	pc, {ip, pc}^	; <UNPREDICTABLE>
    8144:	stmdavs	r0!, {r1, r3, r4, r5, r8, sp}
    8148:	svclt	0x00ac2f00
    814c:	strpl	pc, [r0, pc, ror #8]
    8150:	streq	pc, [r2, -pc, rrx]
    8154:			; <UNDEFINED> instruction: 0xf7f9970d
    8158:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
    815c:	mcrge	6, 3, pc, cr1, cr15, {5}	; <UNPREDICTABLE>
    8160:	bl	b4614c <__assert_fail@plt+0xb44794>
    8164:	strtcs	pc, [r8], #2271	; 0x8df
    8168:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    816c:			; <UNDEFINED> instruction: 0xf7f92002
    8170:	strls	lr, [r0, -r6, asr #21]
    8174:	stmdavs	r0!, {r3, r9, sp}
    8178:			; <UNDEFINED> instruction: 0xf7f92129
    817c:	strdcc	lr, [r1], -r6
    8180:	mcrge	4, 4, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    8184:	bl	6c6170 <__assert_fail@plt+0x6c47b8>
    8188:	strne	pc, [r8], #2271	; 0x8df
    818c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8190:	andcs	r6, r0, r4, lsl #16
    8194:			; <UNDEFINED> instruction: 0xf893e774
    8198:			; <UNDEFINED> instruction: 0xf003304d
    819c:	blcs	88de0 <__assert_fail@plt+0x87428>
    81a0:	cfstrdge	mvd15, [r3, #508]	; 0x1fc
    81a4:			; <UNDEFINED> instruction: 0xf7f94638
    81a8:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    81ac:	msrhi	SPSR_fx, r0
    81b0:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    81b4:	ldrdvc	pc, [r0], -sl
    81b8:	ldrbvs	r4, [r8, #1147]	; 0x47b
    81bc:			; <UNDEFINED> instruction: 0xf43f2f00
    81c0:	ldr	sl, [r2, #3540]!	; 0xdd4
    81c4:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    81c8:	andcs	r4, r5, #56, 12	; 0x3800000
    81cc:			; <UNDEFINED> instruction: 0xf7f94479
    81d0:	stmdavs	sl!, {r1, r2, r6, r9, fp, sp, lr, pc}
    81d4:			; <UNDEFINED> instruction: 0x4601ba12
    81d8:			; <UNDEFINED> instruction: 0xf7f92001
    81dc:			; <UNDEFINED> instruction: 0xe69ceb30
    81e0:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    81e4:	sxtah	r4, r9, fp, ror #8
    81e8:	b	ffa461d4 <__assert_fail@plt+0xffa4481c>
    81ec:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    81f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    81f4:	ldrdlt	pc, [r0], -r0
    81f8:			; <UNDEFINED> instruction: 0xf7f94638
    81fc:			; <UNDEFINED> instruction: 0x4659ea30
    8200:	ldrtmi	r4, [r8], -r2, lsl #12
    8204:	b	1ec61f0 <__assert_fail@plt+0x1ec4838>
    8208:	ldrtmi	lr, [r2], -lr, lsl #15
    820c:	andcs	r2, sl, r2, lsl #2
    8210:	bl	fe7461fc <__assert_fail@plt+0xfe744844>
    8214:	vmull.p8	<illegal reg q8.5>, d0, d7
    8218:	blmi	ff768840 <__assert_fail@plt+0xff766e88>
    821c:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    8220:	ldrdls	pc, [r0], -sl
    8224:	svceq	0x0000f1b9
    8228:			; <UNDEFINED> instruction: 0x4648d05d
    822c:	bl	fe6c6218 <__assert_fail@plt+0xfe6c4860>
    8230:			; <UNDEFINED> instruction: 0xf0002800
    8234:			; <UNDEFINED> instruction: 0xf8df8167
    8238:	vcge.s8	q14, q14, q8
    823c:	blge	248a40 <__assert_fail@plt+0x247088>
    8240:	ldrbtmi	r9, [ip], #1545	; 0x609
    8244:			; <UNDEFINED> instruction: 0xf8dc605e
    8248:	addsvs	r2, lr, r4, lsl #1
    824c:	vhadd.s8	d20, d8, d10
    8250:	addmi	r0, sl, #-2147483585	; 0x8000003f
    8254:	ldrdls	r6, [sp], -lr
    8258:	rschi	pc, pc, r0
    825c:	umullcs	pc, r4, ip, r8	; <UNPREDICTABLE>
    8260:			; <UNDEFINED> instruction: 0xf0002aff
    8264:	smlattcs	r1, r3, r0, r8
    8268:	movwls	r2, #8205	; 0x200d
    826c:			; <UNDEFINED> instruction: 0xf7fc2614
    8270:	blls	c75a4 <__assert_fail@plt+0xc5bec>
    8274:			; <UNDEFINED> instruction: 0x21292232
    8278:			; <UNDEFINED> instruction: 0x96004638
    827c:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8280:	andcc	r9, r1, r2, lsl #22
    8284:	teqhi	r6, r0	; <UNPREDICTABLE>
    8288:	eorscs	r9, r2, #0, 12
    828c:			; <UNDEFINED> instruction: 0x21296820
    8290:	stmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8294:			; <UNDEFINED> instruction: 0xf0003001
    8298:			; <UNDEFINED> instruction: 0xf8da812d
    829c:	ldrmi	r3, [r8], -r0
    82a0:			; <UNDEFINED> instruction: 0xf7f99302
    82a4:	blls	c2c7c <__assert_fail@plt+0xc12c4>
    82a8:	tstcs	r1, r9, lsl r2
    82ac:	andls	r3, r0, r1
    82b0:			; <UNDEFINED> instruction: 0xf7f94638
    82b4:	andcc	lr, r1, sl, asr r9
    82b8:	teqhi	pc, r0	; <UNPREDICTABLE>
    82bc:	ldrdcc	pc, [r0], -sl
    82c0:	movwls	r4, #9752	; 0x2618
    82c4:	b	18c62b0 <__assert_fail@plt+0x18c48f8>
    82c8:	andscs	r9, r9, #2048	; 0x800
    82cc:	andcc	r2, r1, r1, lsl #2
    82d0:	stmdavs	r0!, {ip, pc}
    82d4:	stmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82d8:			; <UNDEFINED> instruction: 0xf0003001
    82dc:	tstcs	r0, lr, lsr #2
    82e0:			; <UNDEFINED> instruction: 0xf7fc200d
    82e4:	bmi	ff487530 <__assert_fail@plt+0xff485b78>
    82e8:	mvnseq	pc, #76, 4	; 0xc0000004
    82ec:	mvnseq	pc, r8, asr #4
    82f0:			; <UNDEFINED> instruction: 0xf8d2447a
    82f4:	andmi	r0, r3, r4, lsl #1
    82f8:	andle	r4, r9, fp, lsl #5
    82fc:	umullcc	pc, r4, r2, r8	; <UNPREDICTABLE>
    8300:			; <UNDEFINED> instruction: 0xf0002bff
    8304:	blmi	ff2a8538 <__assert_fail@plt+0xff2a6b80>
    8308:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
    830c:	rsbscs	pc, ip, r3, lsr #17
    8310:	andscs	r4, ip, #200, 22	; 0x32000
    8314:	vst1.8	{d20-d22}, [pc :256], r8
    8318:	ldrbtmi	r7, [fp], #-1666	; 0xfffff97e
    831c:	cmneq	ip, r3, lsl #2	; <UNPREDICTABLE>
    8320:	rsbsvs	pc, lr, r3, lsr #17
    8324:	bl	f46310 <__assert_fail@plt+0xf44958>
    8328:	strmi	r1, [r6], -r2, asr #24
    832c:			; <UNDEFINED> instruction: 0xf7f9d11c
    8330:	stmdavs	r1, {r1, r2, r6, r9, fp, sp, lr, pc}
    8334:	svclt	0x00182965
    8338:			; <UNDEFINED> instruction: 0xf0402971
    833c:			; <UNDEFINED> instruction: 0xf8d8810a
    8340:	blcs	143b8 <__assert_fail@plt+0x12a00>
    8344:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    8348:			; <UNDEFINED> instruction: 0xf7f94638
    834c:	bmi	feec2fe4 <__assert_fail@plt+0xfeec162c>
    8350:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
    8354:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8358:	subsmi	r9, sl, r1, lsl fp
    835c:	rscshi	pc, r7, r0, asr #32
    8360:	andslt	r4, r3, r0, lsr r6
    8364:	svchi	0x00f0e8bd
    8368:	bge	1dbe40 <__assert_fail@plt+0x1da488>
    836c:	tstcs	ip, #56, 12	; 0x3800000
    8370:	movwls	r4, #29822	; 0x747e
    8374:	cmpeq	r4, r6, lsl #2	; <UNPREDICTABLE>
    8378:	b	ff146364 <__assert_fail@plt+0xff1449ac>
    837c:			; <UNDEFINED> instruction: 0xf0003001
    8380:	ldrtmi	r8, [r8], -ip, asr #1
    8384:			; <UNDEFINED> instruction: 0xf8a62300
    8388:			; <UNDEFINED> instruction: 0xf7f93046
    838c:			; <UNDEFINED> instruction: 0xf8daeb04
    8390:	blcs	14398 <__assert_fail@plt+0x129e0>
    8394:	cfstrdge	mvd15, [r9], #252	; 0xfc
    8398:			; <UNDEFINED> instruction: 0xf7f9a808
    839c:	stmdacs	r0, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    83a0:	adcshi	pc, r3, r0, asr #32
    83a4:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    83a8:			; <UNDEFINED> instruction: 0xf1b84647
    83ac:	suble	r0, r9, r0, lsl #30
    83b0:	ldmib	r6, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
    83b4:			; <UNDEFINED> instruction: 0xf8cd3913
    83b8:	andls	r8, r2, #20
    83bc:			; <UNDEFINED> instruction: 0x46986db2
    83c0:	ldrdlt	pc, [r0], -sl
    83c4:	and	r9, r2, r3, lsl #4
    83c8:	svccs	0x0000683f
    83cc:	ldmdavs	r8!, {r1, r3, r4, r5, ip, lr, pc}^
    83d0:	rscsle	r2, r9, r0, lsl #16
    83d4:	mcrcs	8, 0, r6, cr0, cr14, {7}
    83d8:	ldmdahi	r3!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
    83dc:	mvnsle	r2, sl, lsl #22
    83e0:			; <UNDEFINED> instruction: 0xf7f94659
    83e4:	stmdacs	r0, {r4, r5, r7, fp, sp, lr, pc}
    83e8:	ldmvs	r3!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    83ec:	mvnle	r4, r3, asr #10
    83f0:	strbmi	r6, [fp, #-2291]	; 0xfffff70d
    83f4:	ldmdbvs	r3!, {r3, r5, r6, r7, r8, ip, lr, pc}
    83f8:	addsmi	r9, r3, #8192	; 0x2000
    83fc:	ldmdbvs	r3!, {r2, r5, r6, r7, r8, ip, lr, pc}^
    8400:	addsmi	r9, r3, #12288	; 0x3000
    8404:			; <UNDEFINED> instruction: 0xf8ddd1e0
    8408:			; <UNDEFINED> instruction: 0x46408014
    840c:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8410:	ldrdvc	pc, [r0], -sl
    8414:			; <UNDEFINED> instruction: 0xf43f2f00
    8418:	str	sl, [r6], #3240	; 0xca8
    841c:	umullcc	pc, r5, r2, r8	; <UNPREDICTABLE>
    8420:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    8424:			; <UNDEFINED> instruction: 0xf47f2b02
    8428:	ldrb	sl, [r1, -lr, ror #30]!
    842c:	umullcs	pc, r5, ip, r8	; <UNPREDICTABLE>
    8430:	andeq	pc, pc, #2
    8434:			; <UNDEFINED> instruction: 0xf47f2a02
    8438:	bmi	fe074098 <__assert_fail@plt+0xfe0726e0>
    843c:			; <UNDEFINED> instruction: 0xf8c2447a
    8440:			; <UNDEFINED> instruction: 0xe7100094
    8444:	andcs	r4, r5, #2080768	; 0x1fc000
    8448:	ldrbtmi	r2, [r9], #-0
    844c:	stmdb	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8450:			; <UNDEFINED> instruction: 0xf8da2100
    8454:	strmi	r3, [r2], -r0
    8458:			; <UNDEFINED> instruction: 0xf7f94608
    845c:			; <UNDEFINED> instruction: 0xf8dde950
    8460:	ldrb	r8, [r2, r0, lsr #32]
    8464:	stmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8468:	ldrbtmi	r4, [sl], #-2679	; 0xfffff589
    846c:	andcs	r6, r2, r1, lsl #16
    8470:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8474:	stmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8478:	andcs	r4, r5, #116, 18	; 0x1d0000
    847c:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    8480:	ldrb	r4, [sp, #1608]!	; 0x648
    8484:			; <UNDEFINED> instruction: 0xf7ff4638
    8488:			; <UNDEFINED> instruction: 0xf7f9f9d1
    848c:	ldmdbmi	r0!, {r3, r4, r7, r8, fp, sp, lr, pc}^
    8490:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8494:	andcs	r6, r0, r4, lsl #16
    8498:			; <UNDEFINED> instruction: 0xf7f9e5f2
    849c:	stmdbmi	sp!, {r4, r7, r8, fp, sp, lr, pc}^
    84a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    84a4:	andcs	r6, r0, r4, lsl #16
    84a8:	stmdbmi	fp!, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    84ac:	andcs	r2, r0, r5, lsl #4
    84b0:			; <UNDEFINED> instruction: 0xf7f94479
    84b4:	ldmdavs	r3!, {r2, r4, r6, r7, fp, sp, lr, pc}
    84b8:	strmi	r2, [r2], -r0, lsl #2
    84bc:			; <UNDEFINED> instruction: 0xf7f92002
    84c0:			; <UNDEFINED> instruction: 0xf7f9e91e
    84c4:	stmdbmi	r5!, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    84c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    84cc:	andcs	r6, r0, r4, lsl #16
    84d0:	stmdbmi	r3!, {r1, r2, r4, r6, r7, r8, sl, sp, lr, pc}^
    84d4:	strbmi	r2, [r0], -r5, lsl #4
    84d8:			; <UNDEFINED> instruction: 0xf7f94479
    84dc:	andls	lr, r2, r0, asr #17
    84e0:			; <UNDEFINED> instruction: 0xf7f94630
    84e4:	bls	c26d4 <__assert_fail@plt+0xc0d1c>
    84e8:	strbmi	r4, [r1], -fp, asr #12
    84ec:	andcs	r9, r2, r0
    84f0:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84f4:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84f8:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
    84fc:	andcs	r6, r2, r1, lsl #16
    8500:	ldm	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8504:			; <UNDEFINED> instruction: 0xf7ff4648
    8508:			; <UNDEFINED> instruction: 0xf7f9f991
    850c:	bmi	15c2a74 <__assert_fail@plt+0x15c10bc>
    8510:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    8514:			; <UNDEFINED> instruction: 0xf7f92002
    8518:			; <UNDEFINED> instruction: 0xf7f9e8f2
    851c:	bmi	1502a64 <__assert_fail@plt+0x15010ac>
    8520:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    8524:			; <UNDEFINED> instruction: 0xf7f92002
    8528:			; <UNDEFINED> instruction: 0xf7f9e8ea
    852c:	bmi	1442a54 <__assert_fail@plt+0x144109c>
    8530:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    8534:			; <UNDEFINED> instruction: 0xf7f92002
    8538:			; <UNDEFINED> instruction: 0xf7f9e8e2
    853c:	bmi	1382a44 <__assert_fail@plt+0x138108c>
    8540:	ldrdcc	pc, [r0], -sl
    8544:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    8548:			; <UNDEFINED> instruction: 0xf7f92002
    854c:			; <UNDEFINED> instruction: 0xf7f9e8d8
    8550:	bmi	12827a0 <__assert_fail@plt+0x1280de8>
    8554:	ldrbtmi	r2, [sl], #-2
    8558:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    855c:			; <UNDEFINED> instruction: 0x000144be
    8560:	andeq	r4, r1, r4, lsr #3
    8564:	andeq	r0, r0, r0, asr #3
    8568:	andeq	r4, r1, r8, lsl #3
    856c:	andeq	r4, r1, r4, lsl #9
    8570:	andeq	r0, r0, r0, asr r2
    8574:	andeq	r5, r1, lr, lsr #14
    8578:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    857c:	andeq	r5, r1, r4, ror #13
    8580:	andeq	r3, r0, ip, ror r2
    8584:	muleq	r1, r6, r6
    8588:	andeq	r0, r0, r4, lsr #4
    858c:	andeq	r4, r1, lr, lsr #7
    8590:	andeq	r0, r0, r0, lsr #3
    8594:	andeq	r4, r1, sl, ror r3
    8598:	andeq	r5, r1, sl, lsr r6
    859c:	ldrdeq	r5, [r1], -r8
    85a0:	andeq	r5, r1, r2, lsl #12
    85a4:	andeq	r0, r0, r0, asr #4
    85a8:	andeq	r0, r0, ip, ror #4
    85ac:	andeq	r4, r1, ip, ror #5
    85b0:	andeq	r0, r0, r8, asr #3
    85b4:	andeq	r0, r0, r0, lsr #4
    85b8:	andeq	r3, r0, r4, lsl #5
    85bc:	andeq	r3, r0, lr, asr r2
    85c0:	andeq	r5, r1, lr, ror r4
    85c4:	andeq	r0, r0, r4, asr r2
    85c8:			; <UNDEFINED> instruction: 0x000016b0
    85cc:	andeq	r4, r1, r4, asr r1
    85d0:	strdeq	r3, [r0], -r0
    85d4:	andeq	r4, r1, r4, ror #2
    85d8:	andeq	r0, r0, r4, ror #4
    85dc:			; <UNDEFINED> instruction: 0x000153b0
    85e0:	muleq	r1, ip, r3
    85e4:	andeq	r4, r1, r2, asr #1
    85e8:	andeq	r0, r0, r8, lsl #4
    85ec:	andeq	r2, r0, sl, ror #31
    85f0:	andeq	r4, r1, r8, rrx
    85f4:	ldrdeq	r2, [r0], -r6
    85f8:	andeq	r3, r0, r6, lsl r0
    85fc:	andeq	r0, r0, ip, lsr #4
    8600:	andeq	r3, r0, r4, asr r1
    8604:	andeq	r0, r0, r0, ror r2
    8608:	ldrdeq	r2, [r0], -ip
    860c:	andeq	r3, r1, lr, asr pc
    8610:	andeq	r2, r0, ip, lsl #30
    8614:	andeq	r2, r0, r2, ror #30
    8618:	andeq	r3, r1, r0, ror #29
    861c:	andeq	r2, r0, r4, lsl #31
    8620:	muleq	r0, ip, fp
    8624:	andeq	r2, r0, lr, asr #28
    8628:	andeq	r5, r1, lr, lsr #2
    862c:	andeq	r5, r1, r0, lsl #1
    8630:	andeq	r5, r1, r6, rrx
    8634:	andeq	r5, r1, r6, asr r0
    8638:	andeq	r3, r1, r2, lsr sl
    863c:	andeq	r3, r1, r8, lsr #26
    8640:	andeq	r4, r1, r4, lsr pc
    8644:	andeq	r1, r0, r2, asr #3
    8648:	andeq	r2, r0, r6, asr #23
    864c:	andeq	r1, r0, ip, lsr r1
    8650:	andeq	r2, r0, r2, lsr #24
    8654:	andeq	r2, r0, r2, lsr ip
    8658:	andeq	r2, r0, r8, lsl #22
    865c:	andeq	r2, r0, lr, lsr ip
    8660:	andeq	r0, r0, r8, lsl #27
    8664:	andeq	r2, r0, r6, ror sl
    8668:	muleq	r0, ip, sl
    866c:	andeq	r0, r0, r8, asr #29
    8670:	muleq	r0, r4, sp
    8674:	andeq	r2, r0, r8, asr #20
    8678:	andeq	r0, r0, sl, lsl #29
    867c:	addcs	fp, r0, #16, 10	; 0x4000000
    8680:	blmi	39b6bc <__assert_fail@plt+0x399d04>
    8684:	andvs	r4, r2, ip, ror r4
    8688:	stmiapl	r3!, {r0, r2, r3, r8, fp, lr}^
    868c:	ldmdavs	fp, {r0, r2, r3, r9, fp, lr}
    8690:	blt	16d529c <__assert_fail@plt+0x16d38e4>
    8694:	stmdapl	r3!, {r0, r1, r6, r7, pc}^
    8698:	addhi	r6, r3, fp, lsl r8
    869c:	ldmdavs	fp, {r0, r1, r5, r7, fp, ip, lr}
    86a0:	blmi	276b34 <__assert_fail@plt+0x27517c>
    86a4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    86a8:	ldclt	0, cr3, [r0, #-32]	; 0xffffffe0
    86ac:	andcc	r2, r8, r0, lsl #2
    86b0:	ldmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86b4:	svclt	0x0000e7f5
    86b8:	andeq	r3, r1, r0, lsl #14
    86bc:	strdeq	r0, [r0], -r8
    86c0:	andeq	r0, r0, r8, asr #4
    86c4:	andeq	r0, r0, r8, asr #3
    86c8:	andeq	r0, r0, ip, ror #4
    86cc:	orrcs	r4, fp, r4, lsl fp
    86d0:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    86d4:	strcs	fp, [r0, #-1392]	; 0xfffffa90
    86d8:	tstcs	r1, r1
    86dc:	strmi	r8, [r4], -r5, asr #32
    86e0:	bmi	45e960 <__assert_fail@plt+0x45cfa8>
    86e4:	ldmpl	fp, {r0, r2, r4, r5, sp, lr}
    86e8:	strmi	r6, [fp], #-2075	; 0xfffff7e5
    86ec:			; <UNDEFINED> instruction: 0xf820ba5b
    86f0:			; <UNDEFINED> instruction: 0xf7fe3f08
    86f4:	blmi	387df0 <__assert_fail@plt+0x386438>
    86f8:			; <UNDEFINED> instruction: 0xf104490d
    86fc:	ldrbtmi	r0, [fp], #-16
    8700:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    8704:	ldmib	r1, {r1, r5, r6, ip, sp, lr}^
    8708:	ldmdavs	fp, {r0, r9, ip, lr}^
    870c:	blt	16e2738 <__assert_fail@plt+0x16e0d80>
    8710:	adchi	r8, r3, r2, ror #1
    8714:			; <UNDEFINED> instruction: 0xf7f8462a
    8718:			; <UNDEFINED> instruction: 0xf105ef78
    871c:	ldcllt	0, cr0, [r0, #-64]!	; 0xffffffc0
    8720:			; <UNDEFINED> instruction: 0x000136b2
    8724:	andeq	r0, r0, ip, ror #4
    8728:	strdeq	r0, [r0], -r8
    872c:	muleq	r1, sl, r9
    8730:	andeq	r4, r1, r0, ror ip
    8734:	strdlt	fp, [sp], r0
    8738:			; <UNDEFINED> instruction: 0x460d4c37
    873c:			; <UNDEFINED> instruction: 0x46114b37
    8740:	mrcmi	4, 1, r4, cr7, cr12, {3}
    8744:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    8748:	stmiapl	r3!, {r0, r1, r2, r9, sl, lr}^
    874c:	bmi	d9994c <__assert_fail@plt+0xd97f94>
    8750:	ldmdavs	fp, {r0, sl, sp}
    8754:			; <UNDEFINED> instruction: 0xf04f930b
    8758:	blmi	d09360 <__assert_fail@plt+0xd079a8>
    875c:			; <UNDEFINED> instruction: 0xf856447a
    8760:	ldmpl	r3!, {r2, r3}^
    8764:	ldrd	pc, [r4], -r2
    8768:			; <UNDEFINED> instruction: 0xf1be681b
    876c:	strtmi	r0, [r3], #-3840	; 0xfffff100
    8770:	mcrrne	3, 12, pc, sl, cr3	; <UNPREDICTABLE>
    8774:	tsteq	pc, #3	; <UNPREDICTABLE>
    8778:	vpmax.u8	d15, d3, d4
    877c:	eorcs	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    8780:	andeq	lr, r3, #139264	; 0x22000
    8784:	eorcs	pc, ip, r0, asr #16
    8788:	blle	f9a030 <__assert_fail@plt+0xf98678>
    878c:			; <UNDEFINED> instruction: 0xff9ef7ff
    8790:	blmi	9d9fa8 <__assert_fail@plt+0x9d85f0>
    8794:	ldrbtmi	r4, [r9], #-2343	; 0xfffff6d9
    8798:			; <UNDEFINED> instruction: 0xf8d158f6
    879c:	ldmdavs	r3!, {r2, r3, r4, r7, lr, pc}
    87a0:	svceq	0x0000f1bc
    87a4:	cmncc	r0, r7, lsl r1
    87a8:	andscs	r9, ip, #0, 2
    87ac:			; <UNDEFINED> instruction: 0x46296838
    87b0:	strtmi	r9, [r2], -r1, lsl #4
    87b4:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    87b8:	movwcs	r4, #2591	; 0xa1f
    87bc:	addmi	r6, r4, #51	; 0x33
    87c0:	andcs	fp, r0, r8, lsl #30
    87c4:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    87c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    87cc:	subsmi	r9, sl, fp, lsl #22
    87d0:	andlt	sp, sp, pc, lsl r1
    87d4:			; <UNDEFINED> instruction: 0xf8dfbdf0
    87d8:	ldrmi	lr, [sl], -r4, rrx
    87dc:			; <UNDEFINED> instruction: 0xf1016838
    87e0:	stmdbge	r4, {r5, r6, r8, r9}
    87e4:			; <UNDEFINED> instruction: 0x271c44fe
    87e8:	strls	r9, [r2, #-772]	; 0xfffffcfc
    87ec:	strcs	sl, [r0, #-2818]	; 0xfffff4fe
    87f0:	strls	r9, [sl, #-1027]	; 0xfffffbfd
    87f4:			; <UNDEFINED> instruction: 0xf8cd2501
    87f8:			; <UNDEFINED> instruction: 0xf8cdc024
    87fc:	strls	lr, [r5, -r0, lsr #32]
    8800:	strcc	lr, [r6, #-2509]	; 0xfffff633
    8804:	svc	0x0012f7f8
    8808:			; <UNDEFINED> instruction: 0xf7ffe7d6
    880c:			; <UNDEFINED> instruction: 0x4604ff37
    8810:			; <UNDEFINED> instruction: 0xf7f8e7bf
    8814:	svclt	0x0000ef30
    8818:	andeq	r3, r1, r4, asr #12
    881c:	andeq	r0, r0, r0, asr #3
    8820:	andeq	r3, r1, r8, lsr r6
    8824:			; <UNDEFINED> instruction: 0x000001b8
    8828:	andeq	r3, r1, ip, lsr r9
    882c:	strdeq	r0, [r0], -r8
    8830:	ldrdeq	r0, [r0], -ip
    8834:	ldrdeq	r4, [r1], -sl
    8838:			; <UNDEFINED> instruction: 0x000135be
    883c:	andeq	r4, r1, ip, lsr #24
    8840:			; <UNDEFINED> instruction: 0x4604b570
    8844:	svc	0x0052f7f8
    8848:	strtmi	r4, [r0], -r6, lsl #12
    884c:	mcr	7, 6, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    8850:	strtmi	r4, [r0], -r5, lsl #12
    8854:	ldmda	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8858:	ldmdblt	r5, {r2, r9, sl, lr}^
    885c:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    8860:	svc	0x00acf7f8
    8864:	stccc	8, cr6, [r9], {4}
    8868:			; <UNDEFINED> instruction: 0xf04fbf18
    886c:			; <UNDEFINED> instruction: 0x462034ff
    8870:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    8874:	svc	0x00a2f7f8
    8878:	blcs	82288c <__assert_fail@plt+0x820ed4>
    887c:	andvs	sp, r4, r3
    8880:	ldrbtcc	pc, [pc], #79	; 8888 <__assert_fail@plt+0x6ed0>	; <UNPREDICTABLE>
    8884:			; <UNDEFINED> instruction: 0xf04fe7f3
    8888:	udf	#847	; 0x34f
    888c:	cfldr32mi	mvfx11, [r1], {16}
    8890:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    8894:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    8898:			; <UNDEFINED> instruction: 0xffd2f7ff
    889c:			; <UNDEFINED> instruction: 0xf7f8b120
    88a0:	stmdavs	r1, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    88a4:	tstle	r6, r0, lsr #18
    88a8:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
    88ac:			; <UNDEFINED> instruction: 0xf7ff6818
    88b0:	ldmdblt	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    88b4:	teqlt	r9, r0, lsl sp
    88b8:	andcs	r4, r0, r9, lsl #20
    88bc:			; <UNDEFINED> instruction: 0xf7f8447a
    88c0:	andcs	lr, r1, lr, lsl pc
    88c4:	mrc	7, 4, APSR_nzcv, cr10, cr8, {7}
    88c8:	strmi	r4, [r8], -r6, lsl #20
    88cc:			; <UNDEFINED> instruction: 0xf7f8447a
    88d0:			; <UNDEFINED> instruction: 0xe7f6ef16
    88d4:	strdeq	r3, [r1], -r2
    88d8:	andeq	r0, r0, r8, lsr #4
    88dc:	ldrdeq	r0, [r0], -r8
    88e0:	andeq	r2, r0, r0, ror r9
    88e4:	andeq	r2, r0, r0, ror #18
    88e8:	mvnsmi	lr, #737280	; 0xb4000
    88ec:	bmi	99a14c <__assert_fail@plt+0x998794>
    88f0:	blmi	99a174 <__assert_fail@plt+0x9987bc>
    88f4:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    88f8:	strmi	r4, [r8], r4, lsl #12
    88fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8900:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8904:			; <UNDEFINED> instruction: 0xf04f9305
    8908:			; <UNDEFINED> instruction: 0xf8cd0300
    890c:			; <UNDEFINED> instruction: 0xf7f89010
    8910:	qsaxmi	lr, r1, r6
    8914:	andls	pc, r0, r0, asr #17
    8918:	stmdavc	r1!, {r2, r3, r4, r8, r9, ip, sp, pc}
    891c:	stmdbge	r4, {r0, r3, r8, r9, ip, sp, pc}
    8920:	andcs	r4, sl, #5242880	; 0x500000
    8924:			; <UNDEFINED> instruction: 0xf7f84620
    8928:	stmdavs	r9!, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
    892c:	blls	137058 <__assert_fail@plt+0x1356a0>
    8930:	andsle	r4, r6, r3, lsr #5
    8934:	ldmdavc	fp, {r0, r1, r3, r8, ip, sp, pc}
    8938:	adcsmi	fp, r8, #2539520	; 0x26c000
    893c:	movwcs	fp, #4052	; 0xfd4
    8940:	adcsmi	r2, r0, #67108864	; 0x4000000
    8944:			; <UNDEFINED> instruction: 0xf043bfb8
    8948:	ldmiblt	fp, {r0, r8, r9}
    894c:	blmi	3db194 <__assert_fail@plt+0x3d97dc>
    8950:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8954:	blls	1629c4 <__assert_fail@plt+0x16100c>
    8958:	qaddle	r4, sl, r9
    895c:	pop	{r0, r1, r2, ip, sp, pc}
    8960:	bmi	329928 <__assert_fail@plt+0x327f70>
    8964:	andcs	r4, r1, r3, asr #12
    8968:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    896c:	mcr	7, 6, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    8970:	mcr	7, 4, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    8974:	strbmi	r4, [r3], -r8, lsl #20
    8978:	andcs	r2, r1, r0, lsl #2
    897c:	smlsdxls	r2, sl, r4, r4
    8980:	strls	r9, [r0], #-1537	; 0xfffff9ff
    8984:	mrc	7, 5, APSR_nzcv, cr10, cr8, {7}
    8988:	andeq	r3, r1, lr, lsl #9
    898c:	andeq	r0, r0, r0, asr #3
    8990:	andeq	r3, r1, r4, lsr r4
    8994:	strdeq	r2, [r0], -sl
    8998:			; <UNDEFINED> instruction: 0x000028bc
    899c:	andeq	r0, r0, r0
    89a0:			; <UNDEFINED> instruction: 0xf0002900
    89a4:	b	fe028ea4 <__assert_fail@plt+0xfe0274ec>
    89a8:	svclt	0x00480c01
    89ac:	cdpne	2, 4, cr4, cr10, cr9, {2}
    89b0:	tsthi	pc, r0	; <UNPREDICTABLE>
    89b4:	svclt	0x00480003
    89b8:	addmi	r4, fp, #805306372	; 0x30000004
    89bc:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    89c0:			; <UNDEFINED> instruction: 0xf0004211
    89c4:	blx	fece8e58 <__assert_fail@plt+0xfece74a0>
    89c8:	blx	fec853dc <__assert_fail@plt+0xfec83a24>
    89cc:	bl	fe844bd8 <__assert_fail@plt+0xfe843220>
    89d0:			; <UNDEFINED> instruction: 0xf1c20202
    89d4:	andge	r0, r4, pc, lsl r2
    89d8:	andne	lr, r2, #0, 22
    89dc:	andeq	pc, r0, pc, asr #32
    89e0:	svclt	0x00004697
    89e4:	andhi	pc, r0, pc, lsr #7
    89e8:	svcvc	0x00c1ebb3
    89ec:	bl	10385f4 <__assert_fail@plt+0x1036c3c>
    89f0:	svclt	0x00280000
    89f4:	bicvc	lr, r1, #166912	; 0x28c00
    89f8:	svcvc	0x0081ebb3
    89fc:	bl	1038604 <__assert_fail@plt+0x1036c4c>
    8a00:	svclt	0x00280000
    8a04:	orrvc	lr, r1, #166912	; 0x28c00
    8a08:	svcvc	0x0041ebb3
    8a0c:	bl	1038614 <__assert_fail@plt+0x1036c5c>
    8a10:	svclt	0x00280000
    8a14:	movtvc	lr, #7075	; 0x1ba3
    8a18:	svcvc	0x0001ebb3
    8a1c:	bl	1038624 <__assert_fail@plt+0x1036c6c>
    8a20:	svclt	0x00280000
    8a24:	movwvc	lr, #7075	; 0x1ba3
    8a28:	svcvs	0x00c1ebb3
    8a2c:	bl	1038634 <__assert_fail@plt+0x1036c7c>
    8a30:	svclt	0x00280000
    8a34:	bicvs	lr, r1, #166912	; 0x28c00
    8a38:	svcvs	0x0081ebb3
    8a3c:	bl	1038644 <__assert_fail@plt+0x1036c8c>
    8a40:	svclt	0x00280000
    8a44:	orrvs	lr, r1, #166912	; 0x28c00
    8a48:	svcvs	0x0041ebb3
    8a4c:	bl	1038654 <__assert_fail@plt+0x1036c9c>
    8a50:	svclt	0x00280000
    8a54:	movtvs	lr, #7075	; 0x1ba3
    8a58:	svcvs	0x0001ebb3
    8a5c:	bl	1038664 <__assert_fail@plt+0x1036cac>
    8a60:	svclt	0x00280000
    8a64:	movwvs	lr, #7075	; 0x1ba3
    8a68:	svcpl	0x00c1ebb3
    8a6c:	bl	1038674 <__assert_fail@plt+0x1036cbc>
    8a70:	svclt	0x00280000
    8a74:	bicpl	lr, r1, #166912	; 0x28c00
    8a78:	svcpl	0x0081ebb3
    8a7c:	bl	1038684 <__assert_fail@plt+0x1036ccc>
    8a80:	svclt	0x00280000
    8a84:	orrpl	lr, r1, #166912	; 0x28c00
    8a88:	svcpl	0x0041ebb3
    8a8c:	bl	1038694 <__assert_fail@plt+0x1036cdc>
    8a90:	svclt	0x00280000
    8a94:	movtpl	lr, #7075	; 0x1ba3
    8a98:	svcpl	0x0001ebb3
    8a9c:	bl	10386a4 <__assert_fail@plt+0x1036cec>
    8aa0:	svclt	0x00280000
    8aa4:	movwpl	lr, #7075	; 0x1ba3
    8aa8:	svcmi	0x00c1ebb3
    8aac:	bl	10386b4 <__assert_fail@plt+0x1036cfc>
    8ab0:	svclt	0x00280000
    8ab4:	bicmi	lr, r1, #166912	; 0x28c00
    8ab8:	svcmi	0x0081ebb3
    8abc:	bl	10386c4 <__assert_fail@plt+0x1036d0c>
    8ac0:	svclt	0x00280000
    8ac4:	orrmi	lr, r1, #166912	; 0x28c00
    8ac8:	svcmi	0x0041ebb3
    8acc:	bl	10386d4 <__assert_fail@plt+0x1036d1c>
    8ad0:	svclt	0x00280000
    8ad4:	movtmi	lr, #7075	; 0x1ba3
    8ad8:	svcmi	0x0001ebb3
    8adc:	bl	10386e4 <__assert_fail@plt+0x1036d2c>
    8ae0:	svclt	0x00280000
    8ae4:	movwmi	lr, #7075	; 0x1ba3
    8ae8:	svccc	0x00c1ebb3
    8aec:	bl	10386f4 <__assert_fail@plt+0x1036d3c>
    8af0:	svclt	0x00280000
    8af4:	biccc	lr, r1, #166912	; 0x28c00
    8af8:	svccc	0x0081ebb3
    8afc:	bl	1038704 <__assert_fail@plt+0x1036d4c>
    8b00:	svclt	0x00280000
    8b04:	orrcc	lr, r1, #166912	; 0x28c00
    8b08:	svccc	0x0041ebb3
    8b0c:	bl	1038714 <__assert_fail@plt+0x1036d5c>
    8b10:	svclt	0x00280000
    8b14:	movtcc	lr, #7075	; 0x1ba3
    8b18:	svccc	0x0001ebb3
    8b1c:	bl	1038724 <__assert_fail@plt+0x1036d6c>
    8b20:	svclt	0x00280000
    8b24:	movwcc	lr, #7075	; 0x1ba3
    8b28:	svccs	0x00c1ebb3
    8b2c:	bl	1038734 <__assert_fail@plt+0x1036d7c>
    8b30:	svclt	0x00280000
    8b34:	biccs	lr, r1, #166912	; 0x28c00
    8b38:	svccs	0x0081ebb3
    8b3c:	bl	1038744 <__assert_fail@plt+0x1036d8c>
    8b40:	svclt	0x00280000
    8b44:	orrcs	lr, r1, #166912	; 0x28c00
    8b48:	svccs	0x0041ebb3
    8b4c:	bl	1038754 <__assert_fail@plt+0x1036d9c>
    8b50:	svclt	0x00280000
    8b54:	movtcs	lr, #7075	; 0x1ba3
    8b58:	svccs	0x0001ebb3
    8b5c:	bl	1038764 <__assert_fail@plt+0x1036dac>
    8b60:	svclt	0x00280000
    8b64:	movwcs	lr, #7075	; 0x1ba3
    8b68:	svcne	0x00c1ebb3
    8b6c:	bl	1038774 <__assert_fail@plt+0x1036dbc>
    8b70:	svclt	0x00280000
    8b74:	bicne	lr, r1, #166912	; 0x28c00
    8b78:	svcne	0x0081ebb3
    8b7c:	bl	1038784 <__assert_fail@plt+0x1036dcc>
    8b80:	svclt	0x00280000
    8b84:	orrne	lr, r1, #166912	; 0x28c00
    8b88:	svcne	0x0041ebb3
    8b8c:	bl	1038794 <__assert_fail@plt+0x1036ddc>
    8b90:	svclt	0x00280000
    8b94:	movtne	lr, #7075	; 0x1ba3
    8b98:	svcne	0x0001ebb3
    8b9c:	bl	10387a4 <__assert_fail@plt+0x1036dec>
    8ba0:	svclt	0x00280000
    8ba4:	movwne	lr, #7075	; 0x1ba3
    8ba8:	svceq	0x00c1ebb3
    8bac:	bl	10387b4 <__assert_fail@plt+0x1036dfc>
    8bb0:	svclt	0x00280000
    8bb4:	biceq	lr, r1, #166912	; 0x28c00
    8bb8:	svceq	0x0081ebb3
    8bbc:	bl	10387c4 <__assert_fail@plt+0x1036e0c>
    8bc0:	svclt	0x00280000
    8bc4:	orreq	lr, r1, #166912	; 0x28c00
    8bc8:	svceq	0x0041ebb3
    8bcc:	bl	10387d4 <__assert_fail@plt+0x1036e1c>
    8bd0:	svclt	0x00280000
    8bd4:	movteq	lr, #7075	; 0x1ba3
    8bd8:	svceq	0x0001ebb3
    8bdc:	bl	10387e4 <__assert_fail@plt+0x1036e2c>
    8be0:	svclt	0x00280000
    8be4:	movweq	lr, #7075	; 0x1ba3
    8be8:	svceq	0x0000f1bc
    8bec:	submi	fp, r0, #72, 30	; 0x120
    8bf0:	b	fe71a9b8 <__assert_fail@plt+0xfe719000>
    8bf4:	svclt	0x00480f00
    8bf8:	ldrbmi	r4, [r0, -r0, asr #4]!
    8bfc:	andcs	fp, r0, r8, lsr pc
    8c00:	b	13f8818 <__assert_fail@plt+0x13f6e60>
    8c04:			; <UNDEFINED> instruction: 0xf04070ec
    8c08:	ldrbmi	r0, [r0, -r1]!
    8c0c:			; <UNDEFINED> instruction: 0xf281fab1
    8c10:	andseq	pc, pc, #-2147483600	; 0x80000030
    8c14:	svceq	0x0000f1bc
    8c18:			; <UNDEFINED> instruction: 0xf002fa23
    8c1c:	submi	fp, r0, #72, 30	; 0x120
    8c20:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    8c24:			; <UNDEFINED> instruction: 0xf06fbfc8
    8c28:	svclt	0x00b84000
    8c2c:	andmi	pc, r0, pc, asr #32
    8c30:	blt	6c4c38 <__assert_fail@plt+0x6c3280>
    8c34:	rscsle	r2, r4, r0, lsl #18
    8c38:	andmi	lr, r3, sp, lsr #18
    8c3c:	mrc2	7, 5, pc, cr3, cr15, {7}
    8c40:			; <UNDEFINED> instruction: 0x4006e8bd
    8c44:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    8c48:	smlatbeq	r3, r1, fp, lr
    8c4c:	svclt	0x00004770
    8c50:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    8c54:	svclt	0x0000e002
    8c58:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    8c5c:	b	13f6124 <__assert_fail@plt+0x13f476c>
    8c60:	b	13c9d6c <__assert_fail@plt+0x13c83b4>
    8c64:	b	fe50a178 <__assert_fail@plt+0xfe5087c0>
    8c68:	svclt	0x00080f05
    8c6c:	svceq	0x0002ea90
    8c70:	b	15388f4 <__assert_fail@plt+0x1536f3c>
    8c74:	b	154bc7c <__assert_fail@plt+0x154a2c4>
    8c78:	b	1fcbc88 <__assert_fail@plt+0x1fca2d0>
    8c7c:	b	1fdfe14 <__assert_fail@plt+0x1fde45c>
    8c80:			; <UNDEFINED> instruction: 0xf0005c65
    8c84:	b	13e9014 <__assert_fail@plt+0x13e765c>
    8c88:	bl	ff51dde0 <__assert_fail@plt+0xff51c428>
    8c8c:	svclt	0x00b85555
    8c90:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    8c94:	b	fe019d4c <__assert_fail@plt+0xfe018394>
    8c98:	b	fe0494a8 <__assert_fail@plt+0xfe047af0>
    8c9c:	b	fe0898b0 <__assert_fail@plt+0xfe087ef8>
    8ca0:	b	fe0c8ca8 <__assert_fail@plt+0xfe0c72f0>
    8ca4:	b	fe0090b0 <__assert_fail@plt+0xfe0076f8>
    8ca8:	b	fe0494b8 <__assert_fail@plt+0xfe047b00>
    8cac:	ldccs	3, cr0, [r6, #-12]!
    8cb0:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    8cb4:	svcmi	0x0000f011
    8cb8:	tstcc	r1, pc, asr #20
    8cbc:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    8cc0:	tstcc	r1, ip, asr #20
    8cc4:	submi	sp, r0, #2
    8cc8:	cmpeq	r1, r1, ror #22
    8ccc:	svcmi	0x0000f013
    8cd0:	movwcc	lr, #14927	; 0x3a4f
    8cd4:	tstcc	r3, #76, 20	; 0x4c000
    8cd8:	subsmi	sp, r2, #2
    8cdc:	movteq	lr, #15203	; 0x3b63
    8ce0:	svceq	0x0005ea94
    8ce4:	adchi	pc, r7, r0
    8ce8:	streq	pc, [r1], #-420	; 0xfffffe5c
    8cec:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    8cf0:	blx	bf92c <__assert_fail@plt+0xbdf74>
    8cf4:	blx	8c7d34 <__assert_fail@plt+0x8c637c>
    8cf8:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    8cfc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    8d00:	vpmax.s8	d15, d14, d3
    8d04:	blx	10cef0c <__assert_fail@plt+0x10cd554>
    8d08:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    8d0c:			; <UNDEFINED> instruction: 0xf1a5e00e
    8d10:			; <UNDEFINED> instruction: 0xf10e0520
    8d14:	bcs	4c59c <__assert_fail@plt+0x4abe4>
    8d18:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    8d1c:			; <UNDEFINED> instruction: 0xf04cbf28
    8d20:	blx	10cbd30 <__assert_fail@plt+0x10ca378>
    8d24:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    8d28:	mvnvc	lr, r1, asr fp
    8d2c:	strmi	pc, [r0, #-1]
    8d30:			; <UNDEFINED> instruction: 0xf04fd507
    8d34:			; <UNDEFINED> instruction: 0xf1dc0e00
    8d38:	bl	1f8bd40 <__assert_fail@plt+0x1f8a388>
    8d3c:	bl	1b88d44 <__assert_fail@plt+0x1b8738c>
    8d40:			; <UNDEFINED> instruction: 0xf5b10101
    8d44:	tstle	fp, #128, 30	; 0x200
    8d48:	svcne	0x0000f5b1
    8d4c:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    8d50:	eorseq	lr, r0, pc, asr sl
    8d54:			; <UNDEFINED> instruction: 0x0c3cea4f
    8d58:	streq	pc, [r1], #-260	; 0xfffffefc
    8d5c:	subpl	lr, r4, #323584	; 0x4f000
    8d60:	svceq	0x0080f512
    8d64:	addshi	pc, sl, r0, lsl #1
    8d68:	svcmi	0x0000f1bc
    8d6c:	b	17f8994 <__assert_fail@plt+0x17f6fdc>
    8d70:			; <UNDEFINED> instruction: 0xf1500c50
    8d74:	bl	1048d7c <__assert_fail@plt+0x10473c4>
    8d78:	b	105d190 <__assert_fail@plt+0x105b7d8>
    8d7c:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    8d80:	mcrreq	10, 5, lr, ip, cr15
    8d84:	bl	105928c <__assert_fail@plt+0x10578d4>
    8d88:	stfccs	f0, [r1], {1}
    8d8c:			; <UNDEFINED> instruction: 0xf5b1bf28
    8d90:	rscle	r1, r9, #128, 30	; 0x200
    8d94:	svceq	0x0000f091
    8d98:	strmi	fp, [r1], -r4, lsl #30
    8d9c:	blx	fec50da4 <__assert_fail@plt+0xfec4f3ec>
    8da0:	svclt	0x0008f381
    8da4:			; <UNDEFINED> instruction: 0xf1a33320
    8da8:			; <UNDEFINED> instruction: 0xf1b3030b
    8dac:	ble	309634 <__assert_fail@plt+0x307c7c>
    8db0:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    8db4:	ldfeqd	f7, [r4], {2}
    8db8:	andeq	pc, ip, #-2147483600	; 0x80000030
    8dbc:			; <UNDEFINED> instruction: 0xf00cfa01
    8dc0:			; <UNDEFINED> instruction: 0xf102fa21
    8dc4:			; <UNDEFINED> instruction: 0xf102e00c
    8dc8:	svclt	0x00d80214
    8dcc:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    8dd0:			; <UNDEFINED> instruction: 0xf102fa01
    8dd4:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    8dd8:	b	1078d50 <__assert_fail@plt+0x1077398>
    8ddc:	addsmi	r0, r0, ip, lsl #2
    8de0:	svclt	0x00a21ae4
    8de4:	tstpl	r4, r1, lsl #22
    8de8:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    8dec:	streq	lr, [r4], #-2671	; 0xfffff591
    8df0:	ble	717e74 <__assert_fail@plt+0x7164bc>
    8df4:	cfstrsle	mvf3, [lr], {12}
    8df8:	ldreq	pc, [r4], #-260	; 0xfffffefc
    8dfc:	eoreq	pc, r0, #196, 2	; 0x31
    8e00:			; <UNDEFINED> instruction: 0xf004fa20
    8e04:	vpmax.u8	d15, d2, d1
    8e08:	andeq	lr, r3, r0, asr #20
    8e0c:	vpmax.u8	d15, d4, d17
    8e10:	tsteq	r3, r5, asr #20
    8e14:			; <UNDEFINED> instruction: 0xf1c4bd30
    8e18:			; <UNDEFINED> instruction: 0xf1c4040c
    8e1c:	blx	8096a4 <__assert_fail@plt+0x807cec>
    8e20:	blx	84e30 <__assert_fail@plt+0x83478>
    8e24:	b	1045a3c <__assert_fail@plt+0x1044084>
    8e28:	strtmi	r0, [r9], -r3
    8e2c:	blx	8782f4 <__assert_fail@plt+0x87693c>
    8e30:	strtmi	pc, [r9], -r4
    8e34:			; <UNDEFINED> instruction: 0xf094bd30
    8e38:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    8e3c:	svclt	0x00061380
    8e40:	orrne	pc, r0, r1, lsl #9
    8e44:	cfstrscc	mvf3, [r1, #-4]
    8e48:	b	2002b88 <__assert_fail@plt+0x20011d0>
    8e4c:	svclt	0x00185c64
    8e50:			; <UNDEFINED> instruction: 0x5c65ea7f
    8e54:	b	fe53cf00 <__assert_fail@plt+0xfe53b548>
    8e58:	svclt	0x00080f05
    8e5c:	svceq	0x0002ea90
    8e60:	b	153ce7c <__assert_fail@plt+0x153b4c4>
    8e64:	svclt	0x00040c00
    8e68:			; <UNDEFINED> instruction: 0x46104619
    8e6c:	b	fe478334 <__assert_fail@plt+0xfe47697c>
    8e70:	svclt	0x001e0f03
    8e74:	andcs	r2, r0, r0, lsl #2
    8e78:	b	17f8340 <__assert_fail@plt+0x17f6988>
    8e7c:	tstle	r5, r4, asr ip
    8e80:	cmpmi	r9, r0, asr #32
    8e84:			; <UNDEFINED> instruction: 0xf041bf28
    8e88:	ldflts	f4, [r0, #-0]
    8e8c:	streq	pc, [r0], #1300	; 0x514
    8e90:			; <UNDEFINED> instruction: 0xf501bf3c
    8e94:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    8e98:	strmi	pc, [r0, #-1]
    8e9c:	mvnsmi	pc, r5, asr #32
    8ea0:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    8ea4:	andeq	pc, r0, pc, asr #32
    8ea8:	b	1ff8370 <__assert_fail@plt+0x1ff69b8>
    8eac:	svclt	0x001a5c64
    8eb0:			; <UNDEFINED> instruction: 0x46104619
    8eb4:			; <UNDEFINED> instruction: 0x5c65ea7f
    8eb8:			; <UNDEFINED> instruction: 0x460bbf1c
    8ebc:	b	141a6cc <__assert_fail@plt+0x1418d14>
    8ec0:	svclt	0x00063401
    8ec4:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    8ec8:	svceq	0x0003ea91
    8ecc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    8ed0:	svclt	0x0000bd30
    8ed4:	svceq	0x0000f090
    8ed8:	tstcs	r0, r4, lsl #30
    8edc:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    8ee0:	strvs	pc, [r0], #1103	; 0x44f
    8ee4:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    8ee8:	streq	pc, [r0, #-79]	; 0xffffffb1
    8eec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8ef0:	svclt	0x0000e750
    8ef4:	svceq	0x0000f090
    8ef8:	tstcs	r0, r4, lsl #30
    8efc:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    8f00:	strvs	pc, [r0], #1103	; 0x44f
    8f04:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    8f08:	strmi	pc, [r0, #-16]
    8f0c:	submi	fp, r0, #72, 30	; 0x120
    8f10:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    8f14:	svclt	0x0000e73e
    8f18:	b	13c9028 <__assert_fail@plt+0x13c7670>
    8f1c:	b	13c96ac <__assert_fail@plt+0x13c7cf4>
    8f20:	b	13c93ec <__assert_fail@plt+0x13c7a34>
    8f24:	svclt	0x001f7002
    8f28:	cmnmi	pc, #18	; <UNPREDICTABLE>
    8f2c:	svcmi	0x007ff093
    8f30:	msrpl	SPSR_, r1, lsl #1
    8f34:			; <UNDEFINED> instruction: 0xf0324770
    8f38:	svclt	0x0008427f
    8f3c:			; <UNDEFINED> instruction: 0xf0934770
    8f40:	svclt	0x00044f7f
    8f44:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    8f48:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    8f4c:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    8f50:	strmi	pc, [r0, #-1]
    8f54:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    8f58:	svclt	0x0000e71c
    8f5c:	andeq	lr, r1, #80, 20	; 0x50000
    8f60:	ldrbmi	fp, [r0, -r8, lsl #30]!
    8f64:			; <UNDEFINED> instruction: 0xf04fb530
    8f68:	and	r0, sl, r0, lsl #10
    8f6c:	andeq	lr, r1, #80, 20	; 0x50000
    8f70:	ldrbmi	fp, [r0, -r8, lsl #30]!
    8f74:			; <UNDEFINED> instruction: 0xf011b530
    8f78:	strle	r4, [r2, #-1280]	; 0xfffffb00
    8f7c:	bl	1859884 <__assert_fail@plt+0x1857ecc>
    8f80:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    8f84:			; <UNDEFINED> instruction: 0xf1046480
    8f88:	b	17ca058 <__assert_fail@plt+0x17c86a0>
    8f8c:			; <UNDEFINED> instruction: 0xf43f5c91
    8f90:			; <UNDEFINED> instruction: 0xf04faed8
    8f94:	b	17c97a8 <__assert_fail@plt+0x17c7df0>
    8f98:	svclt	0x00180cdc
    8f9c:	b	17d57b0 <__assert_fail@plt+0x17d3df8>
    8fa0:	svclt	0x00180cdc
    8fa4:	bl	957b8 <__assert_fail@plt+0x93e00>
    8fa8:			; <UNDEFINED> instruction: 0xf1c202dc
    8fac:	blx	9c34 <__assert_fail@plt+0x827c>
    8fb0:	blx	847fc4 <__assert_fail@plt+0x84660c>
    8fb4:	blx	84fc4 <__assert_fail@plt+0x8360c>
    8fb8:	b	10487cc <__assert_fail@plt+0x1046e14>
    8fbc:	blx	848ffc <__assert_fail@plt+0x847644>
    8fc0:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    8fc4:	svclt	0x0000e6bd
    8fc8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    8fcc:	svclt	0x00be2900
    8fd0:			; <UNDEFINED> instruction: 0xf04f2000
    8fd4:	and	r4, r6, r0, lsl #2
    8fd8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    8fdc:			; <UNDEFINED> instruction: 0xf06fbf1c
    8fe0:			; <UNDEFINED> instruction: 0xf04f4100
    8fe4:			; <UNDEFINED> instruction: 0xf00030ff
    8fe8:			; <UNDEFINED> instruction: 0xf1adb83f
    8fec:	stmdb	sp!, {r3, sl, fp}^
    8ff0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    8ff4:	blcs	3fc20 <__assert_fail@plt+0x3e268>
    8ff8:			; <UNDEFINED> instruction: 0xf000db1a
    8ffc:			; <UNDEFINED> instruction: 0xf8ddf875
    9000:	ldmib	sp, {r2, sp, lr, pc}^
    9004:	andlt	r2, r4, r2, lsl #6
    9008:	submi	r4, r0, #112, 14	; 0x1c00000
    900c:	cmpeq	r1, r1, ror #22
    9010:	blle	6d3c18 <__assert_fail@plt+0x6d2260>
    9014:			; <UNDEFINED> instruction: 0xf868f000
    9018:	ldrd	pc, [r4], -sp
    901c:	movwcs	lr, #10717	; 0x29dd
    9020:	submi	fp, r0, #4
    9024:	cmpeq	r1, r1, ror #22
    9028:	bl	18d9978 <__assert_fail@plt+0x18d7fc0>
    902c:	ldrbmi	r0, [r0, -r3, asr #6]!
    9030:	bl	18d9980 <__assert_fail@plt+0x18d7fc8>
    9034:			; <UNDEFINED> instruction: 0xf0000343
    9038:			; <UNDEFINED> instruction: 0xf8ddf857
    903c:	ldmib	sp, {r2, sp, lr, pc}^
    9040:	andlt	r2, r4, r2, lsl #6
    9044:	bl	185994c <__assert_fail@plt+0x1857f94>
    9048:	ldrbmi	r0, [r0, -r1, asr #2]!
    904c:	bl	18d999c <__assert_fail@plt+0x18d7fe4>
    9050:			; <UNDEFINED> instruction: 0xf0000343
    9054:			; <UNDEFINED> instruction: 0xf8ddf849
    9058:	ldmib	sp, {r2, sp, lr, pc}^
    905c:	andlt	r2, r4, r2, lsl #6
    9060:	bl	18d99b0 <__assert_fail@plt+0x18d7ff8>
    9064:	ldrbmi	r0, [r0, -r3, asr #6]!
    9068:			; <UNDEFINED> instruction: 0xf04fb502
    906c:			; <UNDEFINED> instruction: 0xf7f80008
    9070:	vstrlt	s28, [r2, #-304]	; 0xfffffed0
    9074:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
    9078:	mcrr	6, 0, r4, r3, cr11
    907c:	vmov.32	r2, d5[1]
    9080:	vsqrt.f64	d23, d0
    9084:	strle	pc, [r3], #-2576	; 0xfffff5f0
    9088:			; <UNDEFINED> instruction: 0x4008e8bd
    908c:	stmdalt	ip, {ip, sp, lr, pc}
    9090:	blvc	1204b5c <__assert_fail@plt+0x12031a4>
    9094:	bleq	6041e0 <__assert_fail@plt+0x602828>
    9098:			; <UNDEFINED> instruction: 0xf806f000
    909c:	bl	18599a4 <__assert_fail@plt+0x1857fec>
    90a0:	stflts	f0, [r8, #-260]	; 0xfffffefc
    90a4:	andeq	r0, r0, r0
    90a8:	blvs	30472c <__assert_fail@plt+0x302d74>
    90ac:	bleq	6041b8 <__assert_fail@plt+0x602800>
    90b0:	blvs	1c4954 <__assert_fail@plt+0x1c2f9c>
    90b4:	blpl	2c4738 <__assert_fail@plt+0x2c2d80>
    90b8:	blvs	ff1c4bb0 <__assert_fail@plt+0xff1c31f8>
    90bc:	blmi	11c4ba4 <__assert_fail@plt+0x11c31ec>
    90c0:	bne	444920 <__assert_fail@plt+0x442f68>
    90c4:	blvc	11848dc <__assert_fail@plt+0x1182f24>
    90c8:	blvc	ff204cc0 <__assert_fail@plt+0xff203308>
    90cc:	beq	fe444930 <__assert_fail@plt+0xfe442f78>
    90d0:	svclt	0x00004770
    90d4:	andhi	pc, r0, pc, lsr #7
    90d8:	andeq	r0, r0, r0
    90dc:	ldclcc	0, cr0, [r0]
    90e0:	andeq	r0, r0, r0
    90e4:	mvnsmi	r0, r0
    90e8:	svclt	0x00084299
    90ec:	push	{r4, r7, r9, lr}
    90f0:			; <UNDEFINED> instruction: 0x46044ff0
    90f4:	andcs	fp, r0, r8, lsr pc
    90f8:			; <UNDEFINED> instruction: 0xf8dd460d
    90fc:	svclt	0x0038c024
    9100:	cmnle	fp, #1048576	; 0x100000
    9104:			; <UNDEFINED> instruction: 0x46994690
    9108:			; <UNDEFINED> instruction: 0xf283fab3
    910c:	rsbsle	r2, r0, r0, lsl #22
    9110:			; <UNDEFINED> instruction: 0xf385fab5
    9114:	rsble	r2, r8, r0, lsl #26
    9118:			; <UNDEFINED> instruction: 0xf1a21ad2
    911c:	blx	24c9a4 <__assert_fail@plt+0x24afec>
    9120:	blx	247d30 <__assert_fail@plt+0x246378>
    9124:			; <UNDEFINED> instruction: 0xf1c2f30e
    9128:	b	12cadb0 <__assert_fail@plt+0x12c93f8>
    912c:	blx	a0bd40 <__assert_fail@plt+0xa0a388>
    9130:	b	1305d54 <__assert_fail@plt+0x130439c>
    9134:	blx	20bd48 <__assert_fail@plt+0x20a390>
    9138:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    913c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9140:	andcs	fp, r0, ip, lsr pc
    9144:	movwle	r4, #42497	; 0xa601
    9148:	bl	fed11154 <__assert_fail@plt+0xfed0f79c>
    914c:	blx	a17c <__assert_fail@plt+0x87c4>
    9150:	blx	845590 <__assert_fail@plt+0x843bd8>
    9154:	bl	1985d78 <__assert_fail@plt+0x19843c0>
    9158:	tstmi	r9, #46137344	; 0x2c00000
    915c:	bcs	193a4 <__assert_fail@plt+0x179ec>
    9160:	b	13fd258 <__assert_fail@plt+0x13fb8a0>
    9164:	b	13cb2d4 <__assert_fail@plt+0x13c991c>
    9168:	b	120b6dc <__assert_fail@plt+0x1209d24>
    916c:	ldrmi	r7, [r6], -fp, asr #17
    9170:	bl	fed411a4 <__assert_fail@plt+0xfed3f7ec>
    9174:	bl	1949d9c <__assert_fail@plt+0x19483e4>
    9178:	ldmne	fp, {r0, r3, r9, fp}^
    917c:	beq	2c3eac <__assert_fail@plt+0x2c24f4>
    9180:			; <UNDEFINED> instruction: 0xf14a1c5c
    9184:	cfsh32cc	mvfx0, mvfx1, #0
    9188:	strbmi	sp, [sp, #-7]
    918c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9190:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    9194:	adfccsz	f4, f1, #5.0
    9198:	blx	17d97c <__assert_fail@plt+0x17bfc4>
    919c:	blx	946dc0 <__assert_fail@plt+0x945408>
    91a0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    91a4:	vseleq.f32	s30, s28, s11
    91a8:	blx	94f5b0 <__assert_fail@plt+0x94dbf8>
    91ac:	b	11071bc <__assert_fail@plt+0x1105804>
    91b0:			; <UNDEFINED> instruction: 0xf1a2040e
    91b4:			; <UNDEFINED> instruction: 0xf1c20720
    91b8:	blx	20aa40 <__assert_fail@plt+0x209088>
    91bc:	blx	145dcc <__assert_fail@plt+0x144414>
    91c0:	blx	146de4 <__assert_fail@plt+0x14542c>
    91c4:	b	11059d4 <__assert_fail@plt+0x110401c>
    91c8:	blx	909dec <__assert_fail@plt+0x908434>
    91cc:	bl	11869ec <__assert_fail@plt+0x1185034>
    91d0:	teqmi	r3, #1073741824	; 0x40000000
    91d4:	strbmi	r1, [r5], -r0, lsl #21
    91d8:	tsteq	r3, r1, ror #22
    91dc:	svceq	0x0000f1bc
    91e0:	stmib	ip, {r0, ip, lr, pc}^
    91e4:	pop	{r8, sl, lr}
    91e8:	blx	fed2d1b0 <__assert_fail@plt+0xfed2b7f8>
    91ec:	msrcc	CPSR_, #132, 6	; 0x10000002
    91f0:	blx	fee43040 <__assert_fail@plt+0xfee41688>
    91f4:	blx	fed85c1c <__assert_fail@plt+0xfed84264>
    91f8:	eorcc	pc, r0, #335544322	; 0x14000002
    91fc:	orrle	r2, fp, r0, lsl #26
    9200:	svclt	0x0000e7f3
    9204:	mvnsmi	lr, #737280	; 0xb4000
    9208:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    920c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    9210:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    9214:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9218:	blne	1d9a414 <__assert_fail@plt+0x1d98a5c>
    921c:	strhle	r1, [sl], -r6
    9220:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    9224:	svccc	0x0004f855
    9228:	strbmi	r3, [sl], -r1, lsl #8
    922c:	ldrtmi	r4, [r8], -r1, asr #12
    9230:	adcmi	r4, r6, #152, 14	; 0x2600000
    9234:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9238:	svclt	0x000083f8
    923c:	andeq	r2, r1, lr, asr #20
    9240:	andeq	r2, r1, r4, asr #20
    9244:	svclt	0x00004770
    9248:	tstcs	r0, r2, lsl #22
    924c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    9250:	blt	ff347238 <__assert_fail@plt+0xff345880>
    9254:			; <UNDEFINED> instruction: 0x00012db4

Disassembly of section .fini:

00009258 <.fini>:
    9258:	push	{r3, lr}
    925c:	pop	{r3, pc}
