Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 28 10:41:40 2018
| Host         : lin08-418cvlb.ece.tamu.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tlc_controller_timing_summary_routed.rpt -rpx tlc_controller_timing_summary_routed.rpx
| Design       : tlc_controller
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: FSM/state_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FSM/state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.300        0.000                      0                   69        0.202        0.000                      0                   69        7.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 8.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.300        0.000                      0                   69        0.202        0.000                      0                   69        7.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.312ns (24.126%)  route 4.126ns (75.874%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.812    10.635    sel
    SLICE_X41Y17         FDRE                                         r  Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.571    24.766    Clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  Count_reg[0]/C
                         clock pessimism              0.410    25.176    
                         clock uncertainty           -0.035    25.141    
    SLICE_X41Y17         FDRE (Setup_fdre_C_CE)      -0.205    24.936    Count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.936    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.312ns (24.126%)  route 4.126ns (75.874%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.812    10.635    sel
    SLICE_X41Y17         FDRE                                         r  Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.571    24.766    Clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  Count_reg[1]/C
                         clock pessimism              0.410    25.176    
                         clock uncertainty           -0.035    25.141    
    SLICE_X41Y17         FDRE (Setup_fdre_C_CE)      -0.205    24.936    Count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.936    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.312ns (24.126%)  route 4.126ns (75.874%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.812    10.635    sel
    SLICE_X41Y17         FDRE                                         r  Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.571    24.766    Clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  Count_reg[2]/C
                         clock pessimism              0.410    25.176    
                         clock uncertainty           -0.035    25.141    
    SLICE_X41Y17         FDRE (Setup_fdre_C_CE)      -0.205    24.936    Count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.936    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.312ns (24.126%)  route 4.126ns (75.874%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.812    10.635    sel
    SLICE_X41Y17         FDRE                                         r  Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.571    24.766    Clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  Count_reg[3]/C
                         clock pessimism              0.410    25.176    
                         clock uncertainty           -0.035    25.141    
    SLICE_X41Y17         FDRE (Setup_fdre_C_CE)      -0.205    24.936    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.936    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.302ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.312ns (24.172%)  route 4.116ns (75.828%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.802    10.625    sel
    SLICE_X41Y24         FDRE                                         r  Count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.562    24.757    Clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  Count_reg[28]/C
                         clock pessimism              0.410    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X41Y24         FDRE (Setup_fdre_C_CE)      -0.205    24.927    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 14.302    

Slack (MET) :             14.302ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.312ns (24.172%)  route 4.116ns (75.828%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.802    10.625    sel
    SLICE_X41Y24         FDRE                                         r  Count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.562    24.757    Clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  Count_reg[29]/C
                         clock pessimism              0.410    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X41Y24         FDRE (Setup_fdre_C_CE)      -0.205    24.927    Count_reg[29]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 14.302    

Slack (MET) :             14.302ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.312ns (24.172%)  route 4.116ns (75.828%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 24.757 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.802    10.625    sel
    SLICE_X41Y24         FDRE                                         r  Count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.562    24.757    Clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  Count_reg[30]/C
                         clock pessimism              0.410    25.167    
                         clock uncertainty           -0.035    25.132    
    SLICE_X41Y24         FDRE (Setup_fdre_C_CE)      -0.205    24.927    Count_reg[30]
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 14.302    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.312ns (24.763%)  route 3.986ns (75.237%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.672    10.496    sel
    SLICE_X41Y18         FDRE                                         r  Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569    24.764    Clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  Count_reg[4]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X41Y18         FDRE (Setup_fdre_C_CE)      -0.205    24.934    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.934    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 14.438    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.312ns (24.763%)  route 3.986ns (75.237%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.672    10.496    sel
    SLICE_X41Y18         FDRE                                         r  Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569    24.764    Clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  Count_reg[5]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X41Y18         FDRE (Setup_fdre_C_CE)      -0.205    24.934    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.934    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 14.438    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.312ns (24.763%)  route 3.986ns (75.237%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.745     5.197    Clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  Count_reg[10]/Q
                         net (fo=8, routed)           0.859     6.512    FSM/Count_reg[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.152     6.664 r  FSM/Count[0]_i_13/O
                         net (fo=2, routed)           0.789     7.453    FSM_n_7
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.332     7.785 r  Count[0]_i_11/O
                         net (fo=1, routed)           0.660     8.445    Count[0]_i_11_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.569 r  Count[0]_i_9/O
                         net (fo=1, routed)           0.573     9.142    Count[0]_i_9_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  Count[0]_i_3/O
                         net (fo=1, routed)           0.433     9.699    Count[0]_i_3_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  Count[0]_i_1/O
                         net (fo=31, routed)          0.672    10.496    sel
    SLICE_X41Y18         FDRE                                         r  Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  Clk (IN)
                         net (fo=0)                   0.000    20.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.104    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.195 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569    24.764    Clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  Count_reg[6]/C
                         clock pessimism              0.410    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X41Y18         FDRE (Setup_fdre_C_CE)      -0.205    24.934    Count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.934    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                 14.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 syncSensor/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncSensor/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.432    syncSensor/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncSensor/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  syncSensor/buff1_reg/Q
                         net (fo=1, routed)           0.110     1.706    syncSensor/buff1_reg_n_0
    SLICE_X42Y17         FDRE                                         r  syncSensor/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.933    syncSensor/Clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  syncSensor/buff2_reg/C
                         clock pessimism             -0.488     1.445    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.059     1.504    syncSensor/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 syncRst/buff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncRst/buff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.432    syncRst/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncRst/buff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  syncRst/buff1_reg/Q
                         net (fo=1, routed)           0.116     1.712    syncRst/buff1
    SLICE_X42Y18         FDRE                                         r  syncRst/buff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.932    syncRst/Clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  syncRst/buff2_reg/C
                         clock pessimism             -0.488     1.444    
    SLICE_X42Y18         FDRE (Hold_fdre_C_D)         0.059     1.503    syncRst/buff2_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 syncSensor/buff0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            syncSensor/buff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.433    syncSensor/Clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  syncSensor/buff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  syncSensor/buff0_reg/Q
                         net (fo=1, routed)           0.166     1.763    syncSensor/buff0_reg_n_0
    SLICE_X42Y16         FDRE                                         r  syncSensor/buff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.934    syncSensor/Clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  syncSensor/buff1_reg/C
                         clock pessimism             -0.488     1.446    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.063     1.509    syncSensor/buff1_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.425    Clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  Count_reg[27]/Q
                         net (fo=10, routed)          0.120     1.686    Count_reg[27]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    Count_reg[24]_i_1_n_4
    SLICE_X41Y23         FDRE                                         r  Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.926    Clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  Count_reg[27]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.105     1.530    Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.431    Clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  Count_reg[3]/Q
                         net (fo=4, routed)           0.120     1.692    Count_reg[3]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.800    Count_reg[0]_i_2_n_4
    SLICE_X41Y17         FDRE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.933    Clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  Count_reg[3]/C
                         clock pessimism             -0.502     1.431    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105     1.536    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.430    Clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  Count_reg[4]/Q
                         net (fo=4, routed)           0.115     1.686    Count_reg[4]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    Count_reg[4]_i_1_n_7
    SLICE_X41Y18         FDRE                                         r  Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.932    Clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  Count_reg[4]/C
                         clock pessimism             -0.502     1.430    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     1.535    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.425    Clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  Count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.566 r  Count_reg[24]/Q
                         net (fo=12, routed)          0.117     1.683    Count_reg[24]
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    Count_reg[24]_i_1_n_7
    SLICE_X41Y23         FDRE                                         r  Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.926    Clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  Count_reg[24]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X41Y23         FDRE (Hold_fdre_C_D)         0.105     1.530    Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.428    Clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  Count_reg[12]/Q
                         net (fo=8, routed)           0.117     1.686    Count_reg[12]
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    Count_reg[12]_i_1_n_7
    SLICE_X41Y20         FDRE                                         r  Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     1.930    Clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  Count_reg[12]/C
                         clock pessimism             -0.502     1.428    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.105     1.533    Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.581     1.424    Clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  Count_reg[28]/Q
                         net (fo=11, routed)          0.117     1.682    Count_reg[28]
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    Count_reg[28]_i_1_n_7
    SLICE_X41Y24         FDRE                                         r  Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.925    Clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  Count_reg[28]/C
                         clock pessimism             -0.501     1.424    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.105     1.529    Count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Destination:            Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@8.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.427    Clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  Count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  Count_reg[20]/Q
                         net (fo=15, routed)          0.117     1.685    Count_reg[20]
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    Count_reg[20]_i_1_n_7
    SLICE_X41Y22         FDRE                                         r  Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.928    Clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  Count_reg[20]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.105     1.532    Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 8.000 }
Period(ns):         20.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y17    Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y19    Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y19    Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y20    Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y20    Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y20    Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y20    Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y21    Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y21    Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y17    Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y19    Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y19    Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y20    Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y20    Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y20    Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y20    Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y21    Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y21    Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.000      11.500     SLICE_X41Y21    Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y19    Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y19    Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y20    Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y20    Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y20    Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y20    Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y21    Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y21    Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y21    Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.000       7.500      SLICE_X41Y21    Count_reg[19]/C



