$date
	Thu Sep  6 16:05:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2x1_trans_tb $end
$scope module mux_2x1_trans_tb $end
$var wire 1 ! d0 $end
$var wire 1 " d1 $end
$var wire 1 # result $end
$var wire 1 $ s $end
$var wire 1 % s_comp $end
$scope module not_temp $end
$var wire 1 & Gnd $end
$var wire 1 ' Vdd $end
$var wire 1 $ a $end
$var wire 1 % result $end
$upscope $end
$scope module transmission_temp1 $end
$var wire 1 ! a $end
$var wire 1 % en $end
$var wire 1 ( en_comp $end
$var wire 1 # result $end
$scope module not_temp $end
$var wire 1 ) Gnd $end
$var wire 1 * Vdd $end
$var wire 1 % a $end
$var wire 1 ( result $end
$upscope $end
$upscope $end
$scope module transmission_temp2 $end
$var wire 1 " a $end
$var wire 1 $ en $end
$var wire 1 + en_comp $end
$var wire 1 # result $end
$scope module not_temp $end
$var wire 1 , Gnd $end
$var wire 1 - Vdd $end
$var wire 1 $ a $end
$var wire 1 + result $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
0,
1+
1*
0)
0(
1'
0&
1%
0$
0#
0"
0!
$end
#10
1#
1!
#20
0#
0!
1"
#30
1#
1!
#40
0!
0#
0"
1(
0%
0+
1$
#50
1!
#60
0!
1#
1"
#70
1!
