`timescale 1ns / 1ps
module tb(

    );
    reg clk,reset,updown;
    wire [3:0]counter;
    DAY65UPDOWNCOUNTER DUT(clk,reset,updown,counter);
    initial begin
    clk=1'b0;
    forever #5 clk=~clk;
    end
    initial begin
    reset=1'b1;
    #12 reset=1'b0;
    #5 updown=1'b0;
    #100 updown=1'b1;
    #100 $finish;
    end
    initial begin
    $dumpfile("DAY65UPDOWNCOUNTER.vcd");
    $dumpvars(0,tb);
    $monitor($time,"reset:%b,counter:%d",reset,counter);
    end
endmodule
