Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Dec 24 19:15:13 2016
| Host         : DESKTOP-3Q2SFCD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controller_control_sets_placed.rpt
| Design       : vga_controller
| Device       : xc7a35ti
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------+-----------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                  |                       |                1 |              2 |
|  p_0_in        |                  |                       |                3 |             11 |
|  p_0_in        | line_end_reg_n_0 | y_counter[10]_i_1_n_0 |                3 |             11 |
+----------------+------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 11     |                     2 |
+--------+-----------------------+


