#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 30 13:45:25 2022
# Process ID: 12416
# Current directory: D:/data/logic_design_lab/labs/lab5/exp_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16176 D:\data\logic_design_lab\labs\lab5\exp_3\exp_3.xpr
# Log file: D:/data/logic_design_lab/labs/lab5/exp_3/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab5/exp_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 878.801 ; gain = 236.098
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1161.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1829.227 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1829.227 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1829.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1958.906 ; gain = 1030.797
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sim_1/new/fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
"xelab -wto 0bbd0d5961ba496097fbc7b170ea17d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0bbd0d5961ba496097fbc7b170ea17d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsm_tb_behav -key {Behavioral:sim_1:Functional:fsm_tb} -tclbatch {fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2024.551 ; gain = 5.863
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 14:35:36 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 14:35:36 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 14:44:07 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 14:44:07 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2392.996 ; gain = 2.113
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3603.797 ; gain = 1210.801
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 14:53:44 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 14:53:44 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 15:00:46 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 15:00:46 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 15:03:59 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 15:03:59 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 15:07:12 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 15:07:12 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fsm_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.srcs/sim_1/new/fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
"xelab -wto 0bbd0d5961ba496097fbc7b170ea17d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0bbd0d5961ba496097fbc7b170ea17d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fsm_tb_behav xil_defaultlib.fsm_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.fsm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsm_tb_behav -key {Behavioral:sim_1:Functional:fsm_tb} -tclbatch {fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3605.738 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 15:31:00 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 15:31:00 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 15:47:20 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 15:47:20 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 15:47:49 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 15:47:49 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 16:07:47 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 16:07:47 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 16:30:02 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 16:30:02 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 16:32:43 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 16:32:43 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 16:50:13 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 16:50:13 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 16:59:29 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/synth_1/runme.log
[Wed Mar 30 16:59:29 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab5/exp_3/exp_3.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A27F68A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 21:24:11 2022...
