DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "Uhyb0"
duLibraryName "abc_emu"
duName "mod130_hybrid"
elements [
(GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "CHIPS_PER_CHAIN0"
)
(GiElement
name "PADID_MIN"
type "integer"
value "PADID_MIN0"
)
]
mwi 0
uid 1361,0
)
(Instance
name "Uhyb1"
duLibraryName "abc_emu"
duName "mod130_hybrid"
elements [
(GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "CHIPS_PER_CHAIN1"
)
(GiElement
name "PADID_MIN"
type "integer"
value "PADID_MIN1"
)
]
mwi 0
uid 2065,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_top"
)
(vvPair
variable "date"
value "05/03/13"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "03"
)
(vvPair
variable "entity_name"
value "mod130_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc_emu"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../abc130/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc_emu/ps"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "mod130_top"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:55:17"
)
(vvPair
variable "unit"
value "mod130_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,40000,89000,41000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,40000,82600,41000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,36000,93000,37000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,36000,92100,37000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,38000,89000,39000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,38000,82100,39000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,38000,72000,39000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,38000,69900,39000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,37000,109000,41000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,37200,98300,38200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "93000,36000,109000,37000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "93200,36000,94800,37000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,36000,89000,38000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "75050,36500,81950,37500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,39000,72000,40000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,39000,70200,40000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,40000,72000,41000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,40000,70900,41000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,39000,89000,40000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,39000,84500,40000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "68000,36000,109000,41000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 521,0
lang 11
decl (Decl
n "rst_por_ni"
t "std_logic"
o 17
suid 9,0
)
declText (MLText
uid 522,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,37400,12200,38600"
st "rst_por_ni : std_logic"
)
)
*13 (Net
uid 529,0
lang 11
decl (Decl
n "bco_i"
t "std_logic"
o 1
suid 10,0
)
declText (MLText
uid 530,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,18200,11600,19400"
st "bco_i      : std_logic"
)
)
*14 (Net
uid 537,0
lang 11
decl (Decl
n "dclk_i"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 538,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,30200,11600,31400"
st "dclk_i     : std_logic"
)
)
*15 (Net
uid 545,0
lang 11
decl (Decl
n "rst_i"
t "std_logic"
o 16
suid 12,0
)
declText (MLText
uid 546,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,36200,11000,37400"
st "rst_i      : std_logic"
)
)
*16 (Net
uid 553,0
lang 11
decl (Decl
n "fastclk_i"
t "std_logic"
o 12
suid 13,0
)
declText (MLText
uid 554,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,31400,11500,32600"
st "fastclk_i  : std_logic"
)
)
*17 (Net
uid 561,0
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 14,0
)
declText (MLText
uid 562,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,19400,11900,20600"
st "com_i      : std_logic"
)
)
*18 (Net
uid 569,0
decl (Decl
n "l0_i"
t "std_logic"
o 13
suid 15,0
)
declText (MLText
uid 570,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,32600,11100,33800"
st "l0_i       : std_logic"
)
)
*19 (Net
uid 577,0
decl (Decl
n "l1_i"
t "std_logic"
o 14
suid 16,0
)
declText (MLText
uid 578,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,33800,11100,35000"
st "l1_i       : std_logic"
)
)
*20 (Net
uid 585,0
decl (Decl
n "r3s_i"
t "std_logic"
o 15
suid 17,0
)
declText (MLText
uid 586,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,35000,11300,36200"
st "r3s_i      : std_logic"
)
)
*21 (PortIoIn
uid 633,0
shape (CompositeShape
uid 634,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 635,0
sl 0
ro 270
xt "26000,-6375,27500,-5625"
)
(Line
uid 636,0
sl 0
ro 270
xt "27500,-6000,28000,-6000"
pts [
"27500,-6000"
"28000,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 637,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 638,0
va (VaSet
isHidden 1
)
xt "20500,-6500,25000,-5500"
st "rst_por_ni"
ju 2
blo "25000,-5700"
tm "WireNameMgr"
)
)
)
*22 (PortIoIn
uid 639,0
shape (CompositeShape
uid 640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 641,0
sl 0
ro 270
xt "26000,-3375,27500,-2625"
)
(Line
uid 642,0
sl 0
ro 270
xt "27500,-3000,28000,-3000"
pts [
"27500,-3000"
"28000,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 643,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
)
xt "22900,-3500,25000,-2500"
st "bco_i"
ju 2
blo "25000,-2700"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 645,0
shape (CompositeShape
uid 646,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 647,0
sl 0
ro 270
xt "26000,-2375,27500,-1625"
)
(Line
uid 648,0
sl 0
ro 270
xt "27500,-2000,28000,-2000"
pts [
"27500,-2000"
"28000,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 649,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 650,0
va (VaSet
isHidden 1
)
xt "22800,-2500,25000,-1500"
st "dclk_i"
ju 2
blo "25000,-1700"
tm "WireNameMgr"
)
)
)
*24 (PortIoIn
uid 651,0
shape (CompositeShape
uid 652,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 653,0
sl 0
ro 270
xt "26000,-5375,27500,-4625"
)
(Line
uid 654,0
sl 0
ro 270
xt "27500,-5000,28000,-5000"
pts [
"27500,-5000"
"28000,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 655,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
isHidden 1
)
xt "23300,-5500,25000,-4500"
st "rst_i"
ju 2
blo "25000,-4700"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 657,0
shape (CompositeShape
uid 658,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 659,0
sl 0
ro 270
xt "26000,-1375,27500,-625"
)
(Line
uid 660,0
sl 0
ro 270
xt "27500,-1000,28000,-1000"
pts [
"27500,-1000"
"28000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 661,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 662,0
va (VaSet
isHidden 1
)
xt "21900,-1500,25000,-500"
st "fastclk_i"
ju 2
blo "25000,-700"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 663,0
shape (CompositeShape
uid 664,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 665,0
sl 0
ro 270
xt "26000,1625,27500,2375"
)
(Line
uid 666,0
sl 0
ro 270
xt "27500,2000,28000,2000"
pts [
"27500,2000"
"28000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 667,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 668,0
va (VaSet
isHidden 1
)
xt "22800,1500,25000,2500"
st "com_i"
ju 2
blo "25000,2300"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 669,0
shape (CompositeShape
uid 670,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 671,0
sl 0
ro 270
xt "26000,2625,27500,3375"
)
(Line
uid 672,0
sl 0
ro 270
xt "27500,3000,28000,3000"
pts [
"27500,3000"
"28000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 673,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 674,0
va (VaSet
isHidden 1
)
xt "23600,2500,25000,3500"
st "l0_i"
ju 2
blo "25000,3300"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 675,0
shape (CompositeShape
uid 676,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 677,0
sl 0
ro 270
xt "26000,3625,27500,4375"
)
(Line
uid 678,0
sl 0
ro 270
xt "27500,4000,28000,4000"
pts [
"27500,4000"
"28000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 679,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 680,0
va (VaSet
isHidden 1
)
xt "23600,3500,25000,4500"
st "l1_i"
ju 2
blo "25000,4300"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 681,0
shape (CompositeShape
uid 682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 683,0
sl 0
ro 270
xt "26000,4625,27500,5375"
)
(Line
uid 684,0
sl 0
ro 270
xt "27500,5000,28000,5000"
pts [
"27500,5000"
"28000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 685,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
isHidden 1
)
xt "23100,4500,25000,5500"
st "r3s_i"
ju 2
blo "25000,5300"
tm "WireNameMgr"
)
)
)
*30 (SaComponent
uid 1361,0
optionalChildren [
*31 (CptPort
uid 1261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,-6375,40000,-5625"
)
tg (CPTG
uid 1263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1264,0
va (VaSet
)
xt "41000,-6500,45500,-5500"
st "rst_por_ni"
blo "41000,-5700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_por_ni"
t "std_logic"
o 13
suid 9,0
)
)
)
*32 (CptPort
uid 1265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,-3375,40000,-2625"
)
tg (CPTG
uid 1267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1268,0
va (VaSet
)
xt "41000,-3500,43100,-2500"
st "bco_i"
blo "41000,-2700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "bco_i"
t "std_logic"
o 1
suid 10,0
)
)
)
*33 (CptPort
uid 1269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,-2375,40000,-1625"
)
tg (CPTG
uid 1271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1272,0
va (VaSet
)
xt "41000,-2500,43200,-1500"
st "dclk_i"
blo "41000,-1700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dclk_i"
t "std_logic"
o 7
suid 11,0
)
)
)
*34 (CptPort
uid 1273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,-5375,40000,-4625"
)
tg (CPTG
uid 1275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1276,0
va (VaSet
)
xt "41000,-5500,42700,-4500"
st "rst_i"
blo "41000,-4700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_i"
t "std_logic"
o 12
suid 12,0
)
)
)
*35 (CptPort
uid 1277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,-1375,40000,-625"
)
tg (CPTG
uid 1279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1280,0
va (VaSet
)
xt "41000,-1500,44100,-500"
st "fastclk_i"
blo "41000,-700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fastclk_i"
t "std_logic"
o 8
suid 13,0
)
)
)
*36 (CptPort
uid 1281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,1625,40000,2375"
)
tg (CPTG
uid 1283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1284,0
va (VaSet
)
xt "41000,1500,43200,2500"
st "com_i"
blo "41000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 14,0
)
)
)
*37 (CptPort
uid 1285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,2625,40000,3375"
)
tg (CPTG
uid 1287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1288,0
va (VaSet
)
xt "41000,2500,42400,3500"
st "l0_i"
blo "41000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "l0_i"
t "std_logic"
o 9
suid 15,0
)
)
)
*38 (CptPort
uid 1289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,3625,40000,4375"
)
tg (CPTG
uid 1291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1292,0
va (VaSet
)
xt "41000,3500,42400,4500"
st "l1_i"
blo "41000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "l1_i"
t "std_logic"
o 10
suid 16,0
)
)
)
*39 (CptPort
uid 1293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,4625,40000,5375"
)
tg (CPTG
uid 1295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1296,0
va (VaSet
)
xt "41000,4500,42900,5500"
st "r3s_i"
blo "41000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "r3s_i"
t "std_logic"
o 11
suid 17,0
)
)
)
*40 (CptPort
uid 1297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,7625,40000,8375"
)
tg (CPTG
uid 1299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1300,0
va (VaSet
)
xt "41000,7500,43400,8500"
st "dat0_i"
blo "41000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "dat0_i"
t "std_logic"
o 3
suid 20,0
)
)
)
*41 (CptPort
uid 1301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,7625,59750,8375"
)
tg (CPTG
uid 1303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1304,0
va (VaSet
)
xt "55300,7500,58000,8500"
st "dat0_o"
ju 2
blo "58000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat0_o"
t "std_logic"
o 18
suid 21,0
)
)
)
*42 (CptPort
uid 1305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1306,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,8625,40000,9375"
)
tg (CPTG
uid 1307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1308,0
va (VaSet
)
xt "41000,8500,44100,9500"
st "xoff0_o"
blo "41000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff0_o"
t "std_logic"
o 22
suid 22,0
)
)
)
*43 (CptPort
uid 1309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1310,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,8625,59750,9375"
)
tg (CPTG
uid 1311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1312,0
va (VaSet
)
xt "55200,8500,58000,9500"
st "xoff0_i"
ju 2
blo "58000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff0_i"
t "std_logic"
o 14
suid 23,0
)
)
)
*44 (CptPort
uid 1313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1314,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,10625,40000,11375"
)
tg (CPTG
uid 1315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
)
xt "41000,10500,43700,11500"
st "dat1_o"
blo "41000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat1_o"
t "std_logic"
o 19
suid 24,0
)
)
)
*45 (CptPort
uid 1317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1318,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,10625,59750,11375"
)
tg (CPTG
uid 1319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1320,0
va (VaSet
)
xt "55600,10500,58000,11500"
st "dat1_i"
ju 2
blo "58000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "dat1_i"
t "std_logic"
o 4
suid 25,0
)
)
)
*46 (CptPort
uid 1321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,11625,40000,12375"
)
tg (CPTG
uid 1323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1324,0
va (VaSet
)
xt "41000,11500,43800,12500"
st "xoff1_i"
blo "41000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff1_i"
t "std_logic"
o 15
suid 26,0
)
)
)
*47 (CptPort
uid 1325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,11625,59750,12375"
)
tg (CPTG
uid 1327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1328,0
va (VaSet
)
xt "54900,11500,58000,12500"
st "xoff1_o"
ju 2
blo "58000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff1_o"
t "std_logic"
o 23
suid 27,0
)
)
)
*48 (CptPort
uid 1329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,14625,40000,15375"
)
tg (CPTG
uid 1331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1332,0
va (VaSet
)
xt "41000,14500,43400,15500"
st "dat2_i"
blo "41000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "dat2_i"
t "std_logic"
o 5
suid 28,0
)
)
)
*49 (CptPort
uid 1333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,14625,59750,15375"
)
tg (CPTG
uid 1335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1336,0
va (VaSet
)
xt "55300,14500,58000,15500"
st "dat2_o"
ju 2
blo "58000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat2_o"
t "std_logic"
o 20
suid 29,0
)
)
)
*50 (CptPort
uid 1337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1338,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,15625,40000,16375"
)
tg (CPTG
uid 1339,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1340,0
va (VaSet
)
xt "41000,15500,44100,16500"
st "xoff2_o"
blo "41000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff2_o"
t "std_logic"
o 24
suid 30,0
)
)
)
*51 (CptPort
uid 1341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1342,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,15625,59750,16375"
)
tg (CPTG
uid 1343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1344,0
va (VaSet
)
xt "55200,15500,58000,16500"
st "xoff2_i"
ju 2
blo "58000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff2_i"
t "std_logic"
o 16
suid 31,0
)
)
)
*52 (CptPort
uid 1345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1346,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,17625,40000,18375"
)
tg (CPTG
uid 1347,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1348,0
va (VaSet
)
xt "41000,17500,43700,18500"
st "dat3_o"
blo "41000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat3_o"
t "std_logic"
o 21
suid 32,0
)
)
)
*53 (CptPort
uid 1349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1350,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,17625,59750,18375"
)
tg (CPTG
uid 1351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1352,0
va (VaSet
)
xt "55600,17500,58000,18500"
st "dat3_i"
ju 2
blo "58000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "dat3_i"
t "std_logic"
o 6
suid 33,0
)
)
)
*54 (CptPort
uid 1353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,18625,40000,19375"
)
tg (CPTG
uid 1355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1356,0
va (VaSet
)
xt "41000,18500,43800,19500"
st "xoff3_i"
blo "41000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff3_i"
t "std_logic"
o 17
suid 34,0
)
)
)
*55 (CptPort
uid 1357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,18625,59750,19375"
)
tg (CPTG
uid 1359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1360,0
va (VaSet
)
xt "54900,18500,58000,19500"
st "xoff3_o"
ju 2
blo "58000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff3_o"
t "std_logic"
o 25
suid 35,0
)
)
)
]
shape (Rectangle
uid 1362,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,-7000,59000,21000"
)
oxt "15000,6000,34000,31000"
ttg (MlTextGroup
uid 1363,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 1364,0
va (VaSet
font "helvetica,8,1"
)
xt "46850,-7000,50450,-6000"
st "abc_emu"
blo "46850,-6200"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 1365,0
va (VaSet
font "helvetica,8,1"
)
xt "46850,-6000,53550,-5000"
st "mod130_hybrid"
blo "46850,-5200"
tm "CptNameMgr"
)
*58 (Text
uid 1366,0
va (VaSet
font "helvetica,8,1"
)
xt "46850,-5000,49450,-4000"
st "Uhyb0"
blo "46850,-4200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1367,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1368,0
text (MLText
uid 1369,0
va (VaSet
)
xt "40000,-9000,62600,-7000"
st "CHIPS_PER_CHAIN = CHIPS_PER_CHAIN0    ( integer )  
PADID_MIN       = PADID_MIN0          ( integer )  "
)
header ""
)
elements [
(GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "CHIPS_PER_CHAIN0"
)
(GiElement
name "PADID_MIN"
type "integer"
value "PADID_MIN0"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*59 (PortIoOut
uid 1619,0
shape (CompositeShape
uid 1620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1621,0
sl 0
ro 270
xt "70500,7625,72000,8375"
)
(Line
uid 1622,0
sl 0
ro 270
xt "70000,8000,70500,8000"
pts [
"70000,8000"
"70500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1623,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
isHidden 1
)
xt "73000,7500,76200,8500"
st "dat00_o"
blo "73000,8300"
tm "WireNameMgr"
)
)
)
*60 (PortIoIn
uid 1625,0
shape (CompositeShape
uid 1626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1627,0
sl 0
ro 90
xt "70500,8625,72000,9375"
)
(Line
uid 1628,0
sl 0
ro 90
xt "70000,9000,70500,9000"
pts [
"70500,9000"
"70000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1630,0
va (VaSet
isHidden 1
)
xt "73000,8500,76300,9500"
st "xoff00_i"
blo "73000,9300"
tm "WireNameMgr"
)
)
)
*61 (PortIoIn
uid 1631,0
shape (CompositeShape
uid 1632,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1633,0
sl 0
ro 90
xt "70500,10625,72000,11375"
)
(Line
uid 1634,0
sl 0
ro 90
xt "70000,11000,70500,11000"
pts [
"70500,11000"
"70000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1635,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1636,0
va (VaSet
isHidden 1
)
xt "73000,10500,75900,11500"
st "dat01_i"
blo "73000,11300"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 1637,0
shape (CompositeShape
uid 1638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1639,0
sl 0
ro 270
xt "70500,11625,72000,12375"
)
(Line
uid 1640,0
sl 0
ro 270
xt "70000,12000,70500,12000"
pts [
"70000,12000"
"70500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1641,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1642,0
va (VaSet
isHidden 1
)
xt "73000,11500,76600,12500"
st "xoff01_o"
blo "73000,12300"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 1643,0
shape (CompositeShape
uid 1644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1645,0
sl 0
ro 270
xt "70500,14625,72000,15375"
)
(Line
uid 1646,0
sl 0
ro 270
xt "70000,15000,70500,15000"
pts [
"70000,15000"
"70500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1647,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1648,0
va (VaSet
isHidden 1
)
xt "73000,14500,76200,15500"
st "dat02_o"
blo "73000,15300"
tm "WireNameMgr"
)
)
)
*64 (PortIoIn
uid 1649,0
shape (CompositeShape
uid 1650,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1651,0
sl 0
ro 90
xt "70500,15625,72000,16375"
)
(Line
uid 1652,0
sl 0
ro 90
xt "70000,16000,70500,16000"
pts [
"70500,16000"
"70000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1653,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1654,0
va (VaSet
isHidden 1
)
xt "73000,15500,76300,16500"
st "xoff02_i"
blo "73000,16300"
tm "WireNameMgr"
)
)
)
*65 (PortIoIn
uid 1655,0
shape (CompositeShape
uid 1656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1657,0
sl 0
ro 90
xt "70500,17625,72000,18375"
)
(Line
uid 1658,0
sl 0
ro 90
xt "70000,18000,70500,18000"
pts [
"70500,18000"
"70000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1659,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1660,0
va (VaSet
isHidden 1
)
xt "73000,17500,75900,18500"
st "dat03_i"
blo "73000,18300"
tm "WireNameMgr"
)
)
)
*66 (PortIoOut
uid 1661,0
shape (CompositeShape
uid 1662,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1663,0
sl 0
ro 270
xt "70500,18625,72000,19375"
)
(Line
uid 1664,0
sl 0
ro 270
xt "70000,19000,70500,19000"
pts [
"70000,19000"
"70500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1665,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1666,0
va (VaSet
isHidden 1
)
xt "73000,18500,76600,19500"
st "xoff03_o"
blo "73000,19300"
tm "WireNameMgr"
)
)
)
*67 (PortIoIn
uid 1731,0
shape (CompositeShape
uid 1732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1733,0
sl 0
ro 270
xt "26000,7625,27500,8375"
)
(Line
uid 1734,0
sl 0
ro 270
xt "27500,8000,28000,8000"
pts [
"27500,8000"
"28000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1735,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1736,0
va (VaSet
isHidden 1
)
xt "22100,7500,25000,8500"
st "dat00_i"
ju 2
blo "25000,8300"
tm "WireNameMgr"
)
)
)
*68 (PortIoOut
uid 1737,0
shape (CompositeShape
uid 1738,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1739,0
sl 0
ro 90
xt "26000,8625,27500,9375"
)
(Line
uid 1740,0
sl 0
ro 90
xt "27500,9000,28000,9000"
pts [
"28000,9000"
"27500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1741,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1742,0
va (VaSet
isHidden 1
)
xt "21400,8500,25000,9500"
st "xoff00_o"
ju 2
blo "25000,9300"
tm "WireNameMgr"
)
)
)
*69 (PortIoOut
uid 1743,0
shape (CompositeShape
uid 1744,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1745,0
sl 0
ro 90
xt "26000,10625,27500,11375"
)
(Line
uid 1746,0
sl 0
ro 90
xt "27500,11000,28000,11000"
pts [
"28000,11000"
"27500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1747,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1748,0
va (VaSet
isHidden 1
)
xt "21800,10500,25000,11500"
st "dat01_o"
ju 2
blo "25000,11300"
tm "WireNameMgr"
)
)
)
*70 (PortIoIn
uid 1749,0
shape (CompositeShape
uid 1750,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1751,0
sl 0
ro 270
xt "26000,11625,27500,12375"
)
(Line
uid 1752,0
sl 0
ro 270
xt "27500,12000,28000,12000"
pts [
"27500,12000"
"28000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1753,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1754,0
va (VaSet
isHidden 1
)
xt "21700,11500,25000,12500"
st "xoff01_i"
ju 2
blo "25000,12300"
tm "WireNameMgr"
)
)
)
*71 (PortIoIn
uid 1755,0
shape (CompositeShape
uid 1756,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1757,0
sl 0
ro 270
xt "26000,14625,27500,15375"
)
(Line
uid 1758,0
sl 0
ro 270
xt "27500,15000,28000,15000"
pts [
"27500,15000"
"28000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1759,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1760,0
va (VaSet
isHidden 1
)
xt "22100,14500,25000,15500"
st "dat02_i"
ju 2
blo "25000,15300"
tm "WireNameMgr"
)
)
)
*72 (PortIoOut
uid 1761,0
shape (CompositeShape
uid 1762,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1763,0
sl 0
ro 90
xt "26000,15625,27500,16375"
)
(Line
uid 1764,0
sl 0
ro 90
xt "27500,16000,28000,16000"
pts [
"28000,16000"
"27500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1765,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1766,0
va (VaSet
isHidden 1
)
xt "21400,15500,25000,16500"
st "xoff02_o"
ju 2
blo "25000,16300"
tm "WireNameMgr"
)
)
)
*73 (PortIoOut
uid 1767,0
shape (CompositeShape
uid 1768,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1769,0
sl 0
ro 90
xt "26000,17625,27500,18375"
)
(Line
uid 1770,0
sl 0
ro 90
xt "27500,18000,28000,18000"
pts [
"28000,18000"
"27500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1771,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1772,0
va (VaSet
isHidden 1
)
xt "21800,17500,25000,18500"
st "dat03_o"
ju 2
blo "25000,18300"
tm "WireNameMgr"
)
)
)
*74 (PortIoIn
uid 1773,0
shape (CompositeShape
uid 1774,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1775,0
sl 0
ro 270
xt "26000,18625,27500,19375"
)
(Line
uid 1776,0
sl 0
ro 270
xt "27500,19000,28000,19000"
pts [
"27500,19000"
"28000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1777,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1778,0
va (VaSet
isHidden 1
)
xt "21700,18500,25000,19500"
st "xoff03_i"
ju 2
blo "25000,19300"
tm "WireNameMgr"
)
)
)
*75 (SaComponent
uid 2065,0
optionalChildren [
*76 (CptPort
uid 1965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,-6375,94000,-5625"
)
tg (CPTG
uid 1967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1968,0
va (VaSet
)
xt "95000,-6500,99500,-5500"
st "rst_por_ni"
blo "95000,-5700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_por_ni"
t "std_logic"
o 13
suid 9,0
)
)
)
*77 (CptPort
uid 1969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,-3375,94000,-2625"
)
tg (CPTG
uid 1971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1972,0
va (VaSet
)
xt "95000,-3500,97100,-2500"
st "bco_i"
blo "95000,-2700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "bco_i"
t "std_logic"
o 1
suid 10,0
)
)
)
*78 (CptPort
uid 1973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,-2375,94000,-1625"
)
tg (CPTG
uid 1975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1976,0
va (VaSet
)
xt "95000,-2500,97200,-1500"
st "dclk_i"
blo "95000,-1700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dclk_i"
t "std_logic"
o 7
suid 11,0
)
)
)
*79 (CptPort
uid 1977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,-5375,94000,-4625"
)
tg (CPTG
uid 1979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1980,0
va (VaSet
)
xt "95000,-5500,96700,-4500"
st "rst_i"
blo "95000,-4700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_i"
t "std_logic"
o 12
suid 12,0
)
)
)
*80 (CptPort
uid 1981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,-1375,94000,-625"
)
tg (CPTG
uid 1983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1984,0
va (VaSet
)
xt "95000,-1500,98100,-500"
st "fastclk_i"
blo "95000,-700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "fastclk_i"
t "std_logic"
o 8
suid 13,0
)
)
)
*81 (CptPort
uid 1985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,1625,94000,2375"
)
tg (CPTG
uid 1987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1988,0
va (VaSet
)
xt "95000,1500,97200,2500"
st "com_i"
blo "95000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 14,0
)
)
)
*82 (CptPort
uid 1989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,2625,94000,3375"
)
tg (CPTG
uid 1991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1992,0
va (VaSet
)
xt "95000,2500,96400,3500"
st "l0_i"
blo "95000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "l0_i"
t "std_logic"
o 9
suid 15,0
)
)
)
*83 (CptPort
uid 1993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,3625,94000,4375"
)
tg (CPTG
uid 1995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1996,0
va (VaSet
)
xt "95000,3500,96400,4500"
st "l1_i"
blo "95000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "l1_i"
t "std_logic"
o 10
suid 16,0
)
)
)
*84 (CptPort
uid 1997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,4625,94000,5375"
)
tg (CPTG
uid 1999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2000,0
va (VaSet
)
xt "95000,4500,96900,5500"
st "r3s_i"
blo "95000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "r3s_i"
t "std_logic"
o 11
suid 17,0
)
)
)
*85 (CptPort
uid 2001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2002,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,7625,94000,8375"
)
tg (CPTG
uid 2003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2004,0
va (VaSet
)
xt "95000,7500,97400,8500"
st "dat0_i"
blo "95000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "dat0_i"
t "std_logic"
o 3
suid 20,0
)
)
)
*86 (CptPort
uid 2005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,7625,113750,8375"
)
tg (CPTG
uid 2007,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2008,0
va (VaSet
)
xt "109300,7500,112000,8500"
st "dat0_o"
ju 2
blo "112000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat0_o"
t "std_logic"
o 18
suid 21,0
)
)
)
*87 (CptPort
uid 2009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2010,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,8625,94000,9375"
)
tg (CPTG
uid 2011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2012,0
va (VaSet
)
xt "95000,8500,98100,9500"
st "xoff0_o"
blo "95000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff0_o"
t "std_logic"
o 22
suid 22,0
)
)
)
*88 (CptPort
uid 2013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2014,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,8625,113750,9375"
)
tg (CPTG
uid 2015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2016,0
va (VaSet
)
xt "109200,8500,112000,9500"
st "xoff0_i"
ju 2
blo "112000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff0_i"
t "std_logic"
o 14
suid 23,0
)
)
)
*89 (CptPort
uid 2017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2018,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,10625,94000,11375"
)
tg (CPTG
uid 2019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2020,0
va (VaSet
)
xt "95000,10500,97700,11500"
st "dat1_o"
blo "95000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat1_o"
t "std_logic"
o 19
suid 24,0
)
)
)
*90 (CptPort
uid 2021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2022,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,10625,113750,11375"
)
tg (CPTG
uid 2023,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2024,0
va (VaSet
)
xt "109600,10500,112000,11500"
st "dat1_i"
ju 2
blo "112000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "dat1_i"
t "std_logic"
o 4
suid 25,0
)
)
)
*91 (CptPort
uid 2025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,11625,94000,12375"
)
tg (CPTG
uid 2027,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2028,0
va (VaSet
)
xt "95000,11500,97800,12500"
st "xoff1_i"
blo "95000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff1_i"
t "std_logic"
o 15
suid 26,0
)
)
)
*92 (CptPort
uid 2029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,11625,113750,12375"
)
tg (CPTG
uid 2031,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2032,0
va (VaSet
)
xt "108900,11500,112000,12500"
st "xoff1_o"
ju 2
blo "112000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff1_o"
t "std_logic"
o 23
suid 27,0
)
)
)
*93 (CptPort
uid 2033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,14625,94000,15375"
)
tg (CPTG
uid 2035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2036,0
va (VaSet
)
xt "95000,14500,97400,15500"
st "dat2_i"
blo "95000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "dat2_i"
t "std_logic"
o 5
suid 28,0
)
)
)
*94 (CptPort
uid 2037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,14625,113750,15375"
)
tg (CPTG
uid 2039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2040,0
va (VaSet
)
xt "109300,14500,112000,15500"
st "dat2_o"
ju 2
blo "112000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat2_o"
t "std_logic"
o 20
suid 29,0
)
)
)
*95 (CptPort
uid 2041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2042,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,15625,94000,16375"
)
tg (CPTG
uid 2043,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2044,0
va (VaSet
)
xt "95000,15500,98100,16500"
st "xoff2_o"
blo "95000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff2_o"
t "std_logic"
o 24
suid 30,0
)
)
)
*96 (CptPort
uid 2045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2046,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,15625,113750,16375"
)
tg (CPTG
uid 2047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2048,0
va (VaSet
)
xt "109200,15500,112000,16500"
st "xoff2_i"
ju 2
blo "112000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff2_i"
t "std_logic"
o 16
suid 31,0
)
)
)
*97 (CptPort
uid 2049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2050,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,17625,94000,18375"
)
tg (CPTG
uid 2051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2052,0
va (VaSet
)
xt "95000,17500,97700,18500"
st "dat3_o"
blo "95000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat3_o"
t "std_logic"
o 21
suid 32,0
)
)
)
*98 (CptPort
uid 2053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2054,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,17625,113750,18375"
)
tg (CPTG
uid 2055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2056,0
va (VaSet
)
xt "109600,17500,112000,18500"
st "dat3_i"
ju 2
blo "112000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "dat3_i"
t "std_logic"
o 6
suid 33,0
)
)
)
*99 (CptPort
uid 2057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,18625,94000,19375"
)
tg (CPTG
uid 2059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2060,0
va (VaSet
)
xt "95000,18500,97800,19500"
st "xoff3_i"
blo "95000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff3_i"
t "std_logic"
o 17
suid 34,0
)
)
)
*100 (CptPort
uid 2061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,18625,113750,19375"
)
tg (CPTG
uid 2063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2064,0
va (VaSet
)
xt "108900,18500,112000,19500"
st "xoff3_o"
ju 2
blo "112000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff3_o"
t "std_logic"
o 25
suid 35,0
)
)
)
]
shape (Rectangle
uid 2066,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94000,-7000,113000,21000"
)
oxt "15000,1000,34000,31000"
ttg (MlTextGroup
uid 2067,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 2068,0
va (VaSet
font "helvetica,8,1"
)
xt "100850,-7000,104450,-6000"
st "abc_emu"
blo "100850,-6200"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 2069,0
va (VaSet
font "helvetica,8,1"
)
xt "100850,-6000,107550,-5000"
st "mod130_hybrid"
blo "100850,-5200"
tm "CptNameMgr"
)
*103 (Text
uid 2070,0
va (VaSet
font "helvetica,8,1"
)
xt "100850,-5000,103450,-4000"
st "Uhyb1"
blo "100850,-4200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2071,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2072,0
text (MLText
uid 2073,0
va (VaSet
)
xt "94000,-9000,116600,-7000"
st "CHIPS_PER_CHAIN = CHIPS_PER_CHAIN1    ( integer )  
PADID_MIN       = PADID_MIN1          ( integer )  "
)
header ""
)
elements [
(GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "CHIPS_PER_CHAIN1"
)
(GiElement
name "PADID_MIN"
type "integer"
value "PADID_MIN1"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*104 (Net
uid 2170,0
decl (Decl
n "dat10_i"
t "std_logic"
o 7
suid 76,0
)
declText (MLText
uid 2171,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,25400,12000,26600"
st "dat10_i    : std_logic"
)
)
*105 (Net
uid 2172,0
decl (Decl
n "xoff10_o"
t "std_logic"
o 38
suid 77,0
)
declText (MLText
uid 2173,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,62600,12200,63800"
st "xoff10_o   : std_logic"
)
)
*106 (Net
uid 2174,0
decl (Decl
n "dat11_o"
t "std_logic"
o 31
suid 78,0
)
declText (MLText
uid 2175,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,54200,12300,55400"
st "dat11_o    : std_logic"
)
)
*107 (Net
uid 2176,0
decl (Decl
n "xoff11_i"
t "std_logic"
o 23
suid 79,0
)
declText (MLText
uid 2177,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,44600,11900,45800"
st "xoff11_i   : std_logic"
)
)
*108 (Net
uid 2178,0
decl (Decl
n "dat12_i"
t "std_logic"
o 9
suid 80,0
)
declText (MLText
uid 2179,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,27800,12000,29000"
st "dat12_i    : std_logic"
)
)
*109 (Net
uid 2180,0
decl (Decl
n "xoff12_o"
t "std_logic"
o 40
suid 81,0
)
declText (MLText
uid 2181,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,65000,12200,66200"
st "xoff12_o   : std_logic"
)
)
*110 (Net
uid 2182,0
decl (Decl
n "dat13_o"
t "std_logic"
o 33
suid 82,0
)
declText (MLText
uid 2183,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,56600,12300,57800"
st "dat13_o    : std_logic"
)
)
*111 (Net
uid 2184,0
decl (Decl
n "xoff13_i"
t "std_logic"
o 25
suid 83,0
)
declText (MLText
uid 2185,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,47000,11900,48200"
st "xoff13_i   : std_logic"
)
)
*112 (Net
uid 2186,0
decl (Decl
n "dat10_o"
t "std_logic"
o 30
suid 84,0
)
declText (MLText
uid 2187,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,53000,12300,54200"
st "dat10_o    : std_logic"
)
)
*113 (Net
uid 2188,0
decl (Decl
n "xoff10_i"
t "std_logic"
o 22
suid 85,0
)
declText (MLText
uid 2189,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,43400,11900,44600"
st "xoff10_i   : std_logic"
)
)
*114 (Net
uid 2190,0
decl (Decl
n "dat11_i"
t "std_logic"
o 8
suid 86,0
)
declText (MLText
uid 2191,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,26600,12000,27800"
st "dat11_i    : std_logic"
)
)
*115 (Net
uid 2192,0
decl (Decl
n "xoff11_o"
t "std_logic"
o 39
suid 87,0
)
declText (MLText
uid 2193,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,63800,12200,65000"
st "xoff11_o   : std_logic"
)
)
*116 (Net
uid 2194,0
decl (Decl
n "dat12_o"
t "std_logic"
o 32
suid 88,0
)
declText (MLText
uid 2195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,55400,12300,56600"
st "dat12_o    : std_logic"
)
)
*117 (Net
uid 2196,0
decl (Decl
n "xoff12_i"
t "std_logic"
o 24
suid 89,0
)
declText (MLText
uid 2197,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,45800,11900,47000"
st "xoff12_i   : std_logic"
)
)
*118 (Net
uid 2198,0
decl (Decl
n "dat13_i"
t "std_logic"
o 10
suid 90,0
)
declText (MLText
uid 2199,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,29000,12000,30200"
st "dat13_i    : std_logic"
)
)
*119 (Net
uid 2200,0
decl (Decl
n "xoff13_o"
t "std_logic"
o 41
suid 91,0
)
declText (MLText
uid 2201,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,66200,12200,67400"
st "xoff13_o   : std_logic"
)
)
*120 (Net
uid 2202,0
decl (Decl
n "dat00_i"
t "std_logic"
o 3
suid 92,0
)
declText (MLText
uid 2203,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,20600,12000,21800"
st "dat00_i    : std_logic"
)
)
*121 (Net
uid 2204,0
decl (Decl
n "xoff00_o"
t "std_logic"
o 34
suid 93,0
)
declText (MLText
uid 2205,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,57800,12200,59000"
st "xoff00_o   : std_logic"
)
)
*122 (Net
uid 2206,0
decl (Decl
n "dat01_o"
t "std_logic"
o 27
suid 94,0
)
declText (MLText
uid 2207,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,49400,12300,50600"
st "dat01_o    : std_logic"
)
)
*123 (Net
uid 2208,0
decl (Decl
n "xoff01_i"
t "std_logic"
o 19
suid 95,0
)
declText (MLText
uid 2209,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,39800,11900,41000"
st "xoff01_i   : std_logic"
)
)
*124 (Net
uid 2210,0
decl (Decl
n "dat02_i"
t "std_logic"
o 5
suid 96,0
)
declText (MLText
uid 2211,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,23000,12000,24200"
st "dat02_i    : std_logic"
)
)
*125 (Net
uid 2212,0
decl (Decl
n "xoff02_o"
t "std_logic"
o 36
suid 97,0
)
declText (MLText
uid 2213,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,60200,12200,61400"
st "xoff02_o   : std_logic"
)
)
*126 (Net
uid 2214,0
decl (Decl
n "dat03_o"
t "std_logic"
o 29
suid 98,0
)
declText (MLText
uid 2215,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,51800,12300,53000"
st "dat03_o    : std_logic"
)
)
*127 (Net
uid 2216,0
decl (Decl
n "xoff03_i"
t "std_logic"
o 21
suid 99,0
)
declText (MLText
uid 2217,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,42200,11900,43400"
st "xoff03_i   : std_logic"
)
)
*128 (Net
uid 2218,0
decl (Decl
n "dat00_o"
t "std_logic"
o 26
suid 100,0
)
declText (MLText
uid 2219,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,48200,12300,49400"
st "dat00_o    : std_logic"
)
)
*129 (Net
uid 2220,0
decl (Decl
n "xoff00_i"
t "std_logic"
o 18
suid 101,0
)
declText (MLText
uid 2221,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,38600,11900,39800"
st "xoff00_i   : std_logic"
)
)
*130 (Net
uid 2222,0
decl (Decl
n "dat01_i"
t "std_logic"
o 4
suid 102,0
)
declText (MLText
uid 2223,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,21800,12000,23000"
st "dat01_i    : std_logic"
)
)
*131 (Net
uid 2224,0
decl (Decl
n "xoff01_o"
t "std_logic"
o 35
suid 103,0
)
declText (MLText
uid 2225,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,59000,12200,60200"
st "xoff01_o   : std_logic"
)
)
*132 (Net
uid 2226,0
decl (Decl
n "dat02_o"
t "std_logic"
o 28
suid 104,0
)
declText (MLText
uid 2227,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,50600,12300,51800"
st "dat02_o    : std_logic"
)
)
*133 (Net
uid 2228,0
decl (Decl
n "xoff02_i"
t "std_logic"
o 20
suid 105,0
)
declText (MLText
uid 2229,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,41000,11900,42200"
st "xoff02_i   : std_logic"
)
)
*134 (Net
uid 2230,0
decl (Decl
n "dat03_i"
t "std_logic"
o 6
suid 106,0
)
declText (MLText
uid 2231,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,24200,12000,25400"
st "dat03_i    : std_logic"
)
)
*135 (Net
uid 2232,0
decl (Decl
n "xoff03_o"
t "std_logic"
o 37
suid 107,0
)
declText (MLText
uid 2233,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "2000,61400,12200,62600"
st "xoff03_o   : std_logic"
)
)
*136 (PortIoIn
uid 2234,0
shape (CompositeShape
uid 2235,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2236,0
sl 0
ro 270
xt "80000,7625,81500,8375"
)
(Line
uid 2237,0
sl 0
ro 270
xt "81500,8000,82000,8000"
pts [
"81500,8000"
"82000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2238,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2239,0
va (VaSet
isHidden 1
)
xt "76100,7500,79000,8500"
st "dat10_i"
ju 2
blo "79000,8300"
tm "WireNameMgr"
)
)
)
*137 (PortIoIn
uid 2246,0
shape (CompositeShape
uid 2247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2248,0
sl 0
ro 270
xt "80000,11625,81500,12375"
)
(Line
uid 2249,0
sl 0
ro 270
xt "81500,12000,82000,12000"
pts [
"81500,12000"
"82000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2250,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2251,0
va (VaSet
isHidden 1
)
xt "75700,11500,79000,12500"
st "xoff11_i"
ju 2
blo "79000,12300"
tm "WireNameMgr"
)
)
)
*138 (PortIoIn
uid 2252,0
shape (CompositeShape
uid 2253,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2254,0
sl 0
ro 270
xt "80000,14625,81500,15375"
)
(Line
uid 2255,0
sl 0
ro 270
xt "81500,15000,82000,15000"
pts [
"81500,15000"
"82000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2256,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2257,0
va (VaSet
isHidden 1
)
xt "76100,14500,79000,15500"
st "dat12_i"
ju 2
blo "79000,15300"
tm "WireNameMgr"
)
)
)
*139 (PortIoIn
uid 2258,0
shape (CompositeShape
uid 2259,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2260,0
sl 0
ro 270
xt "80000,18625,81500,19375"
)
(Line
uid 2261,0
sl 0
ro 270
xt "81500,19000,82000,19000"
pts [
"81500,19000"
"82000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2262,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2263,0
va (VaSet
isHidden 1
)
xt "75700,18500,79000,19500"
st "xoff13_i"
ju 2
blo "79000,19300"
tm "WireNameMgr"
)
)
)
*140 (PortIoIn
uid 2270,0
shape (CompositeShape
uid 2271,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2272,0
sl 0
ro 90
xt "124500,8625,126000,9375"
)
(Line
uid 2273,0
sl 0
ro 90
xt "124000,9000,124500,9000"
pts [
"124500,9000"
"124000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2274,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2275,0
va (VaSet
isHidden 1
)
xt "127000,8500,130300,9500"
st "xoff10_i"
blo "127000,9300"
tm "WireNameMgr"
)
)
)
*141 (PortIoIn
uid 2276,0
shape (CompositeShape
uid 2277,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2278,0
sl 0
ro 90
xt "124500,10625,126000,11375"
)
(Line
uid 2279,0
sl 0
ro 90
xt "124000,11000,124500,11000"
pts [
"124500,11000"
"124000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2280,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2281,0
va (VaSet
isHidden 1
)
xt "127000,10500,129900,11500"
st "dat11_i"
blo "127000,11300"
tm "WireNameMgr"
)
)
)
*142 (PortIoIn
uid 2288,0
shape (CompositeShape
uid 2289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2290,0
sl 0
ro 90
xt "124500,15625,126000,16375"
)
(Line
uid 2291,0
sl 0
ro 90
xt "124000,16000,124500,16000"
pts [
"124500,16000"
"124000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2292,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2293,0
va (VaSet
isHidden 1
)
xt "127000,15500,130300,16500"
st "xoff12_i"
blo "127000,16300"
tm "WireNameMgr"
)
)
)
*143 (PortIoIn
uid 2300,0
shape (CompositeShape
uid 2301,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2302,0
sl 0
ro 90
xt "124500,17625,126000,18375"
)
(Line
uid 2303,0
sl 0
ro 90
xt "124000,18000,124500,18000"
pts [
"124500,18000"
"124000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2304,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2305,0
va (VaSet
isHidden 1
)
xt "127000,17500,129900,18500"
st "dat13_i"
blo "127000,18300"
tm "WireNameMgr"
)
)
)
*144 (PortIoOut
uid 2394,0
shape (CompositeShape
uid 2395,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2396,0
sl 0
ro 90
xt "80000,17625,81500,18375"
)
(Line
uid 2397,0
sl 0
ro 90
xt "81500,18000,82000,18000"
pts [
"82000,18000"
"81500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2398,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2399,0
va (VaSet
isHidden 1
)
xt "75800,17500,79000,18500"
st "dat13_o"
ju 2
blo "79000,18300"
tm "WireNameMgr"
)
)
)
*145 (PortIoOut
uid 2400,0
shape (CompositeShape
uid 2401,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2402,0
sl 0
ro 90
xt "80000,10625,81500,11375"
)
(Line
uid 2403,0
sl 0
ro 90
xt "81500,11000,82000,11000"
pts [
"82000,11000"
"81500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2404,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2405,0
va (VaSet
isHidden 1
)
xt "75800,10500,79000,11500"
st "dat11_o"
ju 2
blo "79000,11300"
tm "WireNameMgr"
)
)
)
*146 (PortIoOut
uid 2406,0
shape (CompositeShape
uid 2407,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2408,0
sl 0
ro 90
xt "80000,8625,81500,9375"
)
(Line
uid 2409,0
sl 0
ro 90
xt "81500,9000,82000,9000"
pts [
"82000,9000"
"81500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2410,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2411,0
va (VaSet
isHidden 1
)
xt "75400,8500,79000,9500"
st "xoff10_o"
ju 2
blo "79000,9300"
tm "WireNameMgr"
)
)
)
*147 (PortIoOut
uid 2412,0
shape (CompositeShape
uid 2413,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2414,0
sl 0
ro 90
xt "80000,15625,81500,16375"
)
(Line
uid 2415,0
sl 0
ro 90
xt "81500,16000,82000,16000"
pts [
"82000,16000"
"81500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2416,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2417,0
va (VaSet
isHidden 1
)
xt "75400,15500,79000,16500"
st "xoff12_o"
ju 2
blo "79000,16300"
tm "WireNameMgr"
)
)
)
*148 (PortIoOut
uid 2418,0
shape (CompositeShape
uid 2419,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2420,0
sl 0
ro 270
xt "124500,14625,126000,15375"
)
(Line
uid 2421,0
sl 0
ro 270
xt "124000,15000,124500,15000"
pts [
"124000,15000"
"124500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2422,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2423,0
va (VaSet
isHidden 1
)
xt "127000,14500,130200,15500"
st "dat12_o"
blo "127000,15300"
tm "WireNameMgr"
)
)
)
*149 (PortIoOut
uid 2424,0
shape (CompositeShape
uid 2425,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2426,0
sl 0
ro 270
xt "124500,7625,126000,8375"
)
(Line
uid 2427,0
sl 0
ro 270
xt "124000,8000,124500,8000"
pts [
"124000,8000"
"124500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2428,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2429,0
va (VaSet
isHidden 1
)
xt "127000,7500,130200,8500"
st "dat10_o"
blo "127000,8300"
tm "WireNameMgr"
)
)
)
*150 (PortIoOut
uid 2430,0
shape (CompositeShape
uid 2431,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2432,0
sl 0
ro 270
xt "124500,18625,126000,19375"
)
(Line
uid 2433,0
sl 0
ro 270
xt "124000,19000,124500,19000"
pts [
"124000,19000"
"124500,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2434,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2435,0
va (VaSet
isHidden 1
)
xt "127000,18500,130600,19500"
st "xoff13_o"
blo "127000,19300"
tm "WireNameMgr"
)
)
)
*151 (PortIoOut
uid 2436,0
shape (CompositeShape
uid 2437,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2438,0
sl 0
ro 270
xt "124500,11625,126000,12375"
)
(Line
uid 2439,0
sl 0
ro 270
xt "124000,12000,124500,12000"
pts [
"124000,12000"
"124500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2440,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2441,0
va (VaSet
isHidden 1
)
xt "127000,11500,130600,12500"
st "xoff11_o"
blo "127000,12300"
tm "WireNameMgr"
)
)
)
*152 (Wire
uid 523,0
shape (OrthoPolyLine
uid 524,0
va (VaSet
vasetType 3
)
xt "28000,-6000,39250,-6000"
pts [
"28000,-6000"
"39250,-6000"
]
)
start &21
end &31
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 528,0
va (VaSet
)
xt "29000,-7000,33500,-6000"
st "rst_por_ni"
blo "29000,-6200"
tm "WireNameMgr"
)
)
on &12
)
*153 (Wire
uid 531,0
shape (OrthoPolyLine
uid 532,0
va (VaSet
vasetType 3
)
xt "28000,-3000,39250,-3000"
pts [
"28000,-3000"
"39250,-3000"
]
)
start &22
end &32
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 536,0
va (VaSet
)
xt "29000,-4000,31100,-3000"
st "bco_i"
blo "29000,-3200"
tm "WireNameMgr"
)
)
on &13
)
*154 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "28000,-2000,39250,-2000"
pts [
"28000,-2000"
"39250,-2000"
]
)
start &23
end &33
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
)
xt "29000,-3000,31200,-2000"
st "dclk_i"
blo "29000,-2200"
tm "WireNameMgr"
)
)
on &14
)
*155 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
)
xt "28000,-5000,39250,-5000"
pts [
"28000,-5000"
"39250,-5000"
]
)
start &24
end &34
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
)
xt "29000,-6000,30700,-5000"
st "rst_i"
blo "29000,-5200"
tm "WireNameMgr"
)
)
on &15
)
*156 (Wire
uid 555,0
shape (OrthoPolyLine
uid 556,0
va (VaSet
vasetType 3
)
xt "28000,-1000,39250,-1000"
pts [
"28000,-1000"
"39250,-1000"
]
)
start &25
end &35
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
)
xt "29000,-2000,32100,-1000"
st "fastclk_i"
blo "29000,-1200"
tm "WireNameMgr"
)
)
on &16
)
*157 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
)
xt "28000,2000,39250,2000"
pts [
"28000,2000"
"39250,2000"
]
)
start &26
end &36
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "29000,1000,31200,2000"
st "com_i"
blo "29000,1800"
tm "WireNameMgr"
)
)
on &17
)
*158 (Wire
uid 571,0
shape (OrthoPolyLine
uid 572,0
va (VaSet
vasetType 3
)
xt "28000,3000,39250,3000"
pts [
"28000,3000"
"39250,3000"
]
)
start &27
end &37
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
)
xt "29000,2000,30400,3000"
st "l0_i"
blo "29000,2800"
tm "WireNameMgr"
)
)
on &18
)
*159 (Wire
uid 579,0
shape (OrthoPolyLine
uid 580,0
va (VaSet
vasetType 3
)
xt "28000,4000,39250,4000"
pts [
"28000,4000"
"39250,4000"
]
)
start &28
end &38
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 584,0
va (VaSet
)
xt "29000,3000,30400,4000"
st "l1_i"
blo "29000,3800"
tm "WireNameMgr"
)
)
on &19
)
*160 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
)
xt "28000,5000,39250,5000"
pts [
"28000,5000"
"39250,5000"
]
)
start &29
end &39
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 592,0
va (VaSet
)
xt "29000,4000,30900,5000"
st "r3s_i"
blo "29000,4800"
tm "WireNameMgr"
)
)
on &20
)
*161 (Wire
uid 747,0
shape (OrthoPolyLine
uid 748,0
va (VaSet
vasetType 3
)
xt "85000,-6000,93250,-6000"
pts [
"85000,-6000"
"93250,-6000"
]
)
end &76
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 752,0
va (VaSet
)
xt "86000,-7000,90500,-6000"
st "rst_por_ni"
blo "86000,-6200"
tm "WireNameMgr"
)
)
on &12
)
*162 (Wire
uid 753,0
shape (OrthoPolyLine
uid 754,0
va (VaSet
vasetType 3
)
xt "85000,-3000,93250,-3000"
pts [
"85000,-3000"
"93250,-3000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 758,0
va (VaSet
)
xt "86000,-4000,88100,-3000"
st "bco_i"
blo "86000,-3200"
tm "WireNameMgr"
)
)
on &13
)
*163 (Wire
uid 759,0
shape (OrthoPolyLine
uid 760,0
va (VaSet
vasetType 3
)
xt "85000,-2000,93250,-2000"
pts [
"85000,-2000"
"93250,-2000"
]
)
end &78
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
)
xt "86000,-3000,88200,-2000"
st "dclk_i"
blo "86000,-2200"
tm "WireNameMgr"
)
)
on &14
)
*164 (Wire
uid 765,0
shape (OrthoPolyLine
uid 766,0
va (VaSet
vasetType 3
)
xt "85000,-5000,93250,-5000"
pts [
"85000,-5000"
"93250,-5000"
]
)
end &79
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 770,0
va (VaSet
)
xt "86000,-6000,87700,-5000"
st "rst_i"
blo "86000,-5200"
tm "WireNameMgr"
)
)
on &15
)
*165 (Wire
uid 771,0
shape (OrthoPolyLine
uid 772,0
va (VaSet
vasetType 3
)
xt "85000,-1000,93250,-1000"
pts [
"85000,-1000"
"93250,-1000"
]
)
end &80
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 776,0
va (VaSet
)
xt "86000,-2000,89100,-1000"
st "fastclk_i"
blo "86000,-1200"
tm "WireNameMgr"
)
)
on &16
)
*166 (Wire
uid 777,0
shape (OrthoPolyLine
uid 778,0
va (VaSet
vasetType 3
)
xt "85000,2000,93250,2000"
pts [
"85000,2000"
"93250,2000"
]
)
end &81
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 782,0
va (VaSet
)
xt "86000,1000,88200,2000"
st "com_i"
blo "86000,1800"
tm "WireNameMgr"
)
)
on &17
)
*167 (Wire
uid 783,0
shape (OrthoPolyLine
uid 784,0
va (VaSet
vasetType 3
)
xt "85000,3000,93250,3000"
pts [
"85000,3000"
"93250,3000"
]
)
end &82
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 788,0
va (VaSet
)
xt "86000,2000,87400,3000"
st "l0_i"
blo "86000,2800"
tm "WireNameMgr"
)
)
on &18
)
*168 (Wire
uid 789,0
shape (OrthoPolyLine
uid 790,0
va (VaSet
vasetType 3
)
xt "85000,4000,93250,4000"
pts [
"85000,4000"
"93250,4000"
]
)
end &83
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 794,0
va (VaSet
)
xt "86000,3000,87400,4000"
st "l1_i"
blo "86000,3800"
tm "WireNameMgr"
)
)
on &19
)
*169 (Wire
uid 795,0
shape (OrthoPolyLine
uid 796,0
va (VaSet
vasetType 3
)
xt "85000,5000,93250,5000"
pts [
"85000,5000"
"93250,5000"
]
)
end &84
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 800,0
va (VaSet
)
xt "86000,4000,87900,5000"
st "r3s_i"
blo "86000,4800"
tm "WireNameMgr"
)
)
on &20
)
*170 (Wire
uid 1557,0
shape (OrthoPolyLine
uid 1558,0
va (VaSet
vasetType 3
)
xt "59750,8000,70000,8000"
pts [
"59750,8000"
"70000,8000"
]
)
start &41
end &59
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1562,0
va (VaSet
)
xt "66000,7000,69200,8000"
st "dat00_o"
blo "66000,7800"
tm "WireNameMgr"
)
)
on &128
)
*171 (Wire
uid 1565,0
shape (OrthoPolyLine
uid 1566,0
va (VaSet
vasetType 3
)
xt "59750,9000,70000,9000"
pts [
"70000,9000"
"59750,9000"
]
)
start &60
end &43
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "66000,8000,69300,9000"
st "xoff00_i"
blo "66000,8800"
tm "WireNameMgr"
)
)
on &129
)
*172 (Wire
uid 1573,0
shape (OrthoPolyLine
uid 1574,0
va (VaSet
vasetType 3
)
xt "59750,11000,70000,11000"
pts [
"70000,11000"
"59750,11000"
]
)
start &61
end &45
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1578,0
va (VaSet
)
xt "66000,10000,68900,11000"
st "dat01_i"
blo "66000,10800"
tm "WireNameMgr"
)
)
on &130
)
*173 (Wire
uid 1581,0
shape (OrthoPolyLine
uid 1582,0
va (VaSet
vasetType 3
)
xt "59750,12000,70000,12000"
pts [
"59750,12000"
"70000,12000"
]
)
start &47
end &62
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1586,0
va (VaSet
)
xt "66000,11000,69600,12000"
st "xoff01_o"
blo "66000,11800"
tm "WireNameMgr"
)
)
on &131
)
*174 (Wire
uid 1589,0
shape (OrthoPolyLine
uid 1590,0
va (VaSet
vasetType 3
)
xt "59750,15000,70000,15000"
pts [
"59750,15000"
"70000,15000"
]
)
start &49
end &63
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1594,0
va (VaSet
)
xt "66000,14000,69200,15000"
st "dat02_o"
blo "66000,14800"
tm "WireNameMgr"
)
)
on &132
)
*175 (Wire
uid 1597,0
shape (OrthoPolyLine
uid 1598,0
va (VaSet
vasetType 3
)
xt "59750,16000,70000,16000"
pts [
"70000,16000"
"59750,16000"
]
)
start &64
end &51
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1602,0
va (VaSet
)
xt "66000,15000,69300,16000"
st "xoff02_i"
blo "66000,15800"
tm "WireNameMgr"
)
)
on &133
)
*176 (Wire
uid 1605,0
shape (OrthoPolyLine
uid 1606,0
va (VaSet
vasetType 3
)
xt "59750,18000,70000,18000"
pts [
"70000,18000"
"59750,18000"
]
)
start &65
end &53
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1610,0
va (VaSet
)
xt "66000,17000,68900,18000"
st "dat03_i"
blo "66000,17800"
tm "WireNameMgr"
)
)
on &134
)
*177 (Wire
uid 1613,0
shape (OrthoPolyLine
uid 1614,0
va (VaSet
vasetType 3
)
xt "59750,19000,70000,19000"
pts [
"59750,19000"
"70000,19000"
]
)
start &55
end &66
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
va (VaSet
)
xt "66000,18000,69600,19000"
st "xoff03_o"
blo "66000,18800"
tm "WireNameMgr"
)
)
on &135
)
*178 (Wire
uid 1669,0
shape (OrthoPolyLine
uid 1670,0
va (VaSet
vasetType 3
)
xt "28000,8000,39250,8000"
pts [
"28000,8000"
"39250,8000"
]
)
start &67
end &40
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1674,0
va (VaSet
)
xt "29000,7000,31900,8000"
st "dat00_i"
blo "29000,7800"
tm "WireNameMgr"
)
)
on &120
)
*179 (Wire
uid 1677,0
shape (OrthoPolyLine
uid 1678,0
va (VaSet
vasetType 3
)
xt "28000,9000,39250,9000"
pts [
"39250,9000"
"28000,9000"
]
)
start &42
end &68
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1682,0
va (VaSet
)
xt "29000,8000,32600,9000"
st "xoff00_o"
blo "29000,8800"
tm "WireNameMgr"
)
)
on &121
)
*180 (Wire
uid 1685,0
shape (OrthoPolyLine
uid 1686,0
va (VaSet
vasetType 3
)
xt "28000,11000,39250,11000"
pts [
"39250,11000"
"28000,11000"
]
)
start &44
end &69
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1690,0
va (VaSet
)
xt "29000,10000,32200,11000"
st "dat01_o"
blo "29000,10800"
tm "WireNameMgr"
)
)
on &122
)
*181 (Wire
uid 1693,0
shape (OrthoPolyLine
uid 1694,0
va (VaSet
vasetType 3
)
xt "28000,12000,39250,12000"
pts [
"28000,12000"
"39250,12000"
]
)
start &70
end &46
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1698,0
va (VaSet
)
xt "29000,11000,32300,12000"
st "xoff01_i"
blo "29000,11800"
tm "WireNameMgr"
)
)
on &123
)
*182 (Wire
uid 1701,0
shape (OrthoPolyLine
uid 1702,0
va (VaSet
vasetType 3
)
xt "28000,15000,39250,15000"
pts [
"28000,15000"
"39250,15000"
]
)
start &71
end &48
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1706,0
va (VaSet
)
xt "29000,14000,31900,15000"
st "dat02_i"
blo "29000,14800"
tm "WireNameMgr"
)
)
on &124
)
*183 (Wire
uid 1709,0
shape (OrthoPolyLine
uid 1710,0
va (VaSet
vasetType 3
)
xt "28000,16000,39250,16000"
pts [
"39250,16000"
"28000,16000"
]
)
start &50
end &72
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1714,0
va (VaSet
)
xt "29000,15000,32600,16000"
st "xoff02_o"
blo "29000,15800"
tm "WireNameMgr"
)
)
on &125
)
*184 (Wire
uid 1717,0
shape (OrthoPolyLine
uid 1718,0
va (VaSet
vasetType 3
)
xt "28000,18000,39250,18000"
pts [
"39250,18000"
"28000,18000"
]
)
start &52
end &73
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1722,0
va (VaSet
)
xt "29000,17000,32200,18000"
st "dat03_o"
blo "29000,17800"
tm "WireNameMgr"
)
)
on &126
)
*185 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "28000,19000,39250,19000"
pts [
"28000,19000"
"39250,19000"
]
)
start &74
end &54
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1730,0
va (VaSet
)
xt "29000,18000,32300,19000"
st "xoff03_i"
blo "29000,18800"
tm "WireNameMgr"
)
)
on &127
)
*186 (Wire
uid 2074,0
shape (OrthoPolyLine
uid 2075,0
va (VaSet
vasetType 3
)
xt "113750,8000,124000,8000"
pts [
"113750,8000"
"124000,8000"
]
)
start &86
end &149
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2079,0
va (VaSet
)
xt "120000,7000,123200,8000"
st "dat10_o"
blo "120000,7800"
tm "WireNameMgr"
)
)
on &112
)
*187 (Wire
uid 2080,0
shape (OrthoPolyLine
uid 2081,0
va (VaSet
vasetType 3
)
xt "113750,9000,124000,9000"
pts [
"124000,9000"
"113750,9000"
]
)
start &140
end &88
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2085,0
va (VaSet
)
xt "120000,8000,123300,9000"
st "xoff10_i"
blo "120000,8800"
tm "WireNameMgr"
)
)
on &113
)
*188 (Wire
uid 2086,0
shape (OrthoPolyLine
uid 2087,0
va (VaSet
vasetType 3
)
xt "113750,11000,124000,11000"
pts [
"124000,11000"
"113750,11000"
]
)
start &141
end &90
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2091,0
va (VaSet
)
xt "120000,10000,122900,11000"
st "dat11_i"
blo "120000,10800"
tm "WireNameMgr"
)
)
on &114
)
*189 (Wire
uid 2092,0
shape (OrthoPolyLine
uid 2093,0
va (VaSet
vasetType 3
)
xt "113750,12000,124000,12000"
pts [
"113750,12000"
"124000,12000"
]
)
start &92
end &151
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2097,0
va (VaSet
)
xt "120000,11000,123600,12000"
st "xoff11_o"
blo "120000,11800"
tm "WireNameMgr"
)
)
on &115
)
*190 (Wire
uid 2098,0
shape (OrthoPolyLine
uid 2099,0
va (VaSet
vasetType 3
)
xt "113750,15000,124000,15000"
pts [
"113750,15000"
"124000,15000"
]
)
start &94
end &148
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2103,0
va (VaSet
)
xt "120000,14000,123200,15000"
st "dat12_o"
blo "120000,14800"
tm "WireNameMgr"
)
)
on &116
)
*191 (Wire
uid 2104,0
shape (OrthoPolyLine
uid 2105,0
va (VaSet
vasetType 3
)
xt "113750,16000,124000,16000"
pts [
"124000,16000"
"113750,16000"
]
)
start &142
end &96
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2109,0
va (VaSet
)
xt "120000,15000,123300,16000"
st "xoff12_i"
blo "120000,15800"
tm "WireNameMgr"
)
)
on &117
)
*192 (Wire
uid 2110,0
shape (OrthoPolyLine
uid 2111,0
va (VaSet
vasetType 3
)
xt "113750,18000,124000,18000"
pts [
"124000,18000"
"113750,18000"
]
)
start &143
end &98
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2115,0
va (VaSet
)
xt "120000,17000,122900,18000"
st "dat13_i"
blo "120000,17800"
tm "WireNameMgr"
)
)
on &118
)
*193 (Wire
uid 2116,0
shape (OrthoPolyLine
uid 2117,0
va (VaSet
vasetType 3
)
xt "113750,19000,124000,19000"
pts [
"113750,19000"
"124000,19000"
]
)
start &100
end &150
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2121,0
va (VaSet
)
xt "120000,18000,123600,19000"
st "xoff13_o"
blo "120000,18800"
tm "WireNameMgr"
)
)
on &119
)
*194 (Wire
uid 2122,0
shape (OrthoPolyLine
uid 2123,0
va (VaSet
vasetType 3
)
xt "82000,8000,93250,8000"
pts [
"82000,8000"
"93250,8000"
]
)
start &136
end &85
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2127,0
va (VaSet
)
xt "83000,7000,85900,8000"
st "dat10_i"
blo "83000,7800"
tm "WireNameMgr"
)
)
on &104
)
*195 (Wire
uid 2128,0
shape (OrthoPolyLine
uid 2129,0
va (VaSet
vasetType 3
)
xt "82000,9000,93250,9000"
pts [
"93250,9000"
"82000,9000"
]
)
start &87
end &146
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2133,0
va (VaSet
)
xt "83000,8000,86600,9000"
st "xoff10_o"
blo "83000,8800"
tm "WireNameMgr"
)
)
on &105
)
*196 (Wire
uid 2134,0
shape (OrthoPolyLine
uid 2135,0
va (VaSet
vasetType 3
)
xt "82000,11000,93250,11000"
pts [
"93250,11000"
"82000,11000"
]
)
start &89
end &145
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2139,0
va (VaSet
)
xt "83000,10000,86200,11000"
st "dat11_o"
blo "83000,10800"
tm "WireNameMgr"
)
)
on &106
)
*197 (Wire
uid 2140,0
shape (OrthoPolyLine
uid 2141,0
va (VaSet
vasetType 3
)
xt "82000,12000,93250,12000"
pts [
"82000,12000"
"93250,12000"
]
)
start &137
end &91
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2145,0
va (VaSet
)
xt "83000,11000,86300,12000"
st "xoff11_i"
blo "83000,11800"
tm "WireNameMgr"
)
)
on &107
)
*198 (Wire
uid 2146,0
shape (OrthoPolyLine
uid 2147,0
va (VaSet
vasetType 3
)
xt "82000,15000,93250,15000"
pts [
"82000,15000"
"93250,15000"
]
)
start &138
end &93
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2151,0
va (VaSet
)
xt "83000,14000,85900,15000"
st "dat12_i"
blo "83000,14800"
tm "WireNameMgr"
)
)
on &108
)
*199 (Wire
uid 2152,0
shape (OrthoPolyLine
uid 2153,0
va (VaSet
vasetType 3
)
xt "82000,16000,93250,16000"
pts [
"93250,16000"
"82000,16000"
]
)
start &95
end &147
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2157,0
va (VaSet
)
xt "83000,15000,86600,16000"
st "xoff12_o"
blo "83000,15800"
tm "WireNameMgr"
)
)
on &109
)
*200 (Wire
uid 2158,0
shape (OrthoPolyLine
uid 2159,0
va (VaSet
vasetType 3
)
xt "82000,18000,93250,18000"
pts [
"93250,18000"
"82000,18000"
]
)
start &97
end &144
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2163,0
va (VaSet
)
xt "83000,17000,86200,18000"
st "dat13_o"
blo "83000,17800"
tm "WireNameMgr"
)
)
on &110
)
*201 (Wire
uid 2164,0
shape (OrthoPolyLine
uid 2165,0
va (VaSet
vasetType 3
)
xt "82000,19000,93250,19000"
pts [
"82000,19000"
"93250,19000"
]
)
start &139
end &99
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2169,0
va (VaSet
)
xt "83000,18000,86300,19000"
st "xoff13_i"
blo "83000,18800"
tm "WireNameMgr"
)
)
on &111
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *202 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "43000,35100,49500,36000"
st "Package List"
blo "43000,35800"
)
*204 (MLText
uid 44,0
va (VaSet
)
xt "43000,36000,55100,40000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*205 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*206 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*207 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*208 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*209 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*210 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*211 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "68,3,1676,979"
viewArea "24500,-10500,129760,50756"
cachedDiagramExtent "0,-9000,130600,67400"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2650,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*213 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*214 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*216 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*217 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*218 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*219 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*220 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*222 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*223 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*225 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*226 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*228 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*230 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*232 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,16200,5500,17200"
st "Declarations"
blo "0,17000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,17200,2400,18200"
st "Ports:"
blo "0,18000"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,16200,3700,17200"
st "Pre User:"
blo "0,17000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,16200,0,16200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,17200,7200,18200"
st "Diagram Signals:"
blo "0,18000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,16200,4700,17200"
st "Post User:"
blo "0,17000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,16200,0,16200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 107,0
usingSuid 1
emptyRow *233 (LEmptyRow
)
uid 54,0
optionalChildren [
*234 (RefLabelRowHdr
)
*235 (TitleRowHdr
)
*236 (FilterRowHdr
)
*237 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*238 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*239 (GroupColHdr
tm "GroupColHdrMgr"
)
*240 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*241 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*242 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*243 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*244 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*245 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*246 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst_por_ni"
t "std_logic"
o 17
suid 9,0
)
)
uid 829,0
)
*247 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "bco_i"
t "std_logic"
o 1
suid 10,0
)
)
uid 831,0
)
*248 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "dclk_i"
t "std_logic"
o 11
suid 11,0
)
)
uid 833,0
)
*249 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst_i"
t "std_logic"
o 16
suid 12,0
)
)
uid 835,0
)
*250 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "fastclk_i"
t "std_logic"
o 12
suid 13,0
)
)
uid 837,0
)
*251 (LeafLogPort
port (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 14,0
)
)
uid 839,0
)
*252 (LeafLogPort
port (LogicalPort
decl (Decl
n "l0_i"
t "std_logic"
o 13
suid 15,0
)
)
uid 841,0
)
*253 (LeafLogPort
port (LogicalPort
decl (Decl
n "l1_i"
t "std_logic"
o 14
suid 16,0
)
)
uid 843,0
)
*254 (LeafLogPort
port (LogicalPort
decl (Decl
n "r3s_i"
t "std_logic"
o 15
suid 17,0
)
)
uid 845,0
)
*255 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat10_i"
t "std_logic"
o 7
suid 76,0
)
)
uid 2330,0
)
*256 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff10_o"
t "std_logic"
o 38
suid 77,0
)
)
uid 2332,0
)
*257 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat11_o"
t "std_logic"
o 31
suid 78,0
)
)
uid 2334,0
)
*258 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff11_i"
t "std_logic"
o 23
suid 79,0
)
)
uid 2336,0
)
*259 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat12_i"
t "std_logic"
o 9
suid 80,0
)
)
uid 2338,0
)
*260 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff12_o"
t "std_logic"
o 40
suid 81,0
)
)
uid 2340,0
)
*261 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat13_o"
t "std_logic"
o 33
suid 82,0
)
)
uid 2342,0
)
*262 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff13_i"
t "std_logic"
o 25
suid 83,0
)
)
uid 2344,0
)
*263 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat10_o"
t "std_logic"
o 30
suid 84,0
)
)
uid 2346,0
)
*264 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff10_i"
t "std_logic"
o 22
suid 85,0
)
)
uid 2348,0
)
*265 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat11_i"
t "std_logic"
o 8
suid 86,0
)
)
uid 2350,0
)
*266 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff11_o"
t "std_logic"
o 39
suid 87,0
)
)
uid 2352,0
)
*267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat12_o"
t "std_logic"
o 32
suid 88,0
)
)
uid 2354,0
)
*268 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff12_i"
t "std_logic"
o 24
suid 89,0
)
)
uid 2356,0
)
*269 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat13_i"
t "std_logic"
o 10
suid 90,0
)
)
uid 2358,0
)
*270 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff13_o"
t "std_logic"
o 41
suid 91,0
)
)
uid 2360,0
)
*271 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat00_i"
t "std_logic"
o 3
suid 92,0
)
)
uid 2362,0
)
*272 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff00_o"
t "std_logic"
o 34
suid 93,0
)
)
uid 2364,0
)
*273 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat01_o"
t "std_logic"
o 27
suid 94,0
)
)
uid 2366,0
)
*274 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff01_i"
t "std_logic"
o 19
suid 95,0
)
)
uid 2368,0
)
*275 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat02_i"
t "std_logic"
o 5
suid 96,0
)
)
uid 2370,0
)
*276 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff02_o"
t "std_logic"
o 36
suid 97,0
)
)
uid 2372,0
)
*277 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat03_o"
t "std_logic"
o 29
suid 98,0
)
)
uid 2374,0
)
*278 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff03_i"
t "std_logic"
o 21
suid 99,0
)
)
uid 2376,0
)
*279 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat00_o"
t "std_logic"
o 26
suid 100,0
)
)
uid 2378,0
)
*280 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff00_i"
t "std_logic"
o 18
suid 101,0
)
)
uid 2380,0
)
*281 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat01_i"
t "std_logic"
o 4
suid 102,0
)
)
uid 2382,0
)
*282 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff01_o"
t "std_logic"
o 35
suid 103,0
)
)
uid 2384,0
)
*283 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dat02_o"
t "std_logic"
o 28
suid 104,0
)
)
uid 2386,0
)
*284 (LeafLogPort
port (LogicalPort
decl (Decl
n "xoff02_i"
t "std_logic"
o 20
suid 105,0
)
)
uid 2388,0
)
*285 (LeafLogPort
port (LogicalPort
decl (Decl
n "dat03_i"
t "std_logic"
o 6
suid 106,0
)
)
uid 2390,0
)
*286 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xoff03_o"
t "std_logic"
o 37
suid 107,0
)
)
uid 2392,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*287 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *288 (MRCItem
litem &233
pos 41
dimension 20
)
uid 69,0
optionalChildren [
*289 (MRCItem
litem &234
pos 0
dimension 20
uid 70,0
)
*290 (MRCItem
litem &235
pos 1
dimension 23
uid 71,0
)
*291 (MRCItem
litem &236
pos 2
hidden 1
dimension 20
uid 72,0
)
*292 (MRCItem
litem &246
pos 0
dimension 20
uid 830,0
)
*293 (MRCItem
litem &247
pos 1
dimension 20
uid 832,0
)
*294 (MRCItem
litem &248
pos 2
dimension 20
uid 834,0
)
*295 (MRCItem
litem &249
pos 3
dimension 20
uid 836,0
)
*296 (MRCItem
litem &250
pos 4
dimension 20
uid 838,0
)
*297 (MRCItem
litem &251
pos 5
dimension 20
uid 840,0
)
*298 (MRCItem
litem &252
pos 6
dimension 20
uid 842,0
)
*299 (MRCItem
litem &253
pos 7
dimension 20
uid 844,0
)
*300 (MRCItem
litem &254
pos 8
dimension 20
uid 846,0
)
*301 (MRCItem
litem &255
pos 9
dimension 20
uid 2331,0
)
*302 (MRCItem
litem &256
pos 10
dimension 20
uid 2333,0
)
*303 (MRCItem
litem &257
pos 11
dimension 20
uid 2335,0
)
*304 (MRCItem
litem &258
pos 12
dimension 20
uid 2337,0
)
*305 (MRCItem
litem &259
pos 13
dimension 20
uid 2339,0
)
*306 (MRCItem
litem &260
pos 14
dimension 20
uid 2341,0
)
*307 (MRCItem
litem &261
pos 15
dimension 20
uid 2343,0
)
*308 (MRCItem
litem &262
pos 16
dimension 20
uid 2345,0
)
*309 (MRCItem
litem &263
pos 17
dimension 20
uid 2347,0
)
*310 (MRCItem
litem &264
pos 18
dimension 20
uid 2349,0
)
*311 (MRCItem
litem &265
pos 19
dimension 20
uid 2351,0
)
*312 (MRCItem
litem &266
pos 20
dimension 20
uid 2353,0
)
*313 (MRCItem
litem &267
pos 21
dimension 20
uid 2355,0
)
*314 (MRCItem
litem &268
pos 22
dimension 20
uid 2357,0
)
*315 (MRCItem
litem &269
pos 23
dimension 20
uid 2359,0
)
*316 (MRCItem
litem &270
pos 24
dimension 20
uid 2361,0
)
*317 (MRCItem
litem &271
pos 25
dimension 20
uid 2363,0
)
*318 (MRCItem
litem &272
pos 26
dimension 20
uid 2365,0
)
*319 (MRCItem
litem &273
pos 27
dimension 20
uid 2367,0
)
*320 (MRCItem
litem &274
pos 28
dimension 20
uid 2369,0
)
*321 (MRCItem
litem &275
pos 29
dimension 20
uid 2371,0
)
*322 (MRCItem
litem &276
pos 30
dimension 20
uid 2373,0
)
*323 (MRCItem
litem &277
pos 31
dimension 20
uid 2375,0
)
*324 (MRCItem
litem &278
pos 32
dimension 20
uid 2377,0
)
*325 (MRCItem
litem &279
pos 33
dimension 20
uid 2379,0
)
*326 (MRCItem
litem &280
pos 34
dimension 20
uid 2381,0
)
*327 (MRCItem
litem &281
pos 35
dimension 20
uid 2383,0
)
*328 (MRCItem
litem &282
pos 36
dimension 20
uid 2385,0
)
*329 (MRCItem
litem &283
pos 37
dimension 20
uid 2387,0
)
*330 (MRCItem
litem &284
pos 38
dimension 20
uid 2389,0
)
*331 (MRCItem
litem &285
pos 39
dimension 20
uid 2391,0
)
*332 (MRCItem
litem &286
pos 40
dimension 20
uid 2393,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*333 (MRCItem
litem &237
pos 0
dimension 20
uid 74,0
)
*334 (MRCItem
litem &239
pos 1
dimension 50
uid 75,0
)
*335 (MRCItem
litem &240
pos 2
dimension 100
uid 76,0
)
*336 (MRCItem
litem &241
pos 3
dimension 50
uid 77,0
)
*337 (MRCItem
litem &242
pos 4
dimension 100
uid 78,0
)
*338 (MRCItem
litem &243
pos 5
dimension 100
uid 79,0
)
*339 (MRCItem
litem &244
pos 6
dimension 50
uid 80,0
)
*340 (MRCItem
litem &245
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *341 (LEmptyRow
)
uid 83,0
optionalChildren [
*342 (RefLabelRowHdr
)
*343 (TitleRowHdr
)
*344 (FilterRowHdr
)
*345 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*346 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*347 (GroupColHdr
tm "GroupColHdrMgr"
)
*348 (NameColHdr
tm "GenericNameColHdrMgr"
)
*349 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*350 (InitColHdr
tm "GenericValueColHdrMgr"
)
*351 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*352 (EolColHdr
tm "GenericEolColHdrMgr"
)
*353 (LogGeneric
generic (GiElement
name "CHIPS_PER_CHAIN0"
type "integer"
value "5"
)
uid 851,0
)
*354 (LogGeneric
generic (GiElement
name "PADID_MIN0"
type "integer"
value "1"
)
uid 1165,0
)
*355 (LogGeneric
generic (GiElement
name "CHIPS_PER_CHAIN1"
type "integer"
value "5"
e " "
)
uid 2483,0
)
*356 (LogGeneric
generic (GiElement
name "PADID_MIN1"
type "integer"
value "17"
e " "
)
uid 2485,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*357 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *358 (MRCItem
litem &341
pos 4
dimension 20
)
uid 97,0
optionalChildren [
*359 (MRCItem
litem &342
pos 0
dimension 20
uid 98,0
)
*360 (MRCItem
litem &343
pos 1
dimension 23
uid 99,0
)
*361 (MRCItem
litem &344
pos 2
hidden 1
dimension 20
uid 100,0
)
*362 (MRCItem
litem &353
pos 0
dimension 20
uid 852,0
)
*363 (MRCItem
litem &354
pos 1
dimension 20
uid 1166,0
)
*364 (MRCItem
litem &355
pos 2
dimension 20
uid 2484,0
)
*365 (MRCItem
litem &356
pos 3
dimension 20
uid 2486,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*366 (MRCItem
litem &345
pos 0
dimension 20
uid 102,0
)
*367 (MRCItem
litem &347
pos 1
dimension 50
uid 103,0
)
*368 (MRCItem
litem &348
pos 2
dimension 100
uid 104,0
)
*369 (MRCItem
litem &349
pos 3
dimension 100
uid 105,0
)
*370 (MRCItem
litem &350
pos 4
dimension 50
uid 106,0
)
*371 (MRCItem
litem &351
pos 5
dimension 50
uid 107,0
)
*372 (MRCItem
litem &352
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
