$date
	Sun Oct 23 07:11:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#727192
b1 !
1"
#727194
b1 &
b1 %
1$
#727195
0"
#727198
1#
#727202
b0 &
b0 %
0#
0$
#1792106
b1 &
b1 %
1$
1"
#1792107
0"
#1792110
1#
#1792114
b0 &
b0 %
0#
0$
#2757470
b1101 &
b1101 %
1$
b1101 !
1"
#2757471
0"
#2757474
b101000 &
b101000 %
#2757478
b10100 &
b10100 %
#2757482
b1010 &
b1010 %
#2757486
b101 &
b101 %
#2757490
b10000 &
b10000 %
#2757494
b1000 &
b1000 %
#2757498
b100 &
b100 %
#2757502
b10 &
b10 %
#2757506
b1 &
b1 %
1#
#2757510
b0 &
0#
b0 %
0$
#4500012
