

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">at91_tc.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__tc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a45596cd88403b5409358f094e81dc5c7">TC_TC0_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Control Register.  <a href="#a45596cd88403b5409358f094e81dc5c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affccc3740f4db45abceb2792f635c237"></a><!-- doxytag: member="at91_tc.h::TC_TC1_OFF" ref="affccc3740f4db45abceb2792f635c237" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#affccc3740f4db45abceb2792f635c237">TC_TC1_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 control register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abea2b2400b33f46d11625442d68f7c48"></a><!-- doxytag: member="at91_tc.h::TC_TC2_OFF" ref="abea2b2400b33f46d11625442d68f7c48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abea2b2400b33f46d11625442d68f7c48">TC_TC2_OFF</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 control register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c1d0ffaa22b887b397b6d2cd45a7f56"></a><!-- doxytag: member="at91_tc.h::TC0_CCR" ref="a2c1d0ffaa22b887b397b6d2cd45a7f56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2c1d0ffaa22b887b397b6d2cd45a7f56">TC0_CCR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7880ff5ddcc25e149a53a0a035d8197f"></a><!-- doxytag: member="at91_tc.h::TC1_CCR" ref="a7880ff5ddcc25e149a53a0a035d8197f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a7880ff5ddcc25e149a53a0a035d8197f">TC1_CCR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8815563e4922ca09713e4409a762908b"></a><!-- doxytag: member="at91_tc.h::TC2_CCR" ref="a8815563e4922ca09713e4409a762908b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8815563e4922ca09713e4409a762908b">TC2_CCR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a528d19caa388df147ca8fae91be193d5"></a><!-- doxytag: member="at91_tc.h::TC_CLKEN" ref="a528d19caa388df147ca8fae91be193d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a528d19caa388df147ca8fae91be193d5">TC_CLKEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable command. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3df09901adc358c3af7a72843af1c24e"></a><!-- doxytag: member="at91_tc.h::TC_CLKDIS" ref="a3df09901adc358c3af7a72843af1c24e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3df09901adc358c3af7a72843af1c24e">TC_CLKDIS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock disable command. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afcebd8f6e7bef145922d447059a1554b"></a><!-- doxytag: member="at91_tc.h::TC_SWTRG" ref="afcebd8f6e7bef145922d447059a1554b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#afcebd8f6e7bef145922d447059a1554b">TC_SWTRG</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger command. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a0ef2467384ea165b1481815e7f462b47">TC_CMR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Channel Mode Register.  <a href="#a0ef2467384ea165b1481815e7f462b47"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd104aa8e4ef862f390414010a688269"></a><!-- doxytag: member="at91_tc.h::TC0_CMR" ref="afd104aa8e4ef862f390414010a688269" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#afd104aa8e4ef862f390414010a688269">TC0_CMR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_CMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aae40bd5ffe69026c675780f7bad660"></a><!-- doxytag: member="at91_tc.h::TC1_CMR" ref="a3aae40bd5ffe69026c675780f7bad660" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3aae40bd5ffe69026c675780f7bad660">TC1_CMR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_CMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a681e8a768f7e5f653f1ec977ece0d9d2"></a><!-- doxytag: member="at91_tc.h::TC2_CMR" ref="a681e8a768f7e5f653f1ec977ece0d9d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a681e8a768f7e5f653f1ec977ece0d9d2">TC2_CMR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_CMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e57a9b816b59f3f11881ec70b67852f"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MASK" ref="a8e57a9b816b59f3f11881ec70b67852f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8e57a9b816b59f3f11881ec70b67852f">TC_CLKS_MASK</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a941d65c427a054ebad1d3b824dbcef54"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK2" ref="a941d65c427a054ebad1d3b824dbcef54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a941d65c427a054ebad1d3b824dbcef54">TC_CLKS_MCK2</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbf6a3c1652968c7c86b2d20c7412b4f"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK8" ref="abbf6a3c1652968c7c86b2d20c7412b4f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abbf6a3c1652968c7c86b2d20c7412b4f">TC_CLKS_MCK8</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9e71234b842c1b0e5da21c435f1159e"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK32" ref="aa9e71234b842c1b0e5da21c435f1159e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aa9e71234b842c1b0e5da21c435f1159e">TC_CLKS_MCK32</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 32. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09aa88fce6c18f46687cb56d48aac040"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK128" ref="a09aa88fce6c18f46687cb56d48aac040" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a09aa88fce6c18f46687cb56d48aac040">TC_CLKS_MCK128</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 128. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bd3ab7cfaffea6fa2400a62220f955f"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_MCK1024" ref="a0bd3ab7cfaffea6fa2400a62220f955f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a0bd3ab7cfaffea6fa2400a62220f955f">TC_CLKS_MCK1024</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects MCK / 1024. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8265eb15aeddddef13913e6c6e2c8154"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC0" ref="a8265eb15aeddddef13913e6c6e2c8154" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8265eb15aeddddef13913e6c6e2c8154">TC_CLKS_XC0</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects external clock 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a5ff49ef1cfbe4ad9a46a74a93fd27a"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC1" ref="a2a5ff49ef1cfbe4ad9a46a74a93fd27a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2a5ff49ef1cfbe4ad9a46a74a93fd27a">TC_CLKS_XC1</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects external clock 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3eb08c0556324e90a25e572d045af9e1"></a><!-- doxytag: member="at91_tc.h::TC_CLKS_XC2" ref="a3eb08c0556324e90a25e572d045af9e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3eb08c0556324e90a25e572d045af9e1">TC_CLKS_XC2</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects external clock 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31a846b69120016726e82256ae096410"></a><!-- doxytag: member="at91_tc.h::TC_CLKI" ref="a31a846b69120016726e82256ae096410" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a31a846b69120016726e82256ae096410">TC_CLKI</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Increments on falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19e8b49380ed910f87276a5df1ceb754"></a><!-- doxytag: member="at91_tc.h::TC_BURST_MASK" ref="a19e8b49380ed910f87276a5df1ceb754" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a19e8b49380ed910f87276a5df1ceb754">TC_BURST_MASK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst signal selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf333e67e5707ae849d75d0e8649a189"></a><!-- doxytag: member="at91_tc.h::TC_BURST_NONE" ref="aaf333e67e5707ae849d75d0e8649a189" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aaf333e67e5707ae849d75d0e8649a189">TC_BURST_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock is not gated by an external signal. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a519b9e275a6c6a732f32a8a2ef75671e"></a><!-- doxytag: member="at91_tc.h::TC_BUSRT_XC0" ref="a519b9e275a6c6a732f32a8a2ef75671e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a519b9e275a6c6a732f32a8a2ef75671e">TC_BUSRT_XC0</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ANDed with external clock 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88ca4e8418298a379d1faedfc144b6e8"></a><!-- doxytag: member="at91_tc.h::TC_BURST_XC1" ref="a88ca4e8418298a379d1faedfc144b6e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a88ca4e8418298a379d1faedfc144b6e8">TC_BURST_XC1</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ANDed with external clock 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b9fa6d6ac7635947ba23b000be259b4"></a><!-- doxytag: member="at91_tc.h::TC_BURST_XC2" ref="a2b9fa6d6ac7635947ba23b000be259b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2b9fa6d6ac7635947ba23b000be259b4">TC_BURST_XC2</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ANDed with external clock 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab25fc25035091fc7a07bdd50485ca2b4"></a><!-- doxytag: member="at91_tc.h::TC_WAVE" ref="ab25fc25035091fc7a07bdd50485ca2b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ab25fc25035091fc7a07bdd50485ca2b4">TC_WAVE</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects waveform mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ab0a7259eb672292357f2d785c532a208">TC_CPCTRG</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Mode.  <a href="#ab0a7259eb672292357f2d785c532a208"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a088edefc37abff9c284e672a66ef76eb"></a><!-- doxytag: member="at91_tc.h::TC_LDBSTOP" ref="a088edefc37abff9c284e672a66ef76eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a088edefc37abff9c284e672a66ef76eb">TC_LDBSTOP</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter clock stopped on RB loading. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09b4664f86e7813c687dc751c85864cb"></a><!-- doxytag: member="at91_tc.h::TC_LDBDIS" ref="a09b4664f86e7813c687dc751c85864cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a09b4664f86e7813c687dc751c85864cb">TC_LDBDIS</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter clock disabled on RB loading. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb9d97bfe5d33fcc1da52f5f4be024e9"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_MASK" ref="abb9d97bfe5d33fcc1da52f5f4be024e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abb9d97bfe5d33fcc1da52f5f4be024e9">TC_ETRGEDG_MASK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger edge selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56ee27a31ae7aafd122c4e8cfaa49fe1"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_RISING_EDGE" ref="a56ee27a31ae7aafd122c4e8cfaa49fe1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a56ee27a31ae7aafd122c4e8cfaa49fe1">TC_ETRGEDG_RISING_EDGE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger on external rising edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ae0f2a736a19284a64110e296e04773"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_FALLING_EDGE" ref="a2ae0f2a736a19284a64110e296e04773" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2ae0f2a736a19284a64110e296e04773">TC_ETRGEDG_FALLING_EDGE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger on external falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9f64d9bd7363c2e77dbe6b91424e5b4"></a><!-- doxytag: member="at91_tc.h::TC_ETRGEDG_BOTH_EDGE" ref="ab9f64d9bd7363c2e77dbe6b91424e5b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ab9f64d9bd7363c2e77dbe6b91424e5b4">TC_ETRGEDG_BOTH_EDGE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger on both external edges. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa04d043b0b8413e6ff5f6c2329bbf436"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG_MASK" ref="aa04d043b0b8413e6ff5f6c2329bbf436" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aa04d043b0b8413e6ff5f6c2329bbf436">TC_ABETRG_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA or TIOB external trigger selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2d0fec0f219cd53d5769819b2319dc0"></a><!-- doxytag: member="at91_tc.h::TC_ABETRG_TIOA" ref="ac2d0fec0f219cd53d5769819b2319dc0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac2d0fec0f219cd53d5769819b2319dc0">TC_ABETRG_TIOA</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA used as an external trigger. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cd1dcb8278a9def428c92457320c13f"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_MASK" ref="a2cd1dcb8278a9def428c92457320c13f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2cd1dcb8278a9def428c92457320c13f">TC_LDRA_MASK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA loading selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a408ad9ed9da660d83dd57218f7af8b69"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_RISING_EDGE" ref="a408ad9ed9da660d83dd57218f7af8b69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a408ad9ed9da660d83dd57218f7af8b69">TC_LDRA_RISING_EDGE</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RA on rising edge of TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a271dd1de942568d0bb5683b6658439b4"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_FALLING_EDGE" ref="a271dd1de942568d0bb5683b6658439b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a271dd1de942568d0bb5683b6658439b4">TC_LDRA_FALLING_EDGE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RA on falling edge of TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e51acb5ec17355218ad63feb2c3abd6"></a><!-- doxytag: member="at91_tc.h::TC_LDRA_BOTH_EDGE" ref="a4e51acb5ec17355218ad63feb2c3abd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a4e51acb5ec17355218ad63feb2c3abd6">TC_LDRA_BOTH_EDGE</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RA on any edge of TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3de402aa9f8bc54fcbb6f1489086951"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_MASK" ref="aa3de402aa9f8bc54fcbb6f1489086951" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aa3de402aa9f8bc54fcbb6f1489086951">TC_LDRB_MASK</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB loading selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accac9ce4af8eb16deb317609b8cbfee0"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_RISING_EDGE" ref="accac9ce4af8eb16deb317609b8cbfee0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#accac9ce4af8eb16deb317609b8cbfee0">TC_LDRB_RISING_EDGE</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RB on rising edge of TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f9bd1cbcedb00b0fc1c1ded1bbcbfe9"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_FALLING_EDGE" ref="a4f9bd1cbcedb00b0fc1c1ded1bbcbfe9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a4f9bd1cbcedb00b0fc1c1ded1bbcbfe9">TC_LDRB_FALLING_EDGE</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RB on falling edge of TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c321a7fed9f6594fdfd88ab4a3b055f"></a><!-- doxytag: member="at91_tc.h::TC_LDRB_BOTH_EDGE" ref="a1c321a7fed9f6594fdfd88ab4a3b055f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a1c321a7fed9f6594fdfd88ab4a3b055f">TC_LDRB_BOTH_EDGE</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load RB on any edge of TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abe526cfe3b70c882f890a6468924ad92">TC_CPCSTOP</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform Mode.  <a href="#abe526cfe3b70c882f890a6468924ad92"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f7304bb7f01f11c8bc02087024dd224"></a><!-- doxytag: member="at91_tc.h::TC_CPCDIS" ref="a5f7304bb7f01f11c8bc02087024dd224" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a5f7304bb7f01f11c8bc02087024dd224">TC_CPCDIS</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter clock disabled on RC compare. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3b0e1385318b14f35ce165a959bc746"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_MASK" ref="af3b0e1385318b14f35ce165a959bc746" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#af3b0e1385318b14f35ce165a959bc746">TC_EEVTEDG_MASK</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event edge selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb6f81f26bcbe78092109d5e9328a597"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_RISING_EDGE" ref="aeb6f81f26bcbe78092109d5e9328a597" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aeb6f81f26bcbe78092109d5e9328a597">TC_EEVTEDG_RISING_EDGE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event on rising edge.. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa19f4bded415ee4e061b05b13579507c"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_FALLING_EDGE" ref="aa19f4bded415ee4e061b05b13579507c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aa19f4bded415ee4e061b05b13579507c">TC_EEVTEDG_FALLING_EDGE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event on falling edge.. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e981d0c0e61d12bc4588da7f127e7b3"></a><!-- doxytag: member="at91_tc.h::TC_EEVTEDG_BOTH_EDGE" ref="a7e981d0c0e61d12bc4588da7f127e7b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a7e981d0c0e61d12bc4588da7f127e7b3">TC_EEVTEDG_BOTH_EDGE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event on any edge.. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97f2597430438ad834f2aaa0e54cace6"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_MASK" ref="a97f2597430438ad834f2aaa0e54cace6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a97f2597430438ad834f2aaa0e54cace6">TC_EEVT_MASK</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcc6e138e1705c6ff63ed1a23cc9af24"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_TIOB" ref="abcc6e138e1705c6ff63ed1a23cc9af24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abcc6e138e1705c6ff63ed1a23cc9af24">TC_EEVT_TIOB</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOB selected as external event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2c44e05bc7ec5f00ee3f8dd1bab804c"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC0" ref="ac2c44e05bc7ec5f00ee3f8dd1bab804c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac2c44e05bc7ec5f00ee3f8dd1bab804c">TC_EEVT_XC0</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">XC0 selected as external event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af820ac80bf91228524d334d1e8991b80"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC1" ref="af820ac80bf91228524d334d1e8991b80" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#af820ac80bf91228524d334d1e8991b80">TC_EEVT_XC1</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">XC1 selected as external event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a821482af6b9edc7269dfdff98d2f1a27"></a><!-- doxytag: member="at91_tc.h::TC_EEVT_XC2" ref="a821482af6b9edc7269dfdff98d2f1a27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a821482af6b9edc7269dfdff98d2f1a27">TC_EEVT_XC2</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">XC2 selected as external event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d32cfd981f834979ecf368cc338c9b9"></a><!-- doxytag: member="at91_tc.h::TC_ENETRG" ref="a8d32cfd981f834979ecf368cc338c9b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8d32cfd981f834979ecf368cc338c9b9">TC_ENETRG</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event trigger enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20ec14b9787592d1038775c5215f221c"></a><!-- doxytag: member="at91_tc.h::TC_WAVSEL_MASK" ref="a20ec14b9787592d1038775c5215f221c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a20ec14b9787592d1038775c5215f221c">TC_WAVSEL_MASK</a>&#160;&#160;&#160;0x00006000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Waveform selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a766c48ad563c3047397e258cd01aee1a"></a><!-- doxytag: member="at91_tc.h::TC_WAVSEL_UP" ref="a766c48ad563c3047397e258cd01aee1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a766c48ad563c3047397e258cd01aee1a">TC_WAVSEL_UP</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UP mode whitout automatic trigger on RC compare. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bf904761b72d7c923032900699968af"></a><!-- doxytag: member="at91_tc.h::TC_WAVSEL_UP_RC_TRG" ref="a1bf904761b72d7c923032900699968af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a1bf904761b72d7c923032900699968af">TC_WAVSEL_UP_RC_TRG</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UP mode whit automatic trigger on RC compare. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7420861722288d6a2122bd969cdc9b3"></a><!-- doxytag: member="at91_tc.h::TC_WAVSEL_UPDOWN" ref="ab7420861722288d6a2122bd969cdc9b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ab7420861722288d6a2122bd969cdc9b3">TC_WAVSEL_UPDOWN</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UPDOWN mode whitout automatic trigger on RC compare. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae25398038308f87bd6dbfc13678ccfec"></a><!-- doxytag: member="at91_tc.h::TC_WAVSEL_UPDOWN_RC_TRG" ref="ae25398038308f87bd6dbfc13678ccfec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ae25398038308f87bd6dbfc13678ccfec">TC_WAVSEL_UPDOWN_RC_TRG</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UPDOWN mode whit automatic trigger on RC compare. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacd71db054b2160f82ecc808de07e65c"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_MASK" ref="aacd71db054b2160f82ecc808de07e65c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aacd71db054b2160f82ecc808de07e65c">TC_ACPA_MASK</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RA compare effect on TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ab34dfcaa2463c8ed389d3eeaf3e052"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_SET_OUTPUT" ref="a6ab34dfcaa2463c8ed389d3eeaf3e052" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a6ab34dfcaa2463c8ed389d3eeaf3e052">TC_ACPA_SET_OUTPUT</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare sets TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ad68f250d389d72c285bd7dfb1019b4"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_CLEAR_OUTPUT" ref="a9ad68f250d389d72c285bd7dfb1019b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a9ad68f250d389d72c285bd7dfb1019b4">TC_ACPA_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare clears TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91a880c53b5143d2d46cb31973eca225"></a><!-- doxytag: member="at91_tc.h::TC_ACPA_TOGGLE_OUTPUT" ref="a91a880c53b5143d2d46cb31973eca225" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a91a880c53b5143d2d46cb31973eca225">TC_ACPA_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x00030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare toggles TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac641b13b93d5d20285be1fe1f35019b9"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_MASK" ref="ac641b13b93d5d20285be1fe1f35019b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac641b13b93d5d20285be1fe1f35019b9">TC_ACPC_MASK</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RC compare effect on TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d49a30eb9168715e677d53331589b0e"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_SET_OUTPUT" ref="a9d49a30eb9168715e677d53331589b0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a9d49a30eb9168715e677d53331589b0e">TC_ACPC_SET_OUTPUT</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare sets TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa0654fdf4b55998c2b167c4a5eb8532"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_CLEAR_OUTPUT" ref="afa0654fdf4b55998c2b167c4a5eb8532" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#afa0654fdf4b55998c2b167c4a5eb8532">TC_ACPC_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare clears TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1a2cf8828d4800f1b2407a2a3135f54"></a><!-- doxytag: member="at91_tc.h::TC_ACPC_TOGGLE_OUTPUT" ref="ac1a2cf8828d4800f1b2407a2a3135f54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac1a2cf8828d4800f1b2407a2a3135f54">TC_ACPC_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x000C0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare toggles TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b01fdaedfd5c21304095746fcf68c5c"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_MASK" ref="a2b01fdaedfd5c21304095746fcf68c5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2b01fdaedfd5c21304095746fcf68c5c">TC_AEEVT_MASK</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks external event effect on TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0479d00893ee8bf84c394ba39ccb47c"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_SET_OUTPUT" ref="ae0479d00893ee8bf84c394ba39ccb47c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ae0479d00893ee8bf84c394ba39ccb47c">TC_AEEVT_SET_OUTPUT</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event sets TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecc260c74b3abf84279f91568dbdc09d"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_CLEAR_OUTPUT" ref="aecc260c74b3abf84279f91568dbdc09d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aecc260c74b3abf84279f91568dbdc09d">TC_AEEVT_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event clears TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42c313df4ae35e4a45af3cfef4da2757"></a><!-- doxytag: member="at91_tc.h::TC_AEEVT_TOGGLE_OUTPUT" ref="a42c313df4ae35e4a45af3cfef4da2757" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a42c313df4ae35e4a45af3cfef4da2757">TC_AEEVT_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event toggles TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94b3013b43e5c618d6195b089d643b97"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_MASK" ref="a94b3013b43e5c618d6195b089d643b97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a94b3013b43e5c618d6195b089d643b97">TC_ASWTRG_MASK</a>&#160;&#160;&#160;0x00C00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks software trigger effect on TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade42948c4eb0bc4bbb808377f10e736e"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_SET_OUTPUT" ref="ade42948c4eb0bc4bbb808377f10e736e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ade42948c4eb0bc4bbb808377f10e736e">TC_ASWTRG_SET_OUTPUT</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger sets TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7bb7c1ddbf7a60dcabb964b35d869d5"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_CLEAR_OUTPUT" ref="aa7bb7c1ddbf7a60dcabb964b35d869d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aa7bb7c1ddbf7a60dcabb964b35d869d5">TC_ASWTRG_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger clears TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99066e8b0519bba62a85aa1722077b81"></a><!-- doxytag: member="at91_tc.h::TC_ASWTRG_TOGGLE_OUTPUT" ref="a99066e8b0519bba62a85aa1722077b81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a99066e8b0519bba62a85aa1722077b81">TC_ASWTRG_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x00C00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger toggles TIOA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e32c41bf2e5570ccb45fbce1aa9d563"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_MASK" ref="a5e32c41bf2e5570ccb45fbce1aa9d563" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a5e32c41bf2e5570ccb45fbce1aa9d563">TC_BCPB_MASK</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RB compare effect on TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd30aee9d4b9f97b4e84c7fe6bfcdd17"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_SET_OUTPUT" ref="abd30aee9d4b9f97b4e84c7fe6bfcdd17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abd30aee9d4b9f97b4e84c7fe6bfcdd17">TC_BCPB_SET_OUTPUT</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare sets TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49369f4ae22ef83ddc1676eb3622e097"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_CLEAR_OUTPUT" ref="a49369f4ae22ef83ddc1676eb3622e097" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a49369f4ae22ef83ddc1676eb3622e097">TC_BCPB_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare clears TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07e40e5513e4492195c5c80027000565"></a><!-- doxytag: member="at91_tc.h::TC_BCPB_TOGGLE_OUTPUT" ref="a07e40e5513e4492195c5c80027000565" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a07e40e5513e4492195c5c80027000565">TC_BCPB_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare toggles TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fdb27b3982377340b0af7cbea77dce3"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_MASK" ref="a6fdb27b3982377340b0af7cbea77dce3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a6fdb27b3982377340b0af7cbea77dce3">TC_BCPC_MASK</a>&#160;&#160;&#160;0x0C000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks RC compare effect on TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79bd65eef6b5277417e16f71c849c34a"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_SET_OUTPUT" ref="a79bd65eef6b5277417e16f71c849c34a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a79bd65eef6b5277417e16f71c849c34a">TC_BCPC_SET_OUTPUT</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare sets TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a053dd3a6b6eb6ad7abf797e228ca6b78"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_CLEAR_OUTPUT" ref="a053dd3a6b6eb6ad7abf797e228ca6b78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a053dd3a6b6eb6ad7abf797e228ca6b78">TC_BCPC_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare clears TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2726a72fbf1227fc8211dc418a8bdb39"></a><!-- doxytag: member="at91_tc.h::TC_BCPC_TOGGLE_OUTPUT" ref="a2726a72fbf1227fc8211dc418a8bdb39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2726a72fbf1227fc8211dc418a8bdb39">TC_BCPC_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x0C000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare toggles TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a726371f39936417f5be2ee6a37e21cc4"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_MASK" ref="a726371f39936417f5be2ee6a37e21cc4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a726371f39936417f5be2ee6a37e21cc4">TC_BEEVT_MASK</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks external event effect on TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec4f787260a19c3ebe25e4045615f9ed"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_SET_OUTPUT" ref="aec4f787260a19c3ebe25e4045615f9ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aec4f787260a19c3ebe25e4045615f9ed">TC_BEEVT_SET_OUTPUT</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event sets TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3440f056127721afdaf74e7ad302dedc"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_CLEAR_OUTPUT" ref="a3440f056127721afdaf74e7ad302dedc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3440f056127721afdaf74e7ad302dedc">TC_BEEVT_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event clears TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a523694b0755c13ef85eca42a5dd03d5d"></a><!-- doxytag: member="at91_tc.h::TC_BEEVT_TOGGLE_OUTPUT" ref="a523694b0755c13ef85eca42a5dd03d5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a523694b0755c13ef85eca42a5dd03d5d">TC_BEEVT_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0x30000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External event toggles TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f40ec96394ba6d3c4fbcbf0cb89967c"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_MASK" ref="a0f40ec96394ba6d3c4fbcbf0cb89967c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a0f40ec96394ba6d3c4fbcbf0cb89967c">TC_BSWTRG_MASK</a>&#160;&#160;&#160;0xC0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks software trigger effect on TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f008aee54d297602281980da3244ff4"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_SET_OUTPUT" ref="a8f008aee54d297602281980da3244ff4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8f008aee54d297602281980da3244ff4">TC_BSWTRG_SET_OUTPUT</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger sets TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba5d993f0ec5c9949bc562030a7c3387"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_CLEAR_OUTPUT" ref="aba5d993f0ec5c9949bc562030a7c3387" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aba5d993f0ec5c9949bc562030a7c3387">TC_BSWTRG_CLEAR_OUTPUT</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger clears TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeac70928941f499b680cb997aa081fd8"></a><!-- doxytag: member="at91_tc.h::TC_BSWTRG_TOGGLE_OUTPUT" ref="aeac70928941f499b680cb997aa081fd8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aeac70928941f499b680cb997aa081fd8">TC_BSWTRG_TOGGLE_OUTPUT</a>&#160;&#160;&#160;0xC0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software trigger toggles TIOB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a4fb21a28aefaa006cc22a0e00c441582">TC_CV_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Value Register.  <a href="#a4fb21a28aefaa006cc22a0e00c441582"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f05011d7ea53b11cf02b3005bc9a276"></a><!-- doxytag: member="at91_tc.h::TC0_CV" ref="a7f05011d7ea53b11cf02b3005bc9a276" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a7f05011d7ea53b11cf02b3005bc9a276">TC0_CV</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_CV_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter 0 value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd8406f722c377f4315f9398c56b607c"></a><!-- doxytag: member="at91_tc.h::TC1_CV" ref="acd8406f722c377f4315f9398c56b607c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#acd8406f722c377f4315f9398c56b607c">TC1_CV</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_CV_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter 1 value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae438eedfb6a64902a10bb4bf075d491a"></a><!-- doxytag: member="at91_tc.h::TC2_CV" ref="ae438eedfb6a64902a10bb4bf075d491a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ae438eedfb6a64902a10bb4bf075d491a">TC2_CV</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_CV_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter 2 value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a54c91e872b4559f2055c26e8d5bf432f">TC_RA_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Register A.  <a href="#a54c91e872b4559f2055c26e8d5bf432f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6d4dab4d2c04f8d402fa8b3ea997b15"></a><!-- doxytag: member="at91_tc.h::TC0_RA" ref="ad6d4dab4d2c04f8d402fa8b3ea997b15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ad6d4dab4d2c04f8d402fa8b3ea997b15">TC0_RA</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_RA_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 register A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37125536e069f75ec0013dd5d7e4033f"></a><!-- doxytag: member="at91_tc.h::TC1_RA" ref="a37125536e069f75ec0013dd5d7e4033f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a37125536e069f75ec0013dd5d7e4033f">TC1_RA</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_RA_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 register A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac07909cdb0848d29daa1c25c046e41a0"></a><!-- doxytag: member="at91_tc.h::TC2_RA" ref="ac07909cdb0848d29daa1c25c046e41a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac07909cdb0848d29daa1c25c046e41a0">TC2_RA</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_RA_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 register A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#af874c0e64c449b0a8b66ba5eb42289bb">TC_RB_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Register B.  <a href="#af874c0e64c449b0a8b66ba5eb42289bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8451bd635659492e4264db81a47da0c"></a><!-- doxytag: member="at91_tc.h::TC0_RB" ref="ac8451bd635659492e4264db81a47da0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac8451bd635659492e4264db81a47da0c">TC0_RB</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_RB_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 register B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af847dc59e9cf41857114d3adab51d94b"></a><!-- doxytag: member="at91_tc.h::TC1_RB" ref="af847dc59e9cf41857114d3adab51d94b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#af847dc59e9cf41857114d3adab51d94b">TC1_RB</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_RB_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 register B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09aad00548e63a9b2ab6889f1d3e5b68"></a><!-- doxytag: member="at91_tc.h::TC2_RB" ref="a09aad00548e63a9b2ab6889f1d3e5b68" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a09aad00548e63a9b2ab6889f1d3e5b68">TC2_RB</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_RB_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 register B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a6e0b9d3a99b6f15d563a7cd025f5fbe3">TC_RC_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Register C.  <a href="#a6e0b9d3a99b6f15d563a7cd025f5fbe3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f4aefb52238435df4b05fa1c8101c94"></a><!-- doxytag: member="at91_tc.h::TC0_RC" ref="a1f4aefb52238435df4b05fa1c8101c94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a1f4aefb52238435df4b05fa1c8101c94">TC0_RC</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_RC_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 register C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2c24256f3f737eb6a3ad5de658a730c"></a><!-- doxytag: member="at91_tc.h::TC1_RC" ref="ac2c24256f3f737eb6a3ad5de658a730c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac2c24256f3f737eb6a3ad5de658a730c">TC1_RC</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_RC_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 register C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc2403d7e71edd71fbd313a8d5be3a91"></a><!-- doxytag: member="at91_tc.h::TC2_RC" ref="adc2403d7e71edd71fbd313a8d5be3a91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#adc2403d7e71edd71fbd313a8d5be3a91">TC2_RC</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_RC_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 register C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a5cdb73d9b3fc3d7c278a483d2664475b">TC_SR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Status and Interrupt Registers.  <a href="#a5cdb73d9b3fc3d7c278a483d2664475b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ccb259fe381a24f1a902c91a9a293b5"></a><!-- doxytag: member="at91_tc.h::TC0_SR" ref="a7ccb259fe381a24f1a902c91a9a293b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a7ccb259fe381a24f1a902c91a9a293b5">TC0_SR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_SR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7aa7a13c96bab9c8720974c7231ed26"></a><!-- doxytag: member="at91_tc.h::TC1_SR" ref="aa7aa7a13c96bab9c8720974c7231ed26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aa7aa7a13c96bab9c8720974c7231ed26">TC1_SR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_SR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0bbdbd2f1cccfd0a6a23e6cfbb39c2b"></a><!-- doxytag: member="at91_tc.h::TC2_SR" ref="ae0bbdbd2f1cccfd0a6a23e6cfbb39c2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ae0bbdbd2f1cccfd0a6a23e6cfbb39c2b">TC2_SR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_SR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad578d93059661ad485b6d3048e2eb837"></a><!-- doxytag: member="at91_tc.h::TC_IER_OFF" ref="ad578d93059661ad485b6d3048e2eb837" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ad578d93059661ad485b6d3048e2eb837">TC_IER_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7b164be3c1aa338f8a84ea883037213"></a><!-- doxytag: member="at91_tc.h::TC0_IER" ref="ad7b164be3c1aa338f8a84ea883037213" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ad7b164be3c1aa338f8a84ea883037213">TC0_IER</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad516a66a1f02f5ca823e273fc0e01db8"></a><!-- doxytag: member="at91_tc.h::TC1_IER" ref="ad516a66a1f02f5ca823e273fc0e01db8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ad516a66a1f02f5ca823e273fc0e01db8">TC1_IER</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a421fb19b947ab50cb578c43043e2a95e"></a><!-- doxytag: member="at91_tc.h::TC2_IER" ref="a421fb19b947ab50cb578c43043e2a95e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a421fb19b947ab50cb578c43043e2a95e">TC2_IER</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac173d2337860574eb3b9e22825937f0c"></a><!-- doxytag: member="at91_tc.h::TC_IDR_OFF" ref="ac173d2337860574eb3b9e22825937f0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ac173d2337860574eb3b9e22825937f0c">TC_IDR_OFF</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Disable Register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d2680fbbfe6e5c38ee43ba03947220b"></a><!-- doxytag: member="at91_tc.h::TC0_IDR" ref="a7d2680fbbfe6e5c38ee43ba03947220b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a7d2680fbbfe6e5c38ee43ba03947220b">TC0_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc20046b89a2828fdaa0b35408cf1040"></a><!-- doxytag: member="at91_tc.h::TC1_IDR" ref="afc20046b89a2828fdaa0b35408cf1040" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#afc20046b89a2828fdaa0b35408cf1040">TC1_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a911aeca9cc239b954aa5c3f2ab100c06"></a><!-- doxytag: member="at91_tc.h::TC2_IDR" ref="a911aeca9cc239b954aa5c3f2ab100c06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a911aeca9cc239b954aa5c3f2ab100c06">TC2_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64f8a242669c5354bfcb3a870cc71207"></a><!-- doxytag: member="at91_tc.h::TC_IMR_OFF" ref="a64f8a242669c5354bfcb3a870cc71207" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a64f8a242669c5354bfcb3a870cc71207">TC_IMR_OFF</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acab765f13f9749d73e5aab9027937e71"></a><!-- doxytag: member="at91_tc.h::TC0_IMR" ref="acab765f13f9749d73e5aab9027937e71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#acab765f13f9749d73e5aab9027937e71">TC0_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC0_OFF + TC_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a984741c924f7380f880a07c99bae2ab5"></a><!-- doxytag: member="at91_tc.h::TC1_IMR" ref="a984741c924f7380f880a07c99bae2ab5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a984741c924f7380f880a07c99bae2ab5">TC1_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC1_OFF + TC_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59fb84894981440289cb971a3113cf64"></a><!-- doxytag: member="at91_tc.h::TC2_IMR" ref="a59fb84894981440289cb971a3113cf64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a59fb84894981440289cb971a3113cf64">TC2_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_TC2_OFF + TC_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d3e519687dc1f9b5077a4aa0c083c94"></a><!-- doxytag: member="at91_tc.h::TC_COVFS" ref="a6d3e519687dc1f9b5077a4aa0c083c94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a6d3e519687dc1f9b5077a4aa0c083c94">TC_COVFS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter overflow flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a101e4869d5d5d7abaa2dbb782d095015"></a><!-- doxytag: member="at91_tc.h::TC_LOVRS" ref="a101e4869d5d5d7abaa2dbb782d095015" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a101e4869d5d5d7abaa2dbb782d095015">TC_LOVRS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load overrun flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44370952dcc2973fdccbe58e4d08f756"></a><!-- doxytag: member="at91_tc.h::TC_CPAS" ref="a44370952dcc2973fdccbe58e4d08f756" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a44370952dcc2973fdccbe58e4d08f756">TC_CPAS</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA compare flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43e64a88e17afe352aa631d635c576bc"></a><!-- doxytag: member="at91_tc.h::TC_CPBS" ref="a43e64a88e17afe352aa631d635c576bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a43e64a88e17afe352aa631d635c576bc">TC_CPBS</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB compare flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5090a7ae689064547f920a7bb9362f9"></a><!-- doxytag: member="at91_tc.h::TC_CPCS" ref="ae5090a7ae689064547f920a7bb9362f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ae5090a7ae689064547f920a7bb9362f9">TC_CPCS</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC compare flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa19b45cbfc78e747a2b091e3629a29e9"></a><!-- doxytag: member="at91_tc.h::TC_LDRAS" ref="aa19b45cbfc78e747a2b091e3629a29e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#aa19b45cbfc78e747a2b091e3629a29e9">TC_LDRAS</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RA loading flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4ffd5868ead5efad62a98ece7a13435"></a><!-- doxytag: member="at91_tc.h::TC_LDRBS" ref="ad4ffd5868ead5efad62a98ece7a13435" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ad4ffd5868ead5efad62a98ece7a13435">TC_LDRBS</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RB loading flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87bd9104a2878eea0d360c5c74c5a475"></a><!-- doxytag: member="at91_tc.h::TC_ETRGS" ref="a87bd9104a2878eea0d360c5c74c5a475" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a87bd9104a2878eea0d360c5c74c5a475">TC_ETRGS</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External trigger flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80b4ef11a2bc7f68e8a530c5b57ed04b"></a><!-- doxytag: member="at91_tc.h::TC_CLKSTA" ref="a80b4ef11a2bc7f68e8a530c5b57ed04b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a80b4ef11a2bc7f68e8a530c5b57ed04b">TC_CLKSTA</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57765b5559f8af8bcfb570fbdd2f4d6b"></a><!-- doxytag: member="at91_tc.h::TC_MTIOA" ref="a57765b5559f8af8bcfb570fbdd2f4d6b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a57765b5559f8af8bcfb570fbdd2f4d6b">TC_MTIOA</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOA flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05ddcfd6da38a316db1cc6c9cd696dca"></a><!-- doxytag: member="at91_tc.h::TC_MTIOB" ref="a05ddcfd6da38a316db1cc6c9cd696dca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a05ddcfd6da38a316db1cc6c9cd696dca">TC_MTIOB</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIOB flag. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2e6b06f6f46e929172446050a10627dc">TC_BCR_OFF</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Block Control Register.  <a href="#a2e6b06f6f46e929172446050a10627dc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a443c52fa0df0726b0c25205ea856e1"></a><!-- doxytag: member="at91_tc.h::TC_BCR" ref="a4a443c52fa0df0726b0c25205ea856e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a4a443c52fa0df0726b0c25205ea856e1">TC_BCR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_BCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3a473be828491a7a3aea702e73a0a92"></a><!-- doxytag: member="at91_tc.h::TC_SYNC" ref="af3a473be828491a7a3aea702e73a0a92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#af3a473be828491a7a3aea702e73a0a92">TC_SYNC</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronisation trigger. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ad4fb5d9068b5c91b9d04b79bf1c81d9f">TC_BMR_OFF</a>&#160;&#160;&#160;0x000000C4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Block Mode Register.  <a href="#ad4fb5d9068b5c91b9d04b79bf1c81d9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5df5c858a1d6a5e79f8ee194de365e12"></a><!-- doxytag: member="at91_tc.h::TC_BMR" ref="a5df5c858a1d6a5e79f8ee194de365e12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a5df5c858a1d6a5e79f8ee194de365e12">TC_BMR</a>&#160;&#160;&#160;(*((reg32_t *)(TC_BASE + TC_BMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Block mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ba853d80040a40950660ea61d59a2ac"></a><!-- doxytag: member="at91_tc.h::TC_TC0XC0S" ref="a8ba853d80040a40950660ea61d59a2ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8ba853d80040a40950660ea61d59a2ac">TC_TC0XC0S</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock signal 0 selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdc4a9c3eb1d69939093f3a40ee50581"></a><!-- doxytag: member="at91_tc.h::TC_TCLK0XC0" ref="abdc4a9c3eb1d69939093f3a40ee50581" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abdc4a9c3eb1d69939093f3a40ee50581">TC_TCLK0XC0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TCLK0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63445ccf43522aa911a6564dd79c951d"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC0" ref="a63445ccf43522aa911a6564dd79c951d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a63445ccf43522aa911a6564dd79c951d">TC_NONEXC0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c869dd55e64e5a638e6114f6a60d93a"></a><!-- doxytag: member="at91_tc.h::TC_TIOA1XC0" ref="a8c869dd55e64e5a638e6114f6a60d93a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8c869dd55e64e5a638e6114f6a60d93a">TC_TIOA1XC0</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3230c1153db317c4d9e1fadc01eab041"></a><!-- doxytag: member="at91_tc.h::TC_TIOA2XC0" ref="a3230c1153db317c4d9e1fadc01eab041" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3230c1153db317c4d9e1fadc01eab041">TC_TIOA2XC0</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb91f7df2f4fd699e98a81a84b87c8bf"></a><!-- doxytag: member="at91_tc.h::TC_TC1XC1S" ref="abb91f7df2f4fd699e98a81a84b87c8bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abb91f7df2f4fd699e98a81a84b87c8bf">TC_TC1XC1S</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock signal 1 selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a063eab0b1a02621c7616366e9eb742a5"></a><!-- doxytag: member="at91_tc.h::TC_TCLK1XC1" ref="a063eab0b1a02621c7616366e9eb742a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a063eab0b1a02621c7616366e9eb742a5">TC_TCLK1XC1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TCLK1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a6fde1ec0f40d5dddb09db05e1e5f1b"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC1" ref="a3a6fde1ec0f40d5dddb09db05e1e5f1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3a6fde1ec0f40d5dddb09db05e1e5f1b">TC_NONEXC1</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3db45758807afafc5d09e50ab6ee5326"></a><!-- doxytag: member="at91_tc.h::TC_TIOA0XC1" ref="a3db45758807afafc5d09e50ab6ee5326" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3db45758807afafc5d09e50ab6ee5326">TC_TIOA0XC1</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf2bff0b46bdf8f64e0d0c02c69dde27"></a><!-- doxytag: member="at91_tc.h::TC_TIOA2XC1" ref="abf2bff0b46bdf8f64e0d0c02c69dde27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#abf2bff0b46bdf8f64e0d0c02c69dde27">TC_TIOA2XC1</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f421008c4ab7ce93b98271ab4e04dfe"></a><!-- doxytag: member="at91_tc.h::TC_TC2XC2S" ref="a3f421008c4ab7ce93b98271ab4e04dfe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a3f421008c4ab7ce93b98271ab4e04dfe">TC_TC2XC2S</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock signal 2 selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a790ef53ba6f05bcc5f118ad9af237ade"></a><!-- doxytag: member="at91_tc.h::TC_TCLK2XC2" ref="a790ef53ba6f05bcc5f118ad9af237ade" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a790ef53ba6f05bcc5f118ad9af237ade">TC_TCLK2XC2</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TCLK2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d2acab73e23162346025c625f7a49ac"></a><!-- doxytag: member="at91_tc.h::TC_NONEXC2" ref="a2d2acab73e23162346025c625f7a49ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a2d2acab73e23162346025c625f7a49ac">TC_NONEXC2</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae14e1f7703403a71484a0ae9170bf12e"></a><!-- doxytag: member="at91_tc.h::TC_TIOA0XC2" ref="ae14e1f7703403a71484a0ae9170bf12e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#ae14e1f7703403a71484a0ae9170bf12e">TC_TIOA0XC2</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8989f2250332b8af38465b80ea9b2d7d"></a><!-- doxytag: member="at91_tc.h::TC_TIOA1XC2" ref="a8989f2250332b8af38465b80ea9b2d7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__tc_8h.html#a8989f2250332b8af38465b80ea9b2d7d">TC_TIOA1XC2</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects TIOA1. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Daniele Basile &lt;<a href="mailto:asterix@develer.com">asterix@develer.com</a>&gt;</dd></dl>
<p>AT91SAM7 Conunter timer definition. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a2e6b06f6f46e929172446050a10627dc"></a><!-- doxytag: member="at91_tc.h::TC_BCR_OFF" ref="a2e6b06f6f46e929172446050a10627dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BCR_OFF&#160;&#160;&#160;0x000000C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Block Control Register. </p>
<p>Block control register offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00291">291</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4fb5d9068b5c91b9d04b79bf1c81d9f"></a><!-- doxytag: member="at91_tc.h::TC_BMR_OFF" ref="ad4fb5d9068b5c91b9d04b79bf1c81d9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_BMR_OFF&#160;&#160;&#160;0x000000C4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Block Mode Register. </p>
<p>Block mode register offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00299">299</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ef2467384ea165b1481815e7f462b47"></a><!-- doxytag: member="at91_tc.h::TC_CMR_OFF" ref="a0ef2467384ea165b1481815e7f462b47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CMR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Channel Mode Register. </p>
<p>Mode register offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00092">92</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe526cfe3b70c882f890a6468924ad92"></a><!-- doxytag: member="at91_tc.h::TC_CPCSTOP" ref="abe526cfe3b70c882f890a6468924ad92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPCSTOP&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Waveform Mode. </p>
<p>Counter clock stopped on RC compare. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00153">153</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0a7259eb672292357f2d785c532a208"></a><!-- doxytag: member="at91_tc.h::TC_CPCTRG" ref="ab0a7259eb672292357f2d785c532a208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CPCTRG&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Capture Mode. </p>
<p>RC Compare Enable Trigger Enable. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00124">124</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4fb21a28aefaa006cc22a0e00c441582"></a><!-- doxytag: member="at91_tc.h::TC_CV_OFF" ref="a4fb21a28aefaa006cc22a0e00c441582" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CV_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Counter Value Register. </p>
<p>Counter register value offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00219">219</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54c91e872b4559f2055c26e8d5bf432f"></a><!-- doxytag: member="at91_tc.h::TC_RA_OFF" ref="a54c91e872b4559f2055c26e8d5bf432f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RA_OFF&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Register A. </p>
<p>Register A offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00227">227</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="af874c0e64c449b0a8b66ba5eb42289bb"></a><!-- doxytag: member="at91_tc.h::TC_RB_OFF" ref="af874c0e64c449b0a8b66ba5eb42289bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RB_OFF&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Register B. </p>
<p>Register B offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00236">236</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e0b9d3a99b6f15d563a7cd025f5fbe3"></a><!-- doxytag: member="at91_tc.h::TC_RC_OFF" ref="a6e0b9d3a99b6f15d563a7cd025f5fbe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_RC_OFF&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Register C. </p>
<p>Register C offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00245">245</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5cdb73d9b3fc3d7c278a483d2664475b"></a><!-- doxytag: member="at91_tc.h::TC_SR_OFF" ref="a5cdb73d9b3fc3d7c278a483d2664475b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Status and Interrupt Registers. </p>
<p>Status Register offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00255">255</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45596cd88403b5409358f094e81dc5c7"></a><!-- doxytag: member="at91_tc.h::TC_TC0_OFF" ref="a45596cd88403b5409358f094e81dc5c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TC0_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Counter Control Register. </p>
<p>Channel 0 control register offset. </p>

<p>Definition at line <a class="el" href="at91__tc_8h_source.html#l00079">79</a> of file <a class="el" href="at91__tc_8h_source.html">at91_tc.h</a>.</p>

</div>
</div>
</div>


