
---------- Begin Simulation Statistics ----------
simSeconds                                   2.500710                       # Number of seconds simulated (Second)
simTicks                                 2500710281108                       # Number of ticks simulated (Tick)
finalTick                                2500710281108                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  42025.09                       # Real time elapsed on the host (Second)
hostTickRate                                 59505173                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1417792                       # Number of bytes of host memory used (Byte)
simInsts                                  10749002086                       # Number of instructions simulated (Count)
simOps                                    17879170730                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   255776                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     425440                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      7989489717                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.743277                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.345393                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                    17947459423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                  118544                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                   17923948373                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 78334                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            68407231                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        101211427                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              47303                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples         7984835857                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.244749                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.953981                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0               1797448044     22.51%     22.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1               1665875522     20.86%     43.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2               1566951191     19.62%     63.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                864160261     10.82%     73.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                745856639      9.34%     83.16% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                702146610      8.79%     91.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                467004623      5.85%     97.80% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                167641394      2.10%     99.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  7751573      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total           7984835857                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu               17242024     12.23%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                  1224      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     2      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   2      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     12.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead              67667929     47.99%     60.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite             55967919     39.69%     99.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           124606      0.09%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            4723      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       345833      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu  10485713625     58.50%     58.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult     59323691      0.33%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         4363      0.00%     58.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd    354725652      1.98%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          550      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           30      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu    119534155      0.67%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          319      0.00%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc    118653426      0.66%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift           34      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     62.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     59241786      0.33%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt    176377602      0.98%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv       980953      0.01%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     58263338      0.33%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     63.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead   3659721125     20.42%     84.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite   2296552795     12.81%     97.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead    413943828      2.31%     99.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite    120565268      0.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total   17923948373                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.243441                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                          141008429                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.007867                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads             41129111670                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites            16591558958                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses    16498275355                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads               2844707696                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites              1425065046                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses      1422185157                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                16642191894                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                  1422419075                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                  2746852                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                          14888                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        4653860                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads    4080034382                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores   2420547618                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads   2022155639                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores    585642619                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return    542067112     40.37%     40.37% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect    542107098     40.38%     80.75% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          748      0.00%     80.75% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond    253594934     18.89%     99.64% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      3819600      0.28%     99.92% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.92% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond      1030146      0.08%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total    1342619640                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return      2897003     38.82%     38.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect      2937449     39.36%     78.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          284      0.00%     78.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      1400293     18.76%     96.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       209973      2.81%     99.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond        17840      0.24%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      7462844                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return         5590      0.82%      0.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect        30868      4.50%      5.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          176      0.03%      5.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       637744     93.02%     98.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond        10858      1.58%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          347      0.05%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       685584                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return    539170109     40.38%     40.38% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect    539169649     40.38%     80.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          464      0.00%     80.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond    252194640     18.89%     99.65% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      3609627      0.27%     99.92% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.92% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond      1012306      0.08%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total   1335156795                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return         5514      0.85%      0.85% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect        19397      2.98%      3.83% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          161      0.02%      3.85% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       618019     94.97%     98.82% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         7388      1.14%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          307      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       650786                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     12627404      0.94%      0.94% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB    786896227     58.61%     59.55% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS    542067107     40.37%     99.92% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect      1028902      0.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total   1342619640                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch       153467     22.40%     22.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       526190     76.79%     99.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect         5590      0.82%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           22      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       685269                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted        253594936                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken    241078066                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           685584                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss         64431                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted       159373                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted       526211                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups          1342619640                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates              153259                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits              791916454                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.589829                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted          69154                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups        1030894                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits           1028902                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1992                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return    542067112     40.37%     40.37% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect    542107098     40.38%     80.75% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          748      0.00%     80.75% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond    253594934     18.89%     99.64% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      3819600      0.28%     99.92% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.92% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond      1030146      0.08%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total   1342619640                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return    542067058     98.43%     98.43% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect        36275      0.01%     98.44% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          612      0.00%     98.44% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      7557214      1.37%     99.81% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond        11879      0.00%     99.81% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     99.81% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond      1030146      0.19%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total    550703186                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect        30868     20.14%     20.14% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     20.14% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond       111533     72.77%     92.92% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond        10858      7.08%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total       153259                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect        30868     20.14%     20.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond       111533     72.77%     92.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond        10858      7.08%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total       153259                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups      1030894                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits      1028902                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1992                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          523                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords      1031417                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes           545004849                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops             545004845                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes           5834736                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used             539170109                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct          539164595                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect             5514                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts       68387488                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          71241                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           645334                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples   7975631945                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.241725                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     3.032945                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0     3729847492     46.77%     46.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1     1413412957     17.72%     64.49% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2      353814288      4.44%     68.92% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3      545521973      6.84%     75.76% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       69699257      0.87%     76.64% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5      171923346      2.16%     78.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6      133154512      1.67%     80.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7      281842512      3.53%     84.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8     1276415608     16.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total   7975631945                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      47350                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls            539170113                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       329929      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu  10455907783     58.48%     58.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult     59312947      0.33%     58.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         3677      0.00%     58.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd    354272937      1.98%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          384      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           20      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu    119367420      0.67%     61.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          256      0.00%     61.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc    118552823      0.66%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift           30      0.00%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     59232000      0.33%     62.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt    176192256      0.99%     63.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv       977664      0.01%     63.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     58254336      0.33%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead   3651658425     20.42%     84.20% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite   2291182462     12.81%     97.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead    413428540      2.31%     99.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite    120496841      0.67%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total  17879170730                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples   1276415608                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts         10749002086                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps           17879170730                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP   10749002086                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP     17879170730                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.743277                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.345393                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs        6476766268                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts        1420777084                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts      17106716845                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts      4065086965                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts     2411679303                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       329929      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu  10455907783     58.48%     58.48% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult     59312947      0.33%     58.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         3677      0.00%     58.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd    354272937      1.98%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt          384      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           20      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.80% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu    119367420      0.67%     61.46% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     61.46% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          256      0.00%     61.46% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc    118552823      0.66%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift           30      0.00%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd     59232000      0.33%     62.46% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.46% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.46% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt    176192256      0.99%     63.44% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv       977664      0.01%     63.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult     58254336      0.33%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead   3651658425     20.42%     84.20% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite   2291182462     12.81%     97.01% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead    413428540      2.31%     99.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite    120496841      0.67%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total  17879170730                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl   1335156795                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl    794973916                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl    540182879                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl    252194640                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl   1082962155                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall    539170113                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn    539170109                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data   3745731170                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total       3745731170                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data   3745731170                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total      3745731170                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data     57030209                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total       57030209                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data     57030209                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total      57030209                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 799575527165                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 799575527165                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 799575527165                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 799575527165                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data   3802761379                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total   3802761379                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data   3802761379                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total   3802761379                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.014997                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.014997                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.014997                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.014997                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 14020.210362                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 14020.210362                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 14020.210362                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 14020.210362                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      1056748                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets        22629                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        10002                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           35                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    105.653669                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   646.542857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks     48135708                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total         48135708                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      1314240                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1314240                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      1314240                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1314240                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data     55715969                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total     55715969                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data     55715969                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total     55715969                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 676942312461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 676942312461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 676942312461                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 676942312461                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.014651                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.014651                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.014651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.014651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 12149.879552                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 12149.879552                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 12149.879552                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 12149.879552                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements              55715454                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data        23672                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total        23672                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1234785                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1234785                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data        23675                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total        23675                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.000127                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.000127                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data       411595                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total       411595                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::cpu0.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total            1                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data     46599127                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     46599127                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.000042                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.000042                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data     46599127                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total     46599127                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data        23675                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total        23675                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data        23675                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total        23675                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data   1336307146                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total     1336307146                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data     54798593                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total     54798593                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 634636514787                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 634636514787                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data   1391105739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total   1391105739                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.039392                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.039392                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 11581.255650                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 11581.255650                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      1313514                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1313514                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data     53485079                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total     53485079                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 513423870615                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 513423870615                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.038448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.038448                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data  9599.385104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  9599.385104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data   2409424024                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total    2409424024                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data      2231616                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      2231616                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data 164939012378                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total 164939012378                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data   2411655640                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total   2411655640                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.000925                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.000925                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 73910.122699                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 73910.122699                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data          726                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total          726                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data      2230890                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total      2230890                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data 163518441846                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total 163518441846                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.000925                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.000925                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 73297.402313                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 73297.402313                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.945583                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs          3801494487                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs          55715966                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             68.229895                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick            1619149                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.945583                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           74                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          407                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           29                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses        7661333424                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses       7661333424                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles               684408092                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles           5022498891                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                868759547                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles           1408008776                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1160551                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved           786214356                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                41874                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts           17960623444                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts               186933                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts        17921201521                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches      1339228537                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts     4072893589                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts    2416322237                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.243097                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads    1814617563                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites   3438827219                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads    1186492778                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites   1125801909                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads  20907528969                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites  12783447365                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs       6489215826                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads   8807845405                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites          216                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches        1329992236                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                   6205968789                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                2404704                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                2236                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        15419                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          185                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines               1756941544                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes               315761                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples        7984835857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.251577                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.099604                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0              4823989446     60.41%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1               129659225      1.62%     62.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2               151202771      1.89%     63.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3               347256122      4.35%     68.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4               382458337      4.79%     73.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5               429902061      5.38%     78.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6               214539944      2.69%     81.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7               508567549      6.37%     87.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               997260402     12.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total          7984835857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts          10810324187                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.353068                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches        1342619640                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.168048                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles   1777646876                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst   1756117568                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total       1756117568                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst   1756117568                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total      1756117568                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst       823974                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total         823974                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst       823974                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total        823974                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst  10179351255                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total  10179351255                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst  10179351255                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total  10179351255                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst   1756941542                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total   1756941542                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst   1756941542                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total   1756941542                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000469                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000469                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000469                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000469                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 12353.971430                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 12353.971430                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 12353.971430                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 12353.971430                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs        23956                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           34                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    704.588235                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks       809528                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total           809528                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst        13929                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total        13929                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst        13929                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total        13929                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst       810045                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total       810045                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst       810045                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total       810045                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst   8504182141                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   8504182141                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst   8504182141                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   8504182141                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000461                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 10498.407053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 10498.407053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 10498.407053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 10498.407053                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                809528                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst   1756117568                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total     1756117568                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst       823974                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total       823974                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst  10179351255                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total  10179351255                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst   1756941542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total   1756941542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000469                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000469                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 12353.971430                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 12353.971430                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst        13929                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total        13929                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst       810045                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total       810045                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst   8504182141                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   8504182141                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 10498.407053                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 10498.407053                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.954899                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs          1756927612                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs            810044                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           2168.928616                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick             436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.954899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.996006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.996006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           76                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           35                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           53                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          335                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses        3514693128                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses       3514693128                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  1160551                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  83955345                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                27811577                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts           17947577967                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               20206                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts              4080034382                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts             2420547618                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                39879                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                 13446787                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                13027422                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents        648420                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        542015                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       146700                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              688715                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit             17920843701                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount            17920460512                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst              11969909159                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst              17143422266                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.243004                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.698222                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                 2681706779                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               14947417                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               43799                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation             648420                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               8868315                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  16                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  9084                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples        4065086965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             2.858842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           47.082790                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9            4010381561     98.65%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              301712      0.01%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29            54167642      1.33%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                5884      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                1947      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                2285      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                4091      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                   7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 846      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                 7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                77      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                97      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                85      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               103      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                97      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                75      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                65      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                89      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                81      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               107      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                42      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          219881      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value          962143                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total          4065086965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses             4072850002                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses             2416322294                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                   155802                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    20231                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses             1756943158                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2101                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1160551                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles              1183637811                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              953588016                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         27066                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles               1738096792                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles           4108325621                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts           17954403699                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1915557                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents            1489238151                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents             793018755                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents            1689802454                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands        22379170009                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                51889921324                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups             20955358246                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups               1187571760                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps          22283462866                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                95707134                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    262                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                247                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts               7433375132                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                     24646743979                       # The number of ROB reads (Count)
system.cpu0.rob.writes                    35904342703                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts             10749002086                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps               17879170730                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  254                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.replacements                     0                       # number of replacements (Count)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu2.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.replacements                     0                       # number of replacements (Count)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu3.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.replacements                     0                       # number of replacements (Count)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu4.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.replacements                     0                       # number of replacements (Count)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu5.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.replacements                     0                       # number of replacements (Count)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu6.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.replacements                     0                       # number of replacements (Count)
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse                   0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs                   0                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                 0                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs                   nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.tagAccesses                 0                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses                0                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          5008                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu7.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                807771                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data              55343393                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  56151164                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst               807771                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data             55343393                       # number of overall hits (Count)
system.l2.overallHits::total                 56151164                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2267                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              372573                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  374840                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2267                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             372573                       # number of overall misses (Count)
system.l2.overallMisses::total                 374840                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst     2385595543                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   260630890776                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       263016486319                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst    2385595543                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  260630890776                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      263016486319                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst            810038                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data          55715966                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              56526004                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst           810038                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data         55715966                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             56526004                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.002799                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.006687                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.006631                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.002799                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.006687                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.006631                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 1052313.869872                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 699543.152016                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    701676.678900                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 1052313.869872                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 699543.152016                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   701676.678900                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               261933                       # number of writebacks (Count)
system.l2.writebacks::total                    261933                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2266                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          372573                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              374839                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2266                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         372573                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             374839                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst   2369342836                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 258240469423                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   260609812259                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst   2369342836                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 258240469423                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  260609812259                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.002797                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.006687                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.006631                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.002797                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.006687                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.006631                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 1045605.841130                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 693127.170844                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 695257.996791                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 1045605.841130                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 693127.170844                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 695257.996791                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         342552                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              6                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst         807771                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             807771                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2267                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2267                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst   2385595543                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   2385595543                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst       810038                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         810038                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.002799                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.002799                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 1052313.869872                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 1052313.869872                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2266                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2266                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst   2369342836                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   2369342836                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.002797                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.002797                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 1045605.841130                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 1045605.841130                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data           1992022                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               1992022                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          238868                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              238868                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data 148188161052                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   148188161052                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data       2230890                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2230890                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.107073                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.107073                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 620376.781536                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 620376.781536                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       238868                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          238868                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data 146655628126                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 146655628126                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.107073                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.107073                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 613960.966417                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 613960.966417                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data      53351371                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total          53351371                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       133705                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          133705                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data 112442729724                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 112442729724                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data     53485076                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      53485076                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.002500                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.002500                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 840976.251629                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 840976.251629                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data       133705                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       133705                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data 111584841297                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 111584841297                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.002500                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.002500                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 834559.973801                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 834559.973801                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks       809523                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           809523                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       809523                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       809523                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     48135708                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         48135708                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     48135708                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     48135708                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32679.801189                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                    113050941                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     375320                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     301.212142                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     118.711697                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst      111.157062                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    32449.932430                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.003623                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.003392                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.990293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   21                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  205                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  892                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                13655                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                17995                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  904782912                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 904782912                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          144960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data        23844672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            23989632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       144960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          144960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks     16763712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total         16763712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             2265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data           372573                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               374838                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         261933                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              261933                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst              57968                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data            9535160                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total                9593127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst          57968                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              57968                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          6703580                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               6703580                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          6703580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst             57968                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data           9535160                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              16296708                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              135970                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        261933                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             79799                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             238868                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            238868                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         135970                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1091408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      1091408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1091408                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     40753344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     40753344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 40753344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             374838                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   374838    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               374838                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         5173107147                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         5102956357                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         716570                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       341736                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           54295120                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     48397641                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       809528                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          7660365                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                4                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2230890                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2230890                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         810045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      53485076                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port      2429610                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    167147394                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              169577004                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port    103652160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port   6646507136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              6750159296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          342559                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  16764160                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          56868567                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000788                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.028053                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                56823778     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   44789      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            56868567                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2500710281108                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        66024679797                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         760877172                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       52317302062                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests     113050997                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     56524985                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        43956                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             830                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
