#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jan 13 15:21:30 2018
# Process ID: 23742
# Current directory: /home/sean/vivado_workspace/dfadd_simple/dfadd_simple.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/sean/vivado_workspace/dfadd_simple/dfadd_simple.runs/synth_1/top.vds
# Journal file: /home/sean/vivado_workspace/dfadd_simple/dfadd_simple.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.223 ; gain = 164.137 ; free physical = 7642 ; free virtual = 31453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'dfadd' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:34]
INFO: [Synth 8-638] synthesizing module 'memory_controller' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:111]
	Parameter latency bound to: 2 - type: integer 
	Parameter ram_latency bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_dual_port' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5446]
	Parameter width_a bound to: 32 - type: integer 
	Parameter width_b bound to: 32 - type: integer 
	Parameter widthad_a bound to: 1 - type: integer 
	Parameter widthad_b bound to: 1 - type: integer 
	Parameter numwords_a bound to: 1 - type: integer 
	Parameter numwords_b bound to: 1 - type: integer 
	Parameter init_file bound to: float_exception_flags.mif - type: string 
	Parameter width_be_a bound to: 1 - type: integer 
	Parameter width_be_b bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_COL bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'float_exception_flags.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5495]
INFO: [Synth 8-256] done synthesizing module 'ram_dual_port' (1#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5446]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 64 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter widthad_a bound to: 6 - type: integer 
	Parameter widthad_b bound to: 6 - type: integer 
	Parameter numwords_a bound to: 46 - type: integer 
	Parameter numwords_b bound to: 46 - type: integer 
	Parameter init_file bound to: a_input.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'a_input.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port' (2#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port__parameterized0' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 64 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter widthad_a bound to: 6 - type: integer 
	Parameter widthad_b bound to: 6 - type: integer 
	Parameter numwords_a bound to: 46 - type: integer 
	Parameter numwords_b bound to: 46 - type: integer 
	Parameter init_file bound to: b_input.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'b_input.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized0 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port__parameterized0' (2#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port__parameterized1' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 64 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter widthad_a bound to: 6 - type: integer 
	Parameter widthad_b bound to: 6 - type: integer 
	Parameter numwords_a bound to: 46 - type: integer 
	Parameter numwords_b bound to: 46 - type: integer 
	Parameter init_file bound to: z_output.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'z_output.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
WARNING: [Synth 8-3848] Net ram in module/entity rom_dual_port__parameterized1 does not have driver. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5575]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port__parameterized1' (2#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
INFO: [Synth 8-638] synthesizing module 'rom_dual_port__parameterized2' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
	Parameter width_a bound to: 32 - type: integer 
	Parameter width_b bound to: 32 - type: integer 
	Parameter widthad_a bound to: 8 - type: integer 
	Parameter widthad_b bound to: 8 - type: integer 
	Parameter numwords_a bound to: 256 - type: integer 
	Parameter numwords_b bound to: 256 - type: integer 
	Parameter init_file bound to: countLeadingZeros32countLeadingZerosHigh.mif - type: string 
	Parameter latency bound to: 1 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'countLeadingZeros32countLeadingZerosHigh.mif'; please make sure the file is added to project and has read permission, ignoring [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5579]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'rom_dual_port__parameterized2' (2#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:5547]
INFO: [Synth 8-256] done synthesizing module 'memory_controller' (3#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:111]
INFO: [Synth 8-638] synthesizing module 'main' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:1673]
	Parameter LEGUP_0 bound to: 7'b0000000 
	Parameter LEGUP_F_main_BB__1_1 bound to: 7'b0000001 
	Parameter LEGUP_F_main_BB__1_2 bound to: 7'b0000010 
	Parameter LEGUP_F_main_BB__1_3 bound to: 7'b0000011 
	Parameter LEGUP_F_main_BB__15_4 bound to: 7'b0000100 
	Parameter LEGUP_F_main_BB__21_5 bound to: 7'b0000101 
	Parameter LEGUP_F_main_BB__23_6 bound to: 7'b0000110 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i10ii_7 bound to: 7'b0000111 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i10ii_8 bound to: 7'b0001000 
	Parameter LEGUP_F_main_BB__27_9 bound to: 7'b0001001 
	Parameter LEGUP_F_main_BB__33_10 bound to: 7'b0001010 
	Parameter LEGUP_F_main_BB__35_11 bound to: 7'b0001011 
	Parameter LEGUP_F_main_BB__45_12 bound to: 7'b0001100 
	Parameter LEGUP_F_main_BB__48_13 bound to: 7'b0001101 
	Parameter LEGUP_F_main_BB__50_14 bound to: 7'b0001110 
	Parameter LEGUP_F_main_BB__52_15 bound to: 7'b0001111 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i1ii_16 bound to: 7'b0010000 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i1ii_17 bound to: 7'b0010001 
	Parameter LEGUP_F_main_BB__56_18 bound to: 7'b0010010 
	Parameter LEGUP_F_main_BB__59_19 bound to: 7'b0010011 
	Parameter LEGUP_F_main_BB__66_20 bound to: 7'b0010100 
	Parameter LEGUP_F_main_BB__68_21 bound to: 7'b0010101 
	Parameter LEGUP_F_main_BB__77_22 bound to: 7'b0010110 
	Parameter LEGUP_F_main_BB__80_23 bound to: 7'b0010111 
	Parameter LEGUP_F_main_BB__81_24 bound to: 7'b0011000 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1ii4i_25 bound to: 7'b0011001 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1ii4i_26 bound to: 7'b0011010 
	Parameter LEGUP_F_main_BB__86_27 bound to: 7'b0011011 
	Parameter LEGUP_F_main_BB__91_28 bound to: 7'b0011100 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit9ii_29 bound to: 7'b0011101 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit9ii_30 bound to: 7'b0011110 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit9ii_31 bound to: 7'b0011111 
	Parameter LEGUP_F_main_BB__101_32 bound to: 7'b0100000 
	Parameter LEGUP_F_main_BB__101_34 bound to: 7'b0100010 
	Parameter LEGUP_F_main_BB__103_35 bound to: 7'b0100011 
	Parameter LEGUP_F_main_BB__109_36 bound to: 7'b0100100 
	Parameter LEGUP_F_main_BB__111_37 bound to: 7'b0100101 
	Parameter LEGUP_F_main_BB__112_38 bound to: 7'b0100110 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i11ii_39 bound to: 7'b0100111 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i11ii_40 bound to: 7'b0101000 
	Parameter LEGUP_F_main_BB__117_41 bound to: 7'b0101001 
	Parameter LEGUP_F_main_BB__117_42 bound to: 7'b0101010 
	Parameter LEGUP_F_main_BB__117_43 bound to: 7'b0101011 
	Parameter LEGUP_F_main_BB__117_44 bound to: 7'b0101100 
	Parameter LEGUP_F_main_BB__120_45 bound to: 7'b0101101 
	Parameter LEGUP_F_main_BB__121_46 bound to: 7'b0101110 
	Parameter LEGUP_F_main_BB__123_47 bound to: 7'b0101111 
	Parameter LEGUP_F_main_BB__125_48 bound to: 7'b0110000 
	Parameter LEGUP_F_main_BB__127_49 bound to: 7'b0110001 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i4ii_50 bound to: 7'b0110010 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1i4ii_51 bound to: 7'b0110011 
	Parameter LEGUP_F_main_BB__131_52 bound to: 7'b0110100 
	Parameter LEGUP_F_main_BB__136_53 bound to: 7'b0110101 
	Parameter LEGUP_F_main_BB__143_54 bound to: 7'b0110110 
	Parameter LEGUP_F_main_BB__145_55 bound to: 7'b0110111 
	Parameter LEGUP_F_main_BB__154_56 bound to: 7'b0111000 
	Parameter LEGUP_F_main_BB_shift64RightJammingexit3ii_57 bound to: 7'b0111001 
	Parameter LEGUP_F_main_BB__158_58 bound to: 7'b0111010 
	Parameter LEGUP_F_main_BB__163_59 bound to: 7'b0111011 
	Parameter LEGUP_F_main_BB__165_60 bound to: 7'b0111100 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1iii_61 bound to: 7'b0111101 
	Parameter LEGUP_F_main_BB_float64_is_signaling_nanexit1iii_62 bound to: 7'b0111110 
	Parameter LEGUP_F_main_BB__169_63 bound to: 7'b0111111 
	Parameter LEGUP_F_main_BB__175_64 bound to: 7'b1000000 
	Parameter LEGUP_F_main_BB__177_65 bound to: 7'b1000001 
	Parameter LEGUP_F_main_BB__187_66 bound to: 7'b1000010 
	Parameter LEGUP_F_main_BB_shift64RightJammingexitii_67 bound to: 7'b1000011 
	Parameter LEGUP_F_main_BB__191_68 bound to: 7'b1000100 
	Parameter LEGUP_F_main_BB__195_69 bound to: 7'b1000101 
	Parameter LEGUP_F_main_BB__195_70 bound to: 7'b1000110 
	Parameter LEGUP_F_main_BB__202_71 bound to: 7'b1000111 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_72 bound to: 7'b1001000 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_73 bound to: 7'b1001001 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_74 bound to: 7'b1001010 
	Parameter LEGUP_F_main_BB_normalizeRoundAndPackFloat64exitii_76 bound to: 7'b1001100 
	Parameter LEGUP_F_main_BB_float64_addexit_77 bound to: 7'b1001101 
	Parameter LEGUP_F_main_BB_float64_addexit_78 bound to: 7'b1001110 
	Parameter LEGUP_F_main_BB_float64_addexit_79 bound to: 7'b1001111 
	Parameter LEGUP_F_main_BB__221_80 bound to: 7'b1010000 
	Parameter LEGUP_F_main_BB__224_81 bound to: 7'b1010001 
	Parameter LEGUP_F_main_BB__226_82 bound to: 7'b1010010 
	Parameter LEGUP_F_main_BB__228_83 bound to: 7'b1010011 
	Parameter tag_offset bound to: 9'b000000000 
	Parameter tag_addr_offset bound to: 32'b00000000000000000000000000000000 
	Parameter LEGUP_function_call_33 bound to: 7'b0100001 
	Parameter LEGUP_function_call_75 bound to: 7'b1001011 
INFO: [Synth 8-638] synthesizing module 'roundAndPackFloat64' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:532]
	Parameter LEGUP_0 bound to: 5'b00000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__0_1 bound to: 5'b00001 
	Parameter LEGUP_F_roundAndPackFloat64_BB__4_2 bound to: 5'b00010 
	Parameter LEGUP_F_roundAndPackFloat64_BB__6_3 bound to: 5'b00011 
	Parameter LEGUP_F_roundAndPackFloat64_BB__8_4 bound to: 5'b00100 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_5 bound to: 5'b00101 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_6 bound to: 5'b00110 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_7 bound to: 5'b00111 
	Parameter LEGUP_F_roundAndPackFloat64_BB__11_8 bound to: 5'b01000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__17_9 bound to: 5'b01001 
	Parameter LEGUP_F_roundAndPackFloat64_BB__19_10 bound to: 5'b01010 
	Parameter LEGUP_F_roundAndPackFloat64_BB__21_11 bound to: 5'b01011 
	Parameter LEGUP_F_roundAndPackFloat64_BB__31_12 bound to: 5'b01100 
	Parameter LEGUP_F_roundAndPackFloat64_BB_shift64RightJammingexit_13 bound to: 5'b01101 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_14 bound to: 5'b01110 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_15 bound to: 5'b01111 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_16 bound to: 5'b10000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__36_17 bound to: 5'b10001 
	Parameter LEGUP_F_roundAndPackFloat64_BB_thread_18 bound to: 5'b10010 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_19 bound to: 5'b10011 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_20 bound to: 5'b10100 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_21 bound to: 5'b10101 
	Parameter LEGUP_F_roundAndPackFloat64_BB__40_22 bound to: 5'b10110 
	Parameter LEGUP_F_roundAndPackFloat64_BB_thread6_23 bound to: 5'b10111 
	Parameter LEGUP_F_roundAndPackFloat64_BB_thread6_24 bound to: 5'b11000 
	Parameter LEGUP_F_roundAndPackFloat64_BB__57_25 bound to: 5'b11001 
	Parameter tag_offset bound to: 9'b000000000 
	Parameter tag_addr_offset bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:698]
INFO: [Synth 8-256] done synthesizing module 'roundAndPackFloat64' (4#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:532]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:2181]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_195_asinkiiii_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:4427]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_195_198_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:4422]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_10_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:2615]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_12_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:2640]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_7_reg' and it is trimmed from '64' to '32' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:2600]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:1673]
INFO: [Synth 8-256] done synthesizing module 'dfadd' (6#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:34]
INFO: [Synth 8-638] synthesizing module 'viterbi_tx_rx' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/viterbi_tx_rx.v:1]
INFO: [Synth 8-638] synthesizing module 'encoder' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/encoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'encoder' (7#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/encoder.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc000' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc000.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc000' (8#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc000.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc001' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc001.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc001' (9#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc001.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc010' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc010.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc010' (10#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc010.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc011' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc011.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc011' (11#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc011.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc100' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc100.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc100' (12#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc100.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc101' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc101.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc101' (13#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc101.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc110' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc110.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc110' (14#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc110.v:1]
INFO: [Synth 8-638] synthesizing module 'bmc111' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc111.v:1]
INFO: [Synth 8-256] done synthesizing module 'bmc111' (15#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/bmc111.v:1]
INFO: [Synth 8-638] synthesizing module 'ACS' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/ACS.v:1]
INFO: [Synth 8-256] done synthesizing module 'ACS' (16#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/ACS.v:1]
INFO: [Synth 8-638] synthesizing module 'mem' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/mem_8x1024.v:1]
INFO: [Synth 8-256] done synthesizing module 'mem' (17#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/mem_8x1024.v:1]
INFO: [Synth 8-638] synthesizing module 'tbu' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:1]
INFO: [Synth 8-256] done synthesizing module 'tbu' (18#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:1]
INFO: [Synth 8-638] synthesizing module 'mem_disp' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/mem_1x1024.v:1]
INFO: [Synth 8-256] done synthesizing module 'mem_disp' (19#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/mem_1x1024.v:1]
INFO: [Synth 8-4471] merging register 'd_in_mem_B_reg[7:0]' into 'd_in_mem_A_reg[7:0]' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:265]
INFO: [Synth 8-4471] merging register 'd_in_mem_C_reg[7:0]' into 'd_in_mem_A_reg[7:0]' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:266]
INFO: [Synth 8-4471] merging register 'd_in_mem_D_reg[7:0]' into 'd_in_mem_A_reg[7:0]' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:267]
INFO: [Synth 8-256] done synthesizing module 'decoder' (20#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'viterbi_tx_rx' (21#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/viterbi_tx_rx.v:1]
INFO: [Synth 8-256] done synthesizing module 'top' (22#1) [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/new/top.v:23]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port clk2x
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port clk1x_follower
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[63]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[62]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[61]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[60]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[59]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[58]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[57]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[56]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[55]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[54]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[53]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[52]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[51]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[50]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[49]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[48]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[47]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[46]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[45]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[44]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[43]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[42]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[41]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[40]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[39]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[38]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[37]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[36]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[35]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[34]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[33]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_a[32]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[63]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[62]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[61]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[60]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[59]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[58]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[57]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[56]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[55]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[54]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[53]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[52]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[51]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[50]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[49]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[48]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[47]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[46]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[45]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[44]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[43]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[42]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[41]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[40]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[39]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[38]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[37]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[36]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[35]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[34]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[33]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[32]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[31]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[30]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[29]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[28]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[27]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[26]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[25]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[24]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[23]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[22]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[21]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[20]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[19]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[18]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[17]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[16]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[15]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[14]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[13]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[12]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[11]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[10]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[9]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[8]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[7]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[6]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[5]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[4]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[3]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[2]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[1]
WARNING: [Synth 8-3331] design roundAndPackFloat64 has unconnected port memory_controller_out_b[0]
WARNING: [Synth 8-3331] design memory_controller has unconnected port memory_controller_address_a[22]
WARNING: [Synth 8-3331] design memory_controller has unconnected port memory_controller_address_a[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.660 ; gain = 223.574 ; free physical = 7577 ; free virtual = 31389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin memory_controller_inst:memory_controller_waitrequest to constant 0 [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:68]
WARNING: [Synth 8-3295] tying undriven pin main_inst:clk2x to constant 0 [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:85]
WARNING: [Synth 8-3295] tying undriven pin main_inst:clk1x_follower to constant 0 [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:85]
WARNING: [Synth 8-3295] tying undriven pin main_inst:memory_controller_waitrequest to constant 0 [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.660 ; gain = 223.574 ; free physical = 7577 ; free virtual = 31389
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/constrs_1/imports/xdc/top.xdc]
Finished Parsing XDC File [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/constrs_1/imports/xdc/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/constrs_1/imports/xdc/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1524.199 ; gain = 0.000 ; free physical = 7319 ; free virtual = 31130
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1524.199 ; gain = 639.113 ; free physical = 7316 ; free virtual = 31128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1524.199 ; gain = 639.113 ; free physical = 7316 ; free virtual = 31128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1524.199 ; gain = 639.113 ; free physical = 7316 ; free virtual = 31128
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'roundAndPackFloat64'
INFO: [Synth 8-5546] ROM "memory_controller_enable_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_0_1_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_shift64RightJammingexit_34_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_thread6_50_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:4362]
INFO: [Synth 8-5546] ROM "main_1_scevgep_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_3_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_15_17_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i10ii_26_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_27_30_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i1ii_55_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_59_62_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1ii4i_85_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_99_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_100_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_101_102_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_103_105_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i11ii_116_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i4ii_130_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_136_139_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1iii_168_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_169_172_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_196_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_aiiiii_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_214_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_218_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_220_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_scevgep_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_3_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_15_17_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i10ii_26_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_27_30_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i1ii_55_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_59_62_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1ii4i_85_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_99_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_100_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_101_102_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_103_105_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i11ii_116_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i4ii_130_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_136_139_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1iii_168_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_169_172_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_196_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_aiiiii_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_214_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_218_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_220_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_195_iiiii_reg0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'encoder'
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wr_en_reg' into 'selection_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:35]
INFO: [Synth 8-5546] ROM "mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enable_tbu_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_tbu_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 LEGUP_0 |                            00000 |                            00000
LEGUP_F_roundAndPackFloat64_BB__0_1 |                            00001 |                            00001
LEGUP_F_roundAndPackFloat64_BB__4_2 |                            00010 |                            00010
LEGUP_F_roundAndPackFloat64_BB__6_3 |                            10111 |                            00011
LEGUP_F_roundAndPackFloat64_BB__8_4 |                            11000 |                            00100
LEGUP_F_roundAndPackFloat64_BB__11_5 |                            00100 |                            00101
LEGUP_F_roundAndPackFloat64_BB__11_6 |                            00101 |                            00110
LEGUP_F_roundAndPackFloat64_BB__11_7 |                            00110 |                            00111
LEGUP_F_roundAndPackFloat64_BB__11_8 |                            00111 |                            01000
LEGUP_F_roundAndPackFloat64_BB__17_9 |                            01001 |                            01001
LEGUP_F_roundAndPackFloat64_BB__19_10 |                            01010 |                            01010
LEGUP_F_roundAndPackFloat64_BB__21_11 |                            01011 |                            01011
LEGUP_F_roundAndPackFloat64_BB__31_12 |                            01100 |                            01100
LEGUP_F_roundAndPackFloat64_BB_shift64RightJammingexit_13 |                            01101 |                            01101
LEGUP_F_roundAndPackFloat64_BB__36_14 |                            01110 |                            01110
LEGUP_F_roundAndPackFloat64_BB__36_15 |                            01111 |                            01111
LEGUP_F_roundAndPackFloat64_BB__36_16 |                            10000 |                            10000
LEGUP_F_roundAndPackFloat64_BB__36_17 |                            10001 |                            10001
LEGUP_F_roundAndPackFloat64_BB_thread_18 |                            00011 |                            10010
LEGUP_F_roundAndPackFloat64_BB__40_19 |                            10010 |                            10011
LEGUP_F_roundAndPackFloat64_BB__40_20 |                            10011 |                            10100
LEGUP_F_roundAndPackFloat64_BB__40_21 |                            10100 |                            10101
LEGUP_F_roundAndPackFloat64_BB__40_22 |                            10101 |                            10110
LEGUP_F_roundAndPackFloat64_BB_thread6_23 |                            10110 |                            10111
LEGUP_F_roundAndPackFloat64_BB_thread6_24 |                            11001 |                            11000
LEGUP_F_roundAndPackFloat64_BB__57_25 |                            01000 |                            11001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'roundAndPackFloat64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE3 |                              001 |                              100
                 iSTATE5 |                              010 |                              110
                 iSTATE6 |                              011 |                              111
                 iSTATE2 |                              100 |                              011
                 iSTATE4 |                              101 |                              101
                 iSTATE1 |                              110 |                              010
                 iSTATE0 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'encoder'
WARNING: [Synth 8-327] inferring latch for variable 'd_o_reg_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1524.199 ; gain = 639.113 ; free physical = 7320 ; free virtual = 31129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|     19491|
|2     |memory_controller__GB1 |           1|     16464|
|3     |main                   |           1|     33029|
|4     |top__GC0               |           1|     30608|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     10 Bit       Adders := 64    
	   2 Input      8 Bit       Adders := 256   
	   2 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 16    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 513   
+---Registers : 
	               64 Bit    Registers := 43    
	               32 Bit    Registers := 42    
	               10 Bit    Registers := 160   
	                8 Bit    Registers := 304   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 332   
+---RAMs : 
	               8K Bit         RAMs := 64    
	             1024 Bit         RAMs := 32    
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 36    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 29    
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 64    
	   4 Input     10 Bit        Muxes := 64    
	   2 Input      8 Bit        Muxes := 544   
	   4 Input      8 Bit        Muxes := 64    
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 1     
	  35 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  85 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 128   
	   2 Input      3 Bit        Muxes := 64    
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 69    
	   2 Input      2 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 128   
	   6 Input      1 Bit        Muxes := 3     
	  26 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 657   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_dual_port 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module rom_dual_port 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module rom_dual_port__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module rom_dual_port__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module rom_dual_port__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module memory_controller 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 12    
Module roundAndPackFloat64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     25 Bit        Muxes := 1     
	  35 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 1     
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 27    
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 24    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 16    
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  85 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module encoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__4 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__5 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__6 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__8 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__9 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__10 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__11 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__12 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__13 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__14 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder__15 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ACS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module tbu 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mem_disp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module viterbi_tx_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1524.199 ; gain = 639.113 ; free physical = 7317 ; free virtual = 31129
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'main_59_64_reg_reg' and it is trimmed from '32' to '6' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:2981]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_136_141_reg_reg' and it is trimmed from '32' to '6' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:3792]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_1_5_reg_reg' and it is trimmed from '64' to '1' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:2576]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_195_aiiiii_reg_reg' and it is trimmed from '32' to '24' bits. [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:4483]
INFO: [Synth 8-5546] ROM "main_1_3_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_103_105_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_136_139_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_169_172_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_196_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_218_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_addexit_220_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_15_17_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i10ii_26_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i1ii_55_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1ii4i_85_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_101_102_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i11ii_116_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1i4ii_130_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_float64_is_signaling_nanexit1iii_168_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_214_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_27_30_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_59_62_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finish" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_1_scevgep_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_195_aiiiii_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundAndPackFloat64_start0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_normalizeRoundAndPackFloat64exitii_209_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_100_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_shift64RightJammingexit9ii_99_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'main_1_5_reg_reg[0:0]' into 'main_1_6_reg_reg[0:0]' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/522r_asst2/examples/chstone/dfadd/dfadd.v:2576]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/decoder.v:409]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/home/sean/vivado_workspace/dfadd_simple/dfadd_simple.srcs/sources_1/imports/imports/viterbi/tbu.v:34]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1524.199 ; gain = 639.113 ; free physical = 7314 ; free virtual = 31126
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1524.199 ; gain = 639.113 ; free physical = 7314 ; free virtual = 31126

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|     19939|
|2     |memory_controller__GB1 |           1|     16528|
|3     |main                   |           1|     32523|
|4     |top__GC0               |           1|     36976|
+------+-----------------------+------------+----------+
CRITICAL WARNING: [Synth 8-5796] RAM (memory_controller_insti_0/i_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal float_exception_flags/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dual_port | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem           | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp      | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[0]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[0]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[0]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[1]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[1]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[1]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[2]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[2]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[2]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[3]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[3]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[3]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[4]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[4]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[4]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[5]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[5]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[5]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[6]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[6]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[6]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[7]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[7]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[7]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[8]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[8]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[8]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[9]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[9]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[9]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[10]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[10]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[10]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[11]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[11]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[11]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[12]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[12]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[12]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[13]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[13]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[13]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[14]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[14]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[14]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[15]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[15]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[15]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[16]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[16]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[16]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[17]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[17]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[17]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[18]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[18]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[18]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[19]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[19]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[19]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[20]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[20]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[20]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[21]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[21]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[21]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[22]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[22]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[22]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[23]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[23]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[23]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[24]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[24]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[24]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[25]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[25]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[25]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[26]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[26]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[26]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[27]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[27]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[27]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[28]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[28]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[28]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[29]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[29]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[29]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[30]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[30]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[30]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[31]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[31]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[31]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[32]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/a_input/q_b_wire_reg[32]' (FDE) to 'memory_controller_insti_0/a_input/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/z_output/q_b_wire_reg[32]' (FDE) to 'memory_controller_insti_0/z_output/q_a_wire_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_controller_insti_0/b_input/q_b_wire_reg[33]' (FDE) to 'memory_controller_insti_0/b_input/q_a_wire_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_controller_insti_0/b_input/\q_a_wire_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_controller_insti_0/a_input/\q_a_wire_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_controller_insti_0/z_output/\q_a_wire_reg[63] )
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[0]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[0]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[1]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[2]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[3]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[4]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[5]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[6]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[7]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[8]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[9]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[10]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[11]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[12]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[13]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[14]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[15]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[16]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[17]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[18]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[19]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[20]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[21]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[22]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[23]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[24]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[25]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[26]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[27]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[28]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[29]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[30]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[31]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[32]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[33]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[34]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[35]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[36]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[37]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[38]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[39]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[40]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[41]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[42]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[43]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[44]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[45]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[46]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[47]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[48]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[49]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[50]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[51]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[52]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[53]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[54]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[55]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[56]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[57]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[58]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[59]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[60]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[61]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[62]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_b_wire_reg[63]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[1]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[2]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[3]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[4]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[5]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[6]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[7]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[8]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[9]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[10]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[11]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[12]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[13]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[14]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[15]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[16]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[17]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[18]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[19]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[20]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[21]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[22]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[23]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[24]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[25]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[26]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[27]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[28]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[29]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[30]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[31]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[32]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[33]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[34]) is unused and will be removed from module rom_dual_port.
WARNING: [Synth 8-3332] Sequential element (q_a_wire_reg[35]) is unused and will be removed from module rom_dual_port.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_controller_insti_1/countLeadingZeros32countLeadingZerosHigh/\q_a_wire_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /roundAndPackFloat64/\roundAndPackFloat64_11_16_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /roundAndPackFloat64/\roundAndPackFloat64_thread6_55_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dfadd_0/main_inst /roundAndPackFloat64/\roundAndPackFloat64_11_16_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_158_bExp1ii_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_191_aExp1ii_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_195_iiiii_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_15_17_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_103_105_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_1_scevgep_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_27_30_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_59_62_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_195_zExp0ii_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_normalizeRoundAndPackFloat64exitii_shiftCount1iiiii_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_136_139_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_169_172_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_158_160_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_191_192_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_shift64RightJammingexit9ii_94_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dfadd_0/main_inst /\main_normalizeRoundAndPackFloat64exitii_209_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_shift64RightJammingexit3ii_z0i2ii_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_shift64RightJammingexitii_z0iii_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_158_159_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst /\main_191_193_reg_reg[63] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1587.223 ; gain = 702.137 ; free physical = 7162 ; free virtual = 30973
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1587.223 ; gain = 702.137 ; free physical = 7162 ; free virtual = 30973

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|       412|
|2     |main                   |           1|     21079|
|3     |top__GC0               |           1|     29360|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1681.512 ; gain = 796.426 ; free physical = 7071 ; free virtual = 30879
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal float_exception_flags/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1859.715 ; gain = 974.629 ; free physical = 6925 ; free virtual = 30734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |memory_controller__GB0 |           1|       412|
|2     |main                   |           1|     21079|
|3     |top__GC0               |           1|     29360|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst/main_191_aExp1ii_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst/main_158_bExp1ii_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst/main_shift64RightJammingexit9ii_zExp0i11i_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dfadd_0/main_inst/main_1_14_reg_reg[11] )
INFO: [Synth 8-4480] The timing for the instance dfadd_0/memory_controller_inst/float_exception_flags/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dfadd_0/memory_controller_inst/float_exception_flags/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi0/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi0/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi0/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi0/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi0/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi0/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi1/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi1/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi1/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi1/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi1/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi1/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi2/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi2/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi2/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi2/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi2/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi2/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi3/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi3/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi3/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi3/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi3/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi3/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi4/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi4/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi4/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi4/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi4/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi4/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi5/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi5/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi5/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi5/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi5/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi5/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi6/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi6/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi6/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi6/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi6/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi6/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi7/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi7/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi7/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi7/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi7/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi7/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi8/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi8/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi8/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi8/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi8/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi8/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi9/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi9/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi9/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi9/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi9/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi9/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi10/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi10/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi10/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi10/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi10/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi10/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi11/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi11/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi11/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi11/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi11/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi11/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi12/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi12/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi12/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi12/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi12/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi12/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi13/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi13/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi13/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi13/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi13/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi13/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi14/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi14/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi14/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi14/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi14/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi14/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi15/decoder1/trelis_mem_A/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi15/decoder1/trelis_mem_B/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi15/decoder1/trelis_mem_C/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi15/decoder1/trelis_mem_D/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi15/decoder1/disp_mem_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance viterbi15/decoder1/disp_mem_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 1897.715 ; gain = 1012.629 ; free physical = 6909 ; free virtual = 30717
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 1897.715 ; gain = 1012.629 ; free physical = 6909 ; free virtual = 30717

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 1897.715 ; gain = 1012.629 ; free physical = 6909 ; free virtual = 30717
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dfadd_0/main_inst/main_float64_addexit_0i_reg_reg[63] is being inverted and renamed to dfadd_0/main_inst/main_float64_addexit_0i_reg_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1897.715 ; gain = 1012.629 ; free physical = 6907 ; free virtual = 30719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1897.715 ; gain = 1012.629 ; free physical = 6907 ; free virtual = 30718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 1897.715 ; gain = 1012.629 ; free physical = 6908 ; free virtual = 30717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   431|
|3     |LUT1     |   372|
|4     |LUT2     |   938|
|5     |LUT3     |  1782|
|6     |LUT4     |  3088|
|7     |LUT5     |  1827|
|8     |LUT6     |  4270|
|9     |MUXF7    |    60|
|10    |MUXF8    |     2|
|11    |RAMB18E1 |    96|
|12    |RAMB36E1 |     1|
|13    |FDCE     |  1680|
|14    |FDPE     |   160|
|15    |FDRE     |  4190|
|16    |FDSE     |   160|
|17    |LD       |    32|
|18    |IBUF     |    10|
|19    |OBUF     |     8|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 19108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 1897.715 ; gain = 1012.629 ; free physical = 6908 ; free virtual = 30717
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1576 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1897.715 ; gain = 507.949 ; free physical = 6903 ; free virtual = 30713
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1897.723 ; gain = 1012.637 ; free physical = 6903 ; free virtual = 30713
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 570 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
494 Infos, 315 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1929.730 ; gain = 968.090 ; free physical = 6909 ; free virtual = 30718
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1961.746 ; gain = 0.000 ; free physical = 6906 ; free virtual = 30716
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 15:22:53 2018...
