// Seed: 867296728
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input id_10,
    output logic id_11,
    input id_12,
    output id_13,
    input id_14,
    output id_15
);
  assign id_1 = id_7;
  type_23 id_16 (
      id_14,
      1'h0,
      1
  );
  defparam id_17.id_18 = id_9;
endmodule
