// Seed: 392798095
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = 1;
  logic id_2;
  always @(id_2 or negedge 1) begin
    id_2 = id_2;
  end
  logic id_3;
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_1 = id_6 & id_3;
  always @(negedge id_5, negedge 1) id_3 = 1;
endmodule
