// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/14/2022 17:34:53"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	run,
	resetn,
	clock,
	done,
	r0,
	r1,
	r2,
	r3);
input 	run;
input 	resetn;
input 	clock;
output 	done;
output 	[15:0] r0;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;

// Design Ports Information
// resetn	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// done	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[0]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[8]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[9]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[10]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[11]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[12]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[13]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[14]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[15]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[2]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[3]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[4]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[5]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[6]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[7]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[8]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[9]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[10]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[11]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[12]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[13]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[14]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[15]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[0]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[1]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[2]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[3]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[5]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[6]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[7]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[8]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[9]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[10]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[11]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[12]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[13]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[14]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[15]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[0]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[1]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[5]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[6]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[7]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[8]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[9]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[10]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[11]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[12]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[13]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[14]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[15]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// run	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("praticaII_v.sdo");
// synopsys translate_on

wire \ALU|Add0~3_combout ;
wire \ALU|Add0~7_combout ;
wire \ALU|Add0~23_combout ;
wire \ALU|Add0~27_combout ;
wire \ALU|Add0~31_combout ;
wire \ALU|Add0~35_combout ;
wire \ALU|Add0~39_combout ;
wire \ALU|Add0~43_combout ;
wire \ALU|Add0~47_combout ;
wire \ALU|Add0~51_combout ;
wire \ALU|Add0~60 ;
wire \ALU|Add0~63_combout ;
wire \MUX|Mux9~22_combout ;
wire \MUX|Mux18~3_combout ;
wire \MUX|Mux21~1_combout ;
wire \MUX|Mux24~5_combout ;
wire \MUX|Mux27~2_combout ;
wire \MUX|Mux27~3_combout ;
wire \MUX|Mux30~0_combout ;
wire \MUX|Mux30~1_combout ;
wire \MUX|Mux30~2_combout ;
wire \MUX|Mux30~3_combout ;
wire \MUX|Mux30~4_combout ;
wire \MUX|Mux30~5_combout ;
wire \MUX|Mux33~0_combout ;
wire \MUX|Mux33~1_combout ;
wire \MUX|Mux33~2_combout ;
wire \MUX|Mux39~2_combout ;
wire \MUX|Mux42~17_combout ;
wire \MUX|Mux42~18_combout ;
wire \MUX|Mux42~19_combout ;
wire \Control_FSM|Selector1~2_combout ;
wire \Control_FSM|Selector0~1_combout ;
wire \Control_FSM|Selector3~2_combout ;
wire \Control_FSM|Selector1~4_combout ;
wire \Control_FSM|Selector1~8_combout ;
wire \Control_FSM|wren~regout ;
wire \Control_FSM|wren~1_combout ;
wire \ALU|Add0~0_combout ;
wire \ALU|Add0~5_combout ;
wire \ALU|Add0~6_combout ;
wire \ALU|Add0~9_combout ;
wire \ALU|Add0~14_combout ;
wire \ALU|Add0~25_combout ;
wire \ALU|Add0~26_combout ;
wire \ALU|Add0~29_combout ;
wire \ALU|Add0~30_combout ;
wire \ALU|Add0~33_combout ;
wire \ALU|Add0~34_combout ;
wire \ALU|Add0~37_combout ;
wire \ALU|Add0~41_combout ;
wire \ALU|Add0~45_combout ;
wire \ALU|Add0~49_combout ;
wire \ALU|Add0~53_combout ;
wire \ALU|Add0~54_combout ;
wire \ALU|Add0~62_combout ;
wire \ALU|Add0~65_combout ;
wire \Control_FSM|Selector1~10_combout ;
wire \R5|data_r[2]~feeder_combout ;
wire \A|reg_a[4]~feeder_combout ;
wire \R4|data_r[10]~feeder_combout ;
wire \R4|data_r[11]~feeder_combout ;
wire \R4|data_r[12]~feeder_combout ;
wire \R4|data_r[14]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \run~combout ;
wire \Control_FSM|Selector8~0_combout ;
wire \Control_FSM|Tstate.T3~regout ;
wire \Control_FSM|Selector9~0_combout ;
wire \Control_FSM|Tstate.T4~regout ;
wire \Control_FSM|Selector10~0_combout ;
wire \Control_FSM|Tstate.T5~regout ;
wire \Control_FSM|Selector5~0_combout ;
wire \Control_FSM|Tstate.000~regout ;
wire \Control_FSM|pc_inc~0_combout ;
wire \Control_FSM|pc_inc~regout ;
wire \COUNTER_R7|r7[0]~0_combout ;
wire \Control_FSM|pc_inc~clkctrl_outclk ;
wire \COUNTER_R7|Add0~0_combout ;
wire \COUNTER_R7|Add0~1 ;
wire \COUNTER_R7|Add0~2_combout ;
wire \COUNTER_R7|Add0~3 ;
wire \COUNTER_R7|Add0~4_combout ;
wire \COUNTER_R7|Add0~5 ;
wire \COUNTER_R7|Add0~6_combout ;
wire \Control_FSM|Selector11~0_combout ;
wire \Control_FSM|wren~0_combout ;
wire \Control_FSM|Selector11~1_combout ;
wire \Control_FSM|Selector11~2_combout ;
wire \Control_FSM|done~regout ;
wire \Control_FSM|Selector6~0_combout ;
wire \Control_FSM|Tstate.T1~regout ;
wire \Control_FSM|Selector7~0_combout ;
wire \Control_FSM|Tstate.T2~regout ;
wire \Control_FSM|Selector7~1_combout ;
wire \Control_FSM|WideOr1~0_combout ;
wire \Control_FSM|Selector1~3_combout ;
wire \Control_FSM|Selector1~5_combout ;
wire \Control_FSM|Mux0~1_combout ;
wire \Control_FSM|Mux0~0_combout ;
wire \Control_FSM|Mux12~0_combout ;
wire \Control_FSM|Mux12~1_combout ;
wire \Control_FSM|Selector1~6_combout ;
wire \Control_FSM|Selector1~7_combout ;
wire \Control_FSM|Selector1~9_combout ;
wire \Control_FSM|Selector2~6_combout ;
wire \Control_FSM|Selector2~7_combout ;
wire \Control_FSM|Selector2~2_combout ;
wire \Control_FSM|Selector2~3_combout ;
wire \Control_FSM|Selector2~4_combout ;
wire \Control_FSM|select~0_combout ;
wire \Control_FSM|Selector3~6_combout ;
wire \Control_FSM|Selector2~5_combout ;
wire \Control_FSM|Selector2~8_combout ;
wire \IR|reg_rx[0]~feeder_combout ;
wire \Control_FSM|Selector0~3_combout ;
wire \Control_FSM|Selector0~4_combout ;
wire \Control_FSM|Mux11~0_combout ;
wire \Control_FSM|Mux11~1_combout ;
wire \Control_FSM|Selector0~5_combout ;
wire \Control_FSM|Selector0~0_combout ;
wire \Control_FSM|Selector0~2_combout ;
wire \Control_FSM|Selector0~6_combout ;
wire \MUX|Mux9~6_combout ;
wire \MUX|Mux9~7_combout ;
wire \Control_FSM|a_in~0_combout ;
wire \Control_FSM|a_in~1_combout ;
wire \Control_FSM|Selector3~3_combout ;
wire \Control_FSM|Selector3~4_combout ;
wire \Control_FSM|Selector2~9_combout ;
wire \Control_FSM|Selector3~5_combout ;
wire \MUX|Mux9~3_combout ;
wire \MUX|Mux9~4_combout ;
wire \MUX|Mux9~5_combout ;
wire \IR|reg_ry[1]~feeder_combout ;
wire \MUX|Mux9~10_combout ;
wire \MUX|Mux9~31_combout ;
wire \MUX|Mux9~12_combout ;
wire \Control_FSM|Selector18~0_combout ;
wire \Control_FSM|Selector16~0_combout ;
wire \Control_FSM|Selector16~1_combout ;
wire \Control_FSM|r2_in~regout ;
wire \Control_FSM|Selector17~0_combout ;
wire \Control_FSM|Selector17~1_combout ;
wire \Control_FSM|r1_in~regout ;
wire \Control_FSM|Selector18~1_combout ;
wire \Control_FSM|Selector14~0_combout ;
wire \Control_FSM|r4_in~regout ;
wire \R3|data_r[0]~feeder_combout ;
wire \Control_FSM|Selector15~0_combout ;
wire \Control_FSM|r3_in~regout ;
wire \MUX|Mux9~16_combout ;
wire \MUX|Mux9~17_combout ;
wire \MUX|Mux9~18_combout ;
wire \Control_FSM|Selector13~0_combout ;
wire \Control_FSM|r5_in~regout ;
wire \Control_FSM|ula[1]~feeder_combout ;
wire \Control_FSM|ula[0]~0_combout ;
wire \Control_FSM|Mux16~0_combout ;
wire \ALU|Mux16~0_combout ;
wire \ALU|Mux16~0clkctrl_outclk ;
wire \Control_FSM|g_in~0_combout ;
wire \Control_FSM|g_in~1_combout ;
wire \Control_FSM|g_in~regout ;
wire \Control_FSM|dout_in~0_combout ;
wire \Control_FSM|dout_in~regout ;
wire \Control_FSM|dout_in~clkctrl_outclk ;
wire \MUX|Mux9~8_combout ;
wire \MUX|Mux9~9_combout ;
wire \MUX|Mux9~24_combout ;
wire \MUX|Mux3~4_combout ;
wire \MUX|Mux9~20_combout ;
wire \MUX|Mux9~19_combout ;
wire \MUX|Mux9~21_combout ;
wire \MUX|Mux9~23_combout ;
wire \Control_FSM|ir_in~0_combout ;
wire \Control_FSM|ir_in~regout ;
wire \Control_FSM|Selector4~0_combout ;
wire \Control_FSM|Selector4~1_combout ;
wire \Control_FSM|Selector4~2_combout ;
wire \Control_FSM|addr_in~regout ;
wire \Control_FSM|addr_in~clkctrl_outclk ;
wire \MUX|Mux50~1_combout ;
wire \MUX|Mux47~0_combout ;
wire \MUX|Mux50~0_combout ;
wire \MUX|Mux50~2_combout ;
wire \MUX|Mux50~2clkctrl_outclk ;
wire \Control_FSM|a_in~2_combout ;
wire \Control_FSM|a_in~regout ;
wire \ALU|Add0~10_combout ;
wire \ALU|Add0~2_cout ;
wire \ALU|Add0~4 ;
wire \ALU|Add0~8 ;
wire \ALU|Add0~11_combout ;
wire \ALU|Add0~13_combout ;
wire \MUX|Mux6~0_combout ;
wire \MUX|Mux9~29_combout ;
wire \ALU|Add0~12 ;
wire \ALU|Add0~15_combout ;
wire \ALU|Add0~17_combout ;
wire \ALU|Add0~18_combout ;
wire \ALU|Add0~16 ;
wire \ALU|Add0~19_combout ;
wire \ALU|Add0~21_combout ;
wire \Control_FSM|Selector18~2_combout ;
wire \Control_FSM|r0_in~regout ;
wire \MUX|Mux15~1_combout ;
wire \MUX|Mux9~14_combout ;
wire \MUX|Mux9~13_combout ;
wire \MUX|Mux9~15_combout ;
wire \MUX|Mux24~0_combout ;
wire \MUX|Mux24~1_combout ;
wire \MUX|Mux24~2_combout ;
wire \MUX|Mux15~2_combout ;
wire \MUX|Mux15~0_combout ;
wire \MUX|Mux18~0_combout ;
wire \MUX|Mux24~3_combout ;
wire \MUX|Mux24~4_combout ;
wire \R0|data_r[7]~feeder_combout ;
wire \MUX|Mux21~0_combout ;
wire \MUX|Mux24~8_combout ;
wire \MUX|Mux24~6_combout ;
wire \MUX|Mux24~7_combout ;
wire \MUX|Mux24~9_combout ;
wire \MUX|Mux24~10_combout ;
wire \MUX|Mux9~2_combout ;
wire \MUX|Mux42~14_combout ;
wire \MUX|Mux42~15_combout ;
wire \MUX|Mux42~16_combout ;
wire \R3|data_r[9]~feeder_combout ;
wire \MUX|Mux42~3_combout ;
wire \MUX|Mux42~4_combout ;
wire \MUX|Mux27~0_combout ;
wire \MUX|Mux42~1_combout ;
wire \MUX|Mux42~0_combout ;
wire \MUX|Mux42~2_combout ;
wire \MUX|Mux42~5_combout ;
wire \MUX|Mux42~6_combout ;
wire \MUX|Mux27~1_combout ;
wire \MUX|Mux42~7_combout ;
wire \MUX|Mux27~4_combout ;
wire \MUX|Mux27~5_combout ;
wire \R2|data_r[12]~feeder_combout ;
wire \R1|data_r[12]~feeder_combout ;
wire \MUX|Mux36~0_combout ;
wire \MUX|Mux36~1_combout ;
wire \MUX|Mux42~8_combout ;
wire \MUX|Mux42~9_combout ;
wire \MUX|Mux42~11_combout ;
wire \MUX|Mux42~10_combout ;
wire \MUX|Mux9~11_combout ;
wire \MUX|Mux42~12_combout ;
wire \MUX|Mux42~13_combout ;
wire \ALU|Add0~50_combout ;
wire \ALU|Add0~46_combout ;
wire \ALU|Add0~42_combout ;
wire \ALU|Add0~38_combout ;
wire \A|reg_a[7]~feeder_combout ;
wire \ALU|Add0~22_combout ;
wire \ALU|Add0~20 ;
wire \ALU|Add0~24 ;
wire \ALU|Add0~28 ;
wire \ALU|Add0~32 ;
wire \ALU|Add0~36 ;
wire \ALU|Add0~40 ;
wire \ALU|Add0~44 ;
wire \ALU|Add0~48 ;
wire \ALU|Add0~52 ;
wire \ALU|Add0~55_combout ;
wire \ALU|Add0~57_combout ;
wire \MUX|Mux45~2_combout ;
wire \MUX|Mux45~3_combout ;
wire \MUX|Mux45~0_combout ;
wire \MUX|Mux45~1_combout ;
wire \MUX|Mux45~4_combout ;
wire \MUX|Mux45~5_combout ;
wire \ALU|Add0~58_combout ;
wire \ALU|Add0~56 ;
wire \ALU|Add0~59_combout ;
wire \ALU|Add0~61_combout ;
wire \MUX|Mux42~20_combout ;
wire \MUX|Mux42~21_combout ;
wire \MUX|Mux42~22_combout ;
wire \MUX|Mux39~3_combout ;
wire \R3|data_r[13]~feeder_combout ;
wire \MUX|Mux39~0_combout ;
wire \MUX|Mux39~1_combout ;
wire \MUX|Mux39~4_combout ;
wire \MUX|Mux39~5_combout ;
wire \R5|data_r[12]~feeder_combout ;
wire \MUX|Mux36~2_combout ;
wire \MUX|Mux36~3_combout ;
wire \MUX|Mux36~4_combout ;
wire \MUX|Mux36~5_combout ;
wire \MUX|Mux33~3_combout ;
wire \MUX|Mux33~4_combout ;
wire \MUX|Mux33~5_combout ;
wire \MUX|Mux21~2_combout ;
wire \MUX|Mux21~3_combout ;
wire \MUX|Mux21~4_combout ;
wire \MUX|Mux21~5_combout ;
wire \MUX|Mux21~6_combout ;
wire \MUX|Mux18~1_combout ;
wire \MUX|Mux18~2_combout ;
wire \MUX|Mux18~4_combout ;
wire \MUX|Mux18~5_combout ;
wire \MUX|Mux15~3_combout ;
wire \MUX|Mux15~4_combout ;
wire \MUX|Mux15~5_combout ;
wire \MUX|Mux15~6_combout ;
wire \MUX|Mux15~7_combout ;
wire \MUX|Mux12~0_combout ;
wire \MUX|Mux12~1_combout ;
wire \MUX|Mux12~2_combout ;
wire \MUX|Mux12~3_combout ;
wire \MUX|Mux12~4_combout ;
wire \MUX|Mux12~5_combout ;
wire \MUX|Mux9~25_combout ;
wire \MUX|Mux9~26_combout ;
wire \MUX|Mux9~27_combout ;
wire \MUX|Mux9~28_combout ;
wire \MUX|Mux9~30_combout ;
wire \MUX|Mux6~1_combout ;
wire \MUX|Mux6~2_combout ;
wire \MUX|Mux6~3_combout ;
wire \MUX|Mux6~4_combout ;
wire \MUX|Mux6~5_combout ;
wire \MUX|Mux3~0_combout ;
wire \MUX|Mux3~1_combout ;
wire \MUX|Mux3~2_combout ;
wire \MUX|Mux3~3_combout ;
wire \MUX|Mux3~5_combout ;
wire \MUX|Mux1~0_combout ;
wire \MUX|Mux1~1_combout ;
wire \MUX|Mux1~2_combout ;
wire \MUX|Mux1~3_combout ;
wire \MUX|Mux1~4_combout ;
wire \MUX|Mux1~5_combout ;
wire \R1|data_r[6]~feeder_combout ;
wire \R1|data_r[9]~feeder_combout ;
wire \R1|data_r[10]~feeder_combout ;
wire \R1|data_r[14]~feeder_combout ;
wire \R2|data_r[10]~feeder_combout ;
wire \R3|data_r[1]~feeder_combout ;
wire \R3|data_r[2]~feeder_combout ;
wire \R3|data_r[4]~feeder_combout ;
wire [7:0] \ADDR|reg_addr ;
wire [3:0] \Control_FSM|select ;
wire [15:0] \A|reg_a ;
wire [3:0] \IR|reg_ry ;
wire [15:0] \IR|reg_ir ;
wire [15:0] \MEM_DADOS|altsyncram_component|auto_generated|q_a ;
wire [1:0] \Control_FSM|ula ;
wire [15:0] \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a ;
wire [15:0] \DOUT|dout_reg ;
wire [15:0] \ALU|reg_alu ;
wire [15:0] \R0|data_r ;
wire [15:0] \G|g_reg ;
wire [15:0] \COUNTER_R7|r7 ;
wire [15:0] \MUX|buswires ;
wire [3:0] \IR|reg_rx ;
wire [15:0] \R1|data_r ;
wire [15:0] \R2|data_r ;
wire [15:0] \R3|data_r ;
wire [15:0] \R4|data_r ;
wire [15:0] \R5|data_r ;

wire [15:0] \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [0] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [1] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [2] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [3] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [4] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [5] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [6] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [7] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [8] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [9] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [10] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [11] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [12] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [13] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [14] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [15] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [0] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [1] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [2] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [3] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [4] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [5] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [6] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [7] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: M4K_X26_Y22
cycloneii_ram_block \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Control_FSM|wren~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DOUT|dout_reg [15],\DOUT|dout_reg [14],\DOUT|dout_reg [13],\DOUT|dout_reg [12],\DOUT|dout_reg [11],\DOUT|dout_reg [10],\DOUT|dout_reg [9],\DOUT|dout_reg [8],\DOUT|dout_reg [7],\DOUT|dout_reg [6],\DOUT|dout_reg [5],\DOUT|dout_reg [4],\DOUT|dout_reg [3],\DOUT|dout_reg [2],\DOUT|dout_reg [1],\DOUT|dout_reg [0]}),
	.portaaddr({\ADDR|reg_addr [7],\ADDR|reg_addr [6],\ADDR|reg_addr [5],\ADDR|reg_addr [4],\ADDR|reg_addr [3],\ADDR|reg_addr [2],\ADDR|reg_addr [1],\ADDR|reg_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ramlpm.mif";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ramlpm:MEM_DADOS|altsyncram:altsyncram_component|altsyncram_6vc1:auto_generated|ALTSYNCRAM";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \ALU|Add0~3 (
// Equation(s):
// \ALU|Add0~3_combout  = (\ALU|Add0~0_combout  & ((\A|reg_a [0] & (\ALU|Add0~2_cout  & VCC)) # (!\A|reg_a [0] & (!\ALU|Add0~2_cout )))) # (!\ALU|Add0~0_combout  & ((\A|reg_a [0] & (!\ALU|Add0~2_cout )) # (!\A|reg_a [0] & ((\ALU|Add0~2_cout ) # (GND)))))
// \ALU|Add0~4  = CARRY((\ALU|Add0~0_combout  & (!\A|reg_a [0] & !\ALU|Add0~2_cout )) # (!\ALU|Add0~0_combout  & ((!\ALU|Add0~2_cout ) # (!\A|reg_a [0]))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\A|reg_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~2_cout ),
	.combout(\ALU|Add0~3_combout ),
	.cout(\ALU|Add0~4 ));
// synopsys translate_off
defparam \ALU|Add0~3 .lut_mask = 16'h9617;
defparam \ALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneii_lcell_comb \ALU|Add0~7 (
// Equation(s):
// \ALU|Add0~7_combout  = ((\ALU|Add0~6_combout  $ (\A|reg_a [1] $ (!\ALU|Add0~4 )))) # (GND)
// \ALU|Add0~8  = CARRY((\ALU|Add0~6_combout  & ((\A|reg_a [1]) # (!\ALU|Add0~4 ))) # (!\ALU|Add0~6_combout  & (\A|reg_a [1] & !\ALU|Add0~4 )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\A|reg_a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~4 ),
	.combout(\ALU|Add0~7_combout ),
	.cout(\ALU|Add0~8 ));
// synopsys translate_off
defparam \ALU|Add0~7 .lut_mask = 16'h698E;
defparam \ALU|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \ALU|Add0~23 (
// Equation(s):
// \ALU|Add0~23_combout  = ((\A|reg_a [5] $ (\ALU|Add0~22_combout  $ (!\ALU|Add0~20 )))) # (GND)
// \ALU|Add0~24  = CARRY((\A|reg_a [5] & ((\ALU|Add0~22_combout ) # (!\ALU|Add0~20 ))) # (!\A|reg_a [5] & (\ALU|Add0~22_combout  & !\ALU|Add0~20 )))

	.dataa(\A|reg_a [5]),
	.datab(\ALU|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~20 ),
	.combout(\ALU|Add0~23_combout ),
	.cout(\ALU|Add0~24 ));
// synopsys translate_off
defparam \ALU|Add0~23 .lut_mask = 16'h698E;
defparam \ALU|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \ALU|Add0~27 (
// Equation(s):
// \ALU|Add0~27_combout  = (\ALU|Add0~26_combout  & ((\A|reg_a [6] & (\ALU|Add0~24  & VCC)) # (!\A|reg_a [6] & (!\ALU|Add0~24 )))) # (!\ALU|Add0~26_combout  & ((\A|reg_a [6] & (!\ALU|Add0~24 )) # (!\A|reg_a [6] & ((\ALU|Add0~24 ) # (GND)))))
// \ALU|Add0~28  = CARRY((\ALU|Add0~26_combout  & (!\A|reg_a [6] & !\ALU|Add0~24 )) # (!\ALU|Add0~26_combout  & ((!\ALU|Add0~24 ) # (!\A|reg_a [6]))))

	.dataa(\ALU|Add0~26_combout ),
	.datab(\A|reg_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~24 ),
	.combout(\ALU|Add0~27_combout ),
	.cout(\ALU|Add0~28 ));
// synopsys translate_off
defparam \ALU|Add0~27 .lut_mask = 16'h9617;
defparam \ALU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \ALU|Add0~31 (
// Equation(s):
// \ALU|Add0~31_combout  = ((\ALU|Add0~30_combout  $ (\A|reg_a [7] $ (!\ALU|Add0~28 )))) # (GND)
// \ALU|Add0~32  = CARRY((\ALU|Add0~30_combout  & ((\A|reg_a [7]) # (!\ALU|Add0~28 ))) # (!\ALU|Add0~30_combout  & (\A|reg_a [7] & !\ALU|Add0~28 )))

	.dataa(\ALU|Add0~30_combout ),
	.datab(\A|reg_a [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~28 ),
	.combout(\ALU|Add0~31_combout ),
	.cout(\ALU|Add0~32 ));
// synopsys translate_off
defparam \ALU|Add0~31 .lut_mask = 16'h698E;
defparam \ALU|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \ALU|Add0~35 (
// Equation(s):
// \ALU|Add0~35_combout  = (\ALU|Add0~34_combout  & ((\A|reg_a [8] & (\ALU|Add0~32  & VCC)) # (!\A|reg_a [8] & (!\ALU|Add0~32 )))) # (!\ALU|Add0~34_combout  & ((\A|reg_a [8] & (!\ALU|Add0~32 )) # (!\A|reg_a [8] & ((\ALU|Add0~32 ) # (GND)))))
// \ALU|Add0~36  = CARRY((\ALU|Add0~34_combout  & (!\A|reg_a [8] & !\ALU|Add0~32 )) # (!\ALU|Add0~34_combout  & ((!\ALU|Add0~32 ) # (!\A|reg_a [8]))))

	.dataa(\ALU|Add0~34_combout ),
	.datab(\A|reg_a [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~32 ),
	.combout(\ALU|Add0~35_combout ),
	.cout(\ALU|Add0~36 ));
// synopsys translate_off
defparam \ALU|Add0~35 .lut_mask = 16'h9617;
defparam \ALU|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \ALU|Add0~39 (
// Equation(s):
// \ALU|Add0~39_combout  = ((\A|reg_a [9] $ (\ALU|Add0~38_combout  $ (!\ALU|Add0~36 )))) # (GND)
// \ALU|Add0~40  = CARRY((\A|reg_a [9] & ((\ALU|Add0~38_combout ) # (!\ALU|Add0~36 ))) # (!\A|reg_a [9] & (\ALU|Add0~38_combout  & !\ALU|Add0~36 )))

	.dataa(\A|reg_a [9]),
	.datab(\ALU|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~36 ),
	.combout(\ALU|Add0~39_combout ),
	.cout(\ALU|Add0~40 ));
// synopsys translate_off
defparam \ALU|Add0~39 .lut_mask = 16'h698E;
defparam \ALU|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \ALU|Add0~43 (
// Equation(s):
// \ALU|Add0~43_combout  = (\A|reg_a [10] & ((\ALU|Add0~42_combout  & (\ALU|Add0~40  & VCC)) # (!\ALU|Add0~42_combout  & (!\ALU|Add0~40 )))) # (!\A|reg_a [10] & ((\ALU|Add0~42_combout  & (!\ALU|Add0~40 )) # (!\ALU|Add0~42_combout  & ((\ALU|Add0~40 ) # 
// (GND)))))
// \ALU|Add0~44  = CARRY((\A|reg_a [10] & (!\ALU|Add0~42_combout  & !\ALU|Add0~40 )) # (!\A|reg_a [10] & ((!\ALU|Add0~40 ) # (!\ALU|Add0~42_combout ))))

	.dataa(\A|reg_a [10]),
	.datab(\ALU|Add0~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~40 ),
	.combout(\ALU|Add0~43_combout ),
	.cout(\ALU|Add0~44 ));
// synopsys translate_off
defparam \ALU|Add0~43 .lut_mask = 16'h9617;
defparam \ALU|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \ALU|Add0~47 (
// Equation(s):
// \ALU|Add0~47_combout  = ((\A|reg_a [11] $ (\ALU|Add0~46_combout  $ (!\ALU|Add0~44 )))) # (GND)
// \ALU|Add0~48  = CARRY((\A|reg_a [11] & ((\ALU|Add0~46_combout ) # (!\ALU|Add0~44 ))) # (!\A|reg_a [11] & (\ALU|Add0~46_combout  & !\ALU|Add0~44 )))

	.dataa(\A|reg_a [11]),
	.datab(\ALU|Add0~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~44 ),
	.combout(\ALU|Add0~47_combout ),
	.cout(\ALU|Add0~48 ));
// synopsys translate_off
defparam \ALU|Add0~47 .lut_mask = 16'h698E;
defparam \ALU|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \ALU|Add0~51 (
// Equation(s):
// \ALU|Add0~51_combout  = (\A|reg_a [12] & ((\ALU|Add0~50_combout  & (\ALU|Add0~48  & VCC)) # (!\ALU|Add0~50_combout  & (!\ALU|Add0~48 )))) # (!\A|reg_a [12] & ((\ALU|Add0~50_combout  & (!\ALU|Add0~48 )) # (!\ALU|Add0~50_combout  & ((\ALU|Add0~48 ) # 
// (GND)))))
// \ALU|Add0~52  = CARRY((\A|reg_a [12] & (!\ALU|Add0~50_combout  & !\ALU|Add0~48 )) # (!\A|reg_a [12] & ((!\ALU|Add0~48 ) # (!\ALU|Add0~50_combout ))))

	.dataa(\A|reg_a [12]),
	.datab(\ALU|Add0~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~48 ),
	.combout(\ALU|Add0~51_combout ),
	.cout(\ALU|Add0~52 ));
// synopsys translate_off
defparam \ALU|Add0~51 .lut_mask = 16'h9617;
defparam \ALU|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \ALU|Add0~59 (
// Equation(s):
// \ALU|Add0~59_combout  = (\A|reg_a [14] & ((\ALU|Add0~58_combout  & (\ALU|Add0~56  & VCC)) # (!\ALU|Add0~58_combout  & (!\ALU|Add0~56 )))) # (!\A|reg_a [14] & ((\ALU|Add0~58_combout  & (!\ALU|Add0~56 )) # (!\ALU|Add0~58_combout  & ((\ALU|Add0~56 ) # 
// (GND)))))
// \ALU|Add0~60  = CARRY((\A|reg_a [14] & (!\ALU|Add0~58_combout  & !\ALU|Add0~56 )) # (!\A|reg_a [14] & ((!\ALU|Add0~56 ) # (!\ALU|Add0~58_combout ))))

	.dataa(\A|reg_a [14]),
	.datab(\ALU|Add0~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~56 ),
	.combout(\ALU|Add0~59_combout ),
	.cout(\ALU|Add0~60 ));
// synopsys translate_off
defparam \ALU|Add0~59 .lut_mask = 16'h9617;
defparam \ALU|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \ALU|Add0~63 (
// Equation(s):
// \ALU|Add0~63_combout  = \A|reg_a [15] $ (\ALU|Add0~60  $ (!\ALU|Add0~62_combout ))

	.dataa(\A|reg_a [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|Add0~62_combout ),
	.cin(\ALU|Add0~60 ),
	.combout(\ALU|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~63 .lut_mask = 16'h5AA5;
defparam \ALU|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \MUX|Mux9~22 (
// Equation(s):
// \MUX|Mux9~22_combout  = (\Control_FSM|select [2]) # ((\Control_FSM|select [3] & ((\Control_FSM|select [1]) # (\Control_FSM|select [0]))))

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [1]),
	.datac(\Control_FSM|select [0]),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\MUX|Mux9~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~22 .lut_mask = 16'hFFA8;
defparam \MUX|Mux9~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N15
cycloneii_lcell_ff \G|g_reg[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [1]));

// Location: LCFF_X32_Y23_N29
cycloneii_lcell_ff \R5|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R5|data_r[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [2]));

// Location: LCFF_X31_Y23_N13
cycloneii_lcell_ff \R5|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [4]));

// Location: LCFF_X28_Y24_N19
cycloneii_lcell_ff \G|g_reg[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [5]));

// Location: LCFF_X28_Y21_N3
cycloneii_lcell_ff \G|g_reg[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [6]));

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \MUX|Mux18~3 (
// Equation(s):
// \MUX|Mux18~3_combout  = (\MUX|Mux24~3_combout  & (((\MUX|Mux24~0_combout )))) # (!\MUX|Mux24~3_combout  & ((\MUX|Mux24~0_combout  & (\R2|data_r [6])) # (!\MUX|Mux24~0_combout  & ((\R3|data_r [6])))))

	.dataa(\MUX|Mux24~3_combout ),
	.datab(\R2|data_r [6]),
	.datac(\MUX|Mux24~0_combout ),
	.datad(\R3|data_r [6]),
	.cin(gnd),
	.combout(\MUX|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~3 .lut_mask = 16'hE5E0;
defparam \MUX|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N21
cycloneii_lcell_ff \G|g_reg[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [7]));

// Location: LCFF_X27_Y24_N31
cycloneii_lcell_ff \R5|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [7]));

// Location: LCCOMB_X27_Y24_N30
cycloneii_lcell_comb \MUX|Mux21~1 (
// Equation(s):
// \MUX|Mux21~1_combout  = (\MUX|Mux24~2_combout  & (((\R5|data_r [7])))) # (!\MUX|Mux24~2_combout  & (\Control_FSM|select [0] & (\G|g_reg [7])))

	.dataa(\Control_FSM|select [0]),
	.datab(\G|g_reg [7]),
	.datac(\R5|data_r [7]),
	.datad(\MUX|Mux24~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~1 .lut_mask = 16'hF088;
defparam \MUX|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneii_lcell_comb \MUX|Mux24~5 (
// Equation(s):
// \MUX|Mux24~5_combout  = (\MUX|Mux15~0_combout  & ((\R1|data_r [8]) # ((\R0|data_r [8] & \MUX|Mux9~5_combout )))) # (!\MUX|Mux15~0_combout  & (\R0|data_r [8] & ((\MUX|Mux9~5_combout ))))

	.dataa(\MUX|Mux15~0_combout ),
	.datab(\R0|data_r [8]),
	.datac(\R1|data_r [8]),
	.datad(\MUX|Mux9~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~5 .lut_mask = 16'hECA0;
defparam \MUX|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N27
cycloneii_lcell_ff \G|g_reg[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [8]));

// Location: LCFF_X28_Y22_N5
cycloneii_lcell_ff \R4|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [8]));

// Location: LCFF_X28_Y21_N27
cycloneii_lcell_ff \G|g_reg[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [9]));

// Location: LCFF_X24_Y23_N5
cycloneii_lcell_ff \R5|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [9]));

// Location: LCFF_X25_Y23_N17
cycloneii_lcell_ff \R4|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [9]));

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \MUX|Mux27~2 (
// Equation(s):
// \MUX|Mux27~2_combout  = (\MUX|Mux42~9_combout  & (((\MUX|Mux42~12_combout )))) # (!\MUX|Mux42~9_combout  & ((\MUX|Mux42~12_combout  & ((\R4|data_r [9]))) # (!\MUX|Mux42~12_combout  & (\R5|data_r [9]))))

	.dataa(\R5|data_r [9]),
	.datab(\MUX|Mux42~9_combout ),
	.datac(\R4|data_r [9]),
	.datad(\MUX|Mux42~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~2 .lut_mask = 16'hFC22;
defparam \MUX|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \MUX|Mux27~3 (
// Equation(s):
// \MUX|Mux27~3_combout  = (\MUX|Mux27~2_combout  & (((\MEM_DADOS|altsyncram_component|auto_generated|q_a [9]) # (!\MUX|Mux42~13_combout )))) # (!\MUX|Mux27~2_combout  & (\G|g_reg [9] & (\MUX|Mux42~13_combout )))

	.dataa(\G|g_reg [9]),
	.datab(\MUX|Mux27~2_combout ),
	.datac(\MUX|Mux42~13_combout ),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\MUX|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~3 .lut_mask = 16'hEC2C;
defparam \MUX|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneii_lcell_comb \MUX|Mux30~0 (
// Equation(s):
// \MUX|Mux30~0_combout  = (\MUX|Mux42~2_combout  & (\R2|data_r [10])) # (!\MUX|Mux42~2_combout  & ((\R1|data_r [10])))

	.dataa(\R2|data_r [10]),
	.datab(vcc),
	.datac(\R1|data_r [10]),
	.datad(\MUX|Mux42~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~0 .lut_mask = 16'hAAF0;
defparam \MUX|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneii_lcell_comb \MUX|Mux30~1 (
// Equation(s):
// \MUX|Mux30~1_combout  = (\MUX|Mux42~6_combout  & (\MUX|Mux30~0_combout )) # (!\MUX|Mux42~6_combout  & ((\MUX|Mux42~4_combout )))

	.dataa(\MUX|Mux42~6_combout ),
	.datab(vcc),
	.datac(\MUX|Mux30~0_combout ),
	.datad(\MUX|Mux42~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~1 .lut_mask = 16'hF5A0;
defparam \MUX|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N5
cycloneii_lcell_ff \G|g_reg[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [10]));

// Location: LCFF_X24_Y23_N31
cycloneii_lcell_ff \R5|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [10]));

// Location: LCFF_X25_Y23_N23
cycloneii_lcell_ff \R4|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R4|data_r[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [10]));

// Location: LCCOMB_X24_Y23_N30
cycloneii_lcell_comb \MUX|Mux30~2 (
// Equation(s):
// \MUX|Mux30~2_combout  = (\MUX|Mux42~12_combout  & ((\R4|data_r [10]) # ((\MUX|Mux42~9_combout )))) # (!\MUX|Mux42~12_combout  & (((\R5|data_r [10] & !\MUX|Mux42~9_combout ))))

	.dataa(\MUX|Mux42~12_combout ),
	.datab(\R4|data_r [10]),
	.datac(\R5|data_r [10]),
	.datad(\MUX|Mux42~9_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~2 .lut_mask = 16'hAAD8;
defparam \MUX|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \MUX|Mux30~3 (
// Equation(s):
// \MUX|Mux30~3_combout  = (\MUX|Mux42~13_combout  & ((\MUX|Mux30~2_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [10]))) # (!\MUX|Mux30~2_combout  & (\G|g_reg [10])))) # (!\MUX|Mux42~13_combout  & (((\MUX|Mux30~2_combout ))))

	.dataa(\G|g_reg [10]),
	.datab(\MUX|Mux42~13_combout ),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [10]),
	.datad(\MUX|Mux30~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~3 .lut_mask = 16'hF388;
defparam \MUX|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \MUX|Mux30~4 (
// Equation(s):
// \MUX|Mux30~4_combout  = (\MUX|Mux42~6_combout  & (((\MUX|Mux30~1_combout )))) # (!\MUX|Mux42~6_combout  & ((\MUX|Mux30~1_combout  & (\MUX|Mux30~3_combout )) # (!\MUX|Mux30~1_combout  & ((\R3|data_r [10])))))

	.dataa(\MUX|Mux42~6_combout ),
	.datab(\MUX|Mux30~3_combout ),
	.datac(\R3|data_r [10]),
	.datad(\MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~4 .lut_mask = 16'hEE50;
defparam \MUX|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \MUX|Mux30~5 (
// Equation(s):
// \MUX|Mux30~5_combout  = (\MUX|Mux42~16_combout  & ((\MUX|Mux30~4_combout ))) # (!\MUX|Mux42~16_combout  & (\R0|data_r [10]))

	.dataa(vcc),
	.datab(\R0|data_r [10]),
	.datac(\MUX|Mux42~16_combout ),
	.datad(\MUX|Mux30~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~5 .lut_mask = 16'hFC0C;
defparam \MUX|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \MUX|Mux33~0 (
// Equation(s):
// \MUX|Mux33~0_combout  = (\R3|data_r [11]) # (\MUX|Mux42~4_combout )

	.dataa(vcc),
	.datab(\R3|data_r [11]),
	.datac(vcc),
	.datad(\MUX|Mux42~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~0 .lut_mask = 16'hFFCC;
defparam \MUX|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \MUX|Mux33~1 (
// Equation(s):
// \MUX|Mux33~1_combout  = (\MUX|Mux42~6_combout  & (\R1|data_r [11] & ((!\MUX|Mux42~2_combout )))) # (!\MUX|Mux42~6_combout  & (((\MUX|Mux33~0_combout ))))

	.dataa(\R1|data_r [11]),
	.datab(\MUX|Mux33~0_combout ),
	.datac(\MUX|Mux42~2_combout ),
	.datad(\MUX|Mux42~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~1 .lut_mask = 16'h0ACC;
defparam \MUX|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N17
cycloneii_lcell_ff \R5|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [11]));

// Location: LCFF_X25_Y23_N25
cycloneii_lcell_ff \R4|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R4|data_r[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [11]));

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \MUX|Mux33~2 (
// Equation(s):
// \MUX|Mux33~2_combout  = (\MUX|Mux42~9_combout  & (((\MUX|Mux42~12_combout )))) # (!\MUX|Mux42~9_combout  & ((\MUX|Mux42~12_combout  & (\R4|data_r [11])) # (!\MUX|Mux42~12_combout  & ((\R5|data_r [11])))))

	.dataa(\R4|data_r [11]),
	.datab(\MUX|Mux42~9_combout ),
	.datac(\R5|data_r [11]),
	.datad(\MUX|Mux42~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~2 .lut_mask = 16'hEE30;
defparam \MUX|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N29
cycloneii_lcell_ff \G|g_reg[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [12]));

// Location: LCFF_X23_Y24_N31
cycloneii_lcell_ff \R4|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R4|data_r[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [12]));

// Location: LCFF_X24_Y23_N19
cycloneii_lcell_ff \R5|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [13]));

// Location: LCFF_X25_Y23_N31
cycloneii_lcell_ff \R4|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [13]));

// Location: LCCOMB_X24_Y23_N18
cycloneii_lcell_comb \MUX|Mux39~2 (
// Equation(s):
// \MUX|Mux39~2_combout  = (\MUX|Mux42~12_combout  & ((\R4|data_r [13]) # ((\MUX|Mux42~9_combout )))) # (!\MUX|Mux42~12_combout  & (((\R5|data_r [13] & !\MUX|Mux42~9_combout ))))

	.dataa(\MUX|Mux42~12_combout ),
	.datab(\R4|data_r [13]),
	.datac(\R5|data_r [13]),
	.datad(\MUX|Mux42~9_combout ),
	.cin(gnd),
	.combout(\MUX|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~2 .lut_mask = 16'hAAD8;
defparam \MUX|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneii_lcell_comb \MUX|Mux42~17 (
// Equation(s):
// \MUX|Mux42~17_combout  = (\MUX|Mux42~2_combout  & ((\R2|data_r [14]))) # (!\MUX|Mux42~2_combout  & (\R1|data_r [14]))

	.dataa(\R1|data_r [14]),
	.datab(\R2|data_r [14]),
	.datac(vcc),
	.datad(\MUX|Mux42~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~17 .lut_mask = 16'hCCAA;
defparam \MUX|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneii_lcell_comb \MUX|Mux42~18 (
// Equation(s):
// \MUX|Mux42~18_combout  = (\MUX|Mux42~6_combout  & ((\MUX|Mux42~17_combout ))) # (!\MUX|Mux42~6_combout  & (\MUX|Mux42~4_combout ))

	.dataa(\MUX|Mux42~4_combout ),
	.datab(vcc),
	.datac(\MUX|Mux42~17_combout ),
	.datad(\MUX|Mux42~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~18 .lut_mask = 16'hF0AA;
defparam \MUX|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N15
cycloneii_lcell_ff \R5|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [14]));

// Location: LCFF_X25_Y23_N5
cycloneii_lcell_ff \R4|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R4|data_r[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [14]));

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \MUX|Mux42~19 (
// Equation(s):
// \MUX|Mux42~19_combout  = (\MUX|Mux42~9_combout  & (((\MUX|Mux42~12_combout )))) # (!\MUX|Mux42~9_combout  & ((\MUX|Mux42~12_combout  & (\R4|data_r [14])) # (!\MUX|Mux42~12_combout  & ((\R5|data_r [14])))))

	.dataa(\R4|data_r [14]),
	.datab(\MUX|Mux42~9_combout ),
	.datac(\R5|data_r [14]),
	.datad(\MUX|Mux42~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~19 .lut_mask = 16'hEE30;
defparam \MUX|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N21
cycloneii_lcell_ff \G|g_reg[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [15]));

// Location: LCFF_X28_Y22_N25
cycloneii_lcell_ff \R4|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [15]));

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \Control_FSM|Selector1~2 (
// Equation(s):
// \Control_FSM|Selector1~2_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~2 .lut_mask = 16'hF000;
defparam \Control_FSM|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \Control_FSM|Selector0~1 (
// Equation(s):
// \Control_FSM|Selector0~1_combout  = ((!\run~combout  & ((\Control_FSM|Tstate.T3~regout ) # (\Control_FSM|Tstate.T4~regout )))) # (!\Control_FSM|Tstate.000~regout )

	.dataa(\Control_FSM|Tstate.T3~regout ),
	.datab(\Control_FSM|Tstate.000~regout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector0~1 .lut_mask = 16'h33FB;
defparam \Control_FSM|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \Control_FSM|Selector3~2 (
// Equation(s):
// \Control_FSM|Selector3~2_combout  = (!\run~combout  & ((\Control_FSM|Tstate.T3~regout ) # (!\Control_FSM|Tstate.000~regout )))

	.dataa(\Control_FSM|Tstate.T3~regout ),
	.datab(vcc),
	.datac(\Control_FSM|Tstate.000~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector3~2 .lut_mask = 16'h00AF;
defparam \Control_FSM|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \Control_FSM|Selector1~4 (
// Equation(s):
// \Control_FSM|Selector1~4_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~4 .lut_mask = 16'hF000;
defparam \Control_FSM|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneii_lcell_comb \Control_FSM|Selector1~8 (
// Equation(s):
// \Control_FSM|Selector1~8_combout  = (!\run~combout  & ((\Control_FSM|Tstate.T3~regout ) # ((\Control_FSM|Tstate.T4~regout ) # (!\Control_FSM|Tstate.000~regout ))))

	.dataa(\Control_FSM|Tstate.T3~regout ),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\Control_FSM|Tstate.000~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~8 .lut_mask = 16'h00EF;
defparam \Control_FSM|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N17
cycloneii_lcell_ff \Control_FSM|wren (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|wren~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|wren~regout ));

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \Control_FSM|wren~1 (
// Equation(s):
// \Control_FSM|wren~1_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\run~combout  & (\Control_FSM|Tstate.T4~regout  & \Control_FSM|Selector1~2_combout )))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\Control_FSM|Selector1~2_combout ),
	.cin(gnd),
	.combout(\Control_FSM|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|wren~1 .lut_mask = 16'h4000;
defparam \Control_FSM|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [0])

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(vcc),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h33CC;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneii_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_combout  = (\Control_FSM|ula [1] & (\A|reg_a [0] & (\MUX|buswires [0]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~3_combout ))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\A|reg_a [0]),
	.datac(\MUX|buswires [0]),
	.datad(\ALU|Add0~3_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~5 .lut_mask = 16'hD580;
defparam \ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = \MUX|buswires [1] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [1]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneii_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [1] & (\A|reg_a [1]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~7_combout ))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\MUX|buswires [1]),
	.datac(\A|reg_a [1]),
	.datad(\ALU|Add0~7_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~9 .lut_mask = 16'hD580;
defparam \ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [3])

	.dataa(\Control_FSM|ula [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [3]),
	.cin(gnd),
	.combout(\ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h55AA;
defparam \ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N27
cycloneii_lcell_ff \A|reg_a[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\A|reg_a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [4]));

// Location: LCFF_X29_Y22_N15
cycloneii_lcell_ff \A|reg_a[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [5]));

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [5] & ((\A|reg_a [5])))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~23_combout ))))

	.dataa(\MUX|buswires [5]),
	.datab(\ALU|Add0~23_combout ),
	.datac(\A|reg_a [5]),
	.datad(\Control_FSM|ula [1]),
	.cin(gnd),
	.combout(\ALU|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~25 .lut_mask = 16'hA0CC;
defparam \ALU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = \MUX|buswires [6] $ (\Control_FSM|ula [0])

	.dataa(\MUX|buswires [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'h55AA;
defparam \ALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_combout  = (\Control_FSM|ula [1] & (\A|reg_a [6] & (\MUX|buswires [6]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~27_combout ))))

	.dataa(\A|reg_a [6]),
	.datab(\MUX|buswires [6]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Add0~27_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~29 .lut_mask = 16'h8F80;
defparam \ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [7])

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(vcc),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'h33CC;
defparam \ALU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \ALU|Add0~33 (
// Equation(s):
// \ALU|Add0~33_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [7] & ((\A|reg_a [7])))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~31_combout ))))

	.dataa(\MUX|buswires [7]),
	.datab(\Control_FSM|ula [1]),
	.datac(\ALU|Add0~31_combout ),
	.datad(\A|reg_a [7]),
	.cin(gnd),
	.combout(\ALU|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~33 .lut_mask = 16'hB830;
defparam \ALU|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \ALU|Add0~34 (
// Equation(s):
// \ALU|Add0~34_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [8])

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(\MUX|buswires [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~34 .lut_mask = 16'h3C3C;
defparam \ALU|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneii_lcell_comb \ALU|Add0~37 (
// Equation(s):
// \ALU|Add0~37_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [8] & (\A|reg_a [8]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~35_combout ))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\MUX|buswires [8]),
	.datac(\A|reg_a [8]),
	.datad(\ALU|Add0~35_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~37 .lut_mask = 16'hD580;
defparam \ALU|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N21
cycloneii_lcell_ff \A|reg_a[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [9]));

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \ALU|Add0~41 (
// Equation(s):
// \ALU|Add0~41_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [9] & (\A|reg_a [9]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~39_combout ))))

	.dataa(\MUX|buswires [9]),
	.datab(\A|reg_a [9]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Add0~39_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~41 .lut_mask = 16'h8F80;
defparam \ALU|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N31
cycloneii_lcell_ff \A|reg_a[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [10]));

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \ALU|Add0~45 (
// Equation(s):
// \ALU|Add0~45_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [10] & (\A|reg_a [10]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~43_combout ))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\MUX|buswires [10]),
	.datac(\A|reg_a [10]),
	.datad(\ALU|Add0~43_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~45 .lut_mask = 16'hD580;
defparam \ALU|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N29
cycloneii_lcell_ff \A|reg_a[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [11]));

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \ALU|Add0~49 (
// Equation(s):
// \ALU|Add0~49_combout  = (\Control_FSM|ula [1] & (\A|reg_a [11] & (\MUX|buswires [11]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~47_combout ))))

	.dataa(\A|reg_a [11]),
	.datab(\MUX|buswires [11]),
	.datac(\ALU|Add0~47_combout ),
	.datad(\Control_FSM|ula [1]),
	.cin(gnd),
	.combout(\ALU|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~49 .lut_mask = 16'h88F0;
defparam \ALU|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N27
cycloneii_lcell_ff \A|reg_a[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [12]));

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \ALU|Add0~53 (
// Equation(s):
// \ALU|Add0~53_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [12] & (\A|reg_a [12]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~51_combout ))))

	.dataa(\MUX|buswires [12]),
	.datab(\A|reg_a [12]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Add0~51_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~53 .lut_mask = 16'h8F80;
defparam \ALU|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \ALU|Add0~54 (
// Equation(s):
// \ALU|Add0~54_combout  = \MUX|buswires [13] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [13]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~54 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N17
cycloneii_lcell_ff \A|reg_a[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [15]));

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \ALU|Add0~62 (
// Equation(s):
// \ALU|Add0~62_combout  = \MUX|buswires [15] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [15]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~62 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneii_lcell_comb \ALU|Add0~65 (
// Equation(s):
// \ALU|Add0~65_combout  = (\Control_FSM|ula [1] & (\A|reg_a [15] & (\MUX|buswires [15]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~63_combout ))))

	.dataa(\A|reg_a [15]),
	.datab(\MUX|buswires [15]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Add0~63_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~65 .lut_mask = 16'h8F80;
defparam \ALU|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneii_lcell_comb \Control_FSM|Selector1~10 (
// Equation(s):
// \Control_FSM|Selector1~10_combout  = (\Control_FSM|Selector1~8_combout ) # ((\Control_FSM|Tstate.T3~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\Control_FSM|Tstate.T3~regout ),
	.datab(\Control_FSM|Selector1~8_combout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~10 .lut_mask = 16'hECCC;
defparam \Control_FSM|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneii_lcell_comb \ALU|reg_alu[1] (
// Equation(s):
// \ALU|reg_alu [1] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|Add0~9_combout )) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|reg_alu [1])))

	.dataa(vcc),
	.datab(\ALU|Add0~9_combout ),
	.datac(\ALU|reg_alu [1]),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [1]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[1] .lut_mask = 16'hCCF0;
defparam \ALU|reg_alu[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneii_lcell_comb \ALU|reg_alu[5] (
// Equation(s):
// \ALU|reg_alu [5] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|Add0~25_combout )) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|reg_alu [5])))

	.dataa(\ALU|Add0~25_combout ),
	.datab(\ALU|reg_alu [5]),
	.datac(vcc),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [5]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[5] .lut_mask = 16'hAACC;
defparam \ALU|reg_alu[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \ALU|reg_alu[6] (
// Equation(s):
// \ALU|reg_alu [6] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~29_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [6]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [6]),
	.datac(\ALU|Add0~29_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [6]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[6] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \ALU|reg_alu[7] (
// Equation(s):
// \ALU|reg_alu [7] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|Add0~33_combout )) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|reg_alu [7])))

	.dataa(vcc),
	.datab(\ALU|Add0~33_combout ),
	.datac(\ALU|reg_alu [7]),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [7]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[7] .lut_mask = 16'hCCF0;
defparam \ALU|reg_alu[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneii_lcell_comb \ALU|reg_alu[8] (
// Equation(s):
// \ALU|reg_alu [8] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~37_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [8]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [8]),
	.datac(\ALU|Add0~37_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [8]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[8] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \ALU|reg_alu[9] (
// Equation(s):
// \ALU|reg_alu [9] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~41_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [9]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [9]),
	.datac(\ALU|Add0~41_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [9]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[9] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \ALU|reg_alu[10] (
// Equation(s):
// \ALU|reg_alu [10] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|Add0~45_combout )) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|reg_alu [10])))

	.dataa(\ALU|Add0~45_combout ),
	.datab(vcc),
	.datac(\ALU|reg_alu [10]),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [10]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[10] .lut_mask = 16'hAAF0;
defparam \ALU|reg_alu[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \ALU|reg_alu[12] (
// Equation(s):
// \ALU|reg_alu [12] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~53_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [12]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [12]),
	.datac(\ALU|Add0~53_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [12]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[12] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \ALU|reg_alu[15] (
// Equation(s):
// \ALU|reg_alu [15] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~65_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [15]))

	.dataa(\ALU|reg_alu [15]),
	.datab(vcc),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Add0~65_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [15]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[15] .lut_mask = 16'hFA0A;
defparam \ALU|reg_alu[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \R5|data_r[2]~feeder (
// Equation(s):
// \R5|data_r[2]~feeder_combout  = \MUX|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\R5|data_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R5|data_r[2]~feeder .lut_mask = 16'hFF00;
defparam \R5|data_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \A|reg_a[4]~feeder (
// Equation(s):
// \A|reg_a[4]~feeder_combout  = \MUX|buswires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [4]),
	.cin(gnd),
	.combout(\A|reg_a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|reg_a[4]~feeder .lut_mask = 16'hFF00;
defparam \A|reg_a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \R4|data_r[10]~feeder (
// Equation(s):
// \R4|data_r[10]~feeder_combout  = \MUX|buswires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\R4|data_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R4|data_r[10]~feeder .lut_mask = 16'hFF00;
defparam \R4|data_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \R4|data_r[11]~feeder (
// Equation(s):
// \R4|data_r[11]~feeder_combout  = \MUX|buswires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [11]),
	.cin(gnd),
	.combout(\R4|data_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R4|data_r[11]~feeder .lut_mask = 16'hFF00;
defparam \R4|data_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneii_lcell_comb \R4|data_r[12]~feeder (
// Equation(s):
// \R4|data_r[12]~feeder_combout  = \MUX|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\R4|data_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R4|data_r[12]~feeder .lut_mask = 16'hFF00;
defparam \R4|data_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \R4|data_r[14]~feeder (
// Equation(s):
// \R4|data_r[14]~feeder_combout  = \MUX|buswires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [14]),
	.cin(gnd),
	.combout(\R4|data_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R4|data_r[14]~feeder .lut_mask = 16'hFF00;
defparam \R4|data_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(run));
// synopsys translate_off
defparam \run~I .input_async_reset = "none";
defparam \run~I .input_power_up = "low";
defparam \run~I .input_register_mode = "none";
defparam \run~I .input_sync_reset = "none";
defparam \run~I .oe_async_reset = "none";
defparam \run~I .oe_power_up = "low";
defparam \run~I .oe_register_mode = "none";
defparam \run~I .oe_sync_reset = "none";
defparam \run~I .operation_mode = "input";
defparam \run~I .output_async_reset = "none";
defparam \run~I .output_power_up = "low";
defparam \run~I .output_register_mode = "none";
defparam \run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneii_lcell_comb \Control_FSM|Selector8~0 (
// Equation(s):
// \Control_FSM|Selector8~0_combout  = (\Control_FSM|Tstate.T2~regout  & ((\run~combout ))) # (!\Control_FSM|Tstate.T2~regout  & (\Control_FSM|Tstate.T3~regout  & !\run~combout ))

	.dataa(\Control_FSM|Tstate.T2~regout ),
	.datab(vcc),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector8~0 .lut_mask = 16'hAA50;
defparam \Control_FSM|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N31
cycloneii_lcell_ff \Control_FSM|Tstate.T3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T3~regout ));

// Location: LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \Control_FSM|Selector9~0 (
// Equation(s):
// \Control_FSM|Selector9~0_combout  = (\Control_FSM|Tstate.T3~regout  & ((\run~combout ))) # (!\Control_FSM|Tstate.T3~regout  & (\Control_FSM|Tstate.T4~regout  & !\run~combout ))

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector9~0 .lut_mask = 16'hCC30;
defparam \Control_FSM|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N9
cycloneii_lcell_ff \Control_FSM|Tstate.T4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T4~regout ));

// Location: LCCOMB_X31_Y23_N22
cycloneii_lcell_comb \Control_FSM|Selector10~0 (
// Equation(s):
// \Control_FSM|Selector10~0_combout  = (\Control_FSM|Tstate.T4~regout  & ((\run~combout ))) # (!\Control_FSM|Tstate.T4~regout  & (\Control_FSM|Tstate.T5~regout  & !\run~combout ))

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\Control_FSM|Tstate.T5~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector10~0 .lut_mask = 16'hCC30;
defparam \Control_FSM|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N23
cycloneii_lcell_ff \Control_FSM|Tstate.T5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T5~regout ));

// Location: LCCOMB_X29_Y23_N30
cycloneii_lcell_comb \Control_FSM|Selector5~0 (
// Equation(s):
// \Control_FSM|Selector5~0_combout  = (\run~combout  & (!\Control_FSM|Tstate.T5~regout )) # (!\run~combout  & ((\Control_FSM|Tstate.T5~regout ) # (\Control_FSM|Tstate.000~regout )))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(vcc),
	.datad(\Control_FSM|Tstate.000~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector5~0 .lut_mask = 16'h7766;
defparam \Control_FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N31
cycloneii_lcell_ff \Control_FSM|Tstate.000 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Control_FSM|Selector5~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.000~regout ));

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \Control_FSM|pc_inc~0 (
// Equation(s):
// \Control_FSM|pc_inc~0_combout  = (\Control_FSM|done~regout  & (!\Control_FSM|Tstate.000~regout  & ((\run~combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|pc_inc~regout ) # ((!\Control_FSM|Tstate.000~regout  & \run~combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\Control_FSM|Tstate.000~regout ),
	.datac(\Control_FSM|pc_inc~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|pc_inc~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|pc_inc~0 .lut_mask = 16'h7350;
defparam \Control_FSM|pc_inc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N13
cycloneii_lcell_ff \Control_FSM|pc_inc (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|pc_inc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|pc_inc~regout ));

// Location: LCCOMB_X22_Y23_N20
cycloneii_lcell_comb \COUNTER_R7|r7[0]~0 (
// Equation(s):
// \COUNTER_R7|r7[0]~0_combout  = \COUNTER_R7|r7[0]~0_combout  $ (\Control_FSM|pc_inc~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\COUNTER_R7|r7[0]~0_combout ),
	.datad(\Control_FSM|pc_inc~regout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[0]~0 .lut_mask = 16'h0FF0;
defparam \COUNTER_R7|r7[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \Control_FSM|pc_inc~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Control_FSM|pc_inc~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Control_FSM|pc_inc~clkctrl_outclk ));
// synopsys translate_off
defparam \Control_FSM|pc_inc~clkctrl .clock_type = "global clock";
defparam \Control_FSM|pc_inc~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneii_lcell_comb \COUNTER_R7|Add0~0 (
// Equation(s):
// \COUNTER_R7|Add0~0_combout  = (\COUNTER_R7|r7[0]~0_combout  & (\COUNTER_R7|r7 [1] $ (VCC))) # (!\COUNTER_R7|r7[0]~0_combout  & (\COUNTER_R7|r7 [1] & VCC))
// \COUNTER_R7|Add0~1  = CARRY((\COUNTER_R7|r7[0]~0_combout  & \COUNTER_R7|r7 [1]))

	.dataa(\COUNTER_R7|r7[0]~0_combout ),
	.datab(\COUNTER_R7|r7 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\COUNTER_R7|Add0~0_combout ),
	.cout(\COUNTER_R7|Add0~1 ));
// synopsys translate_off
defparam \COUNTER_R7|Add0~0 .lut_mask = 16'h6688;
defparam \COUNTER_R7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \COUNTER_R7|r7[1] (
// Equation(s):
// \COUNTER_R7|r7 [1] = (GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & ((\COUNTER_R7|Add0~0_combout ))) # (!GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & (\COUNTER_R7|r7 [1]))

	.dataa(\COUNTER_R7|r7 [1]),
	.datab(vcc),
	.datac(\Control_FSM|pc_inc~clkctrl_outclk ),
	.datad(\COUNTER_R7|Add0~0_combout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7 [1]),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[1] .lut_mask = 16'hFA0A;
defparam \COUNTER_R7|r7[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \COUNTER_R7|Add0~2 (
// Equation(s):
// \COUNTER_R7|Add0~2_combout  = (\COUNTER_R7|r7 [2] & (!\COUNTER_R7|Add0~1 )) # (!\COUNTER_R7|r7 [2] & ((\COUNTER_R7|Add0~1 ) # (GND)))
// \COUNTER_R7|Add0~3  = CARRY((!\COUNTER_R7|Add0~1 ) # (!\COUNTER_R7|r7 [2]))

	.dataa(vcc),
	.datab(\COUNTER_R7|r7 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\COUNTER_R7|Add0~1 ),
	.combout(\COUNTER_R7|Add0~2_combout ),
	.cout(\COUNTER_R7|Add0~3 ));
// synopsys translate_off
defparam \COUNTER_R7|Add0~2 .lut_mask = 16'h3C3F;
defparam \COUNTER_R7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \COUNTER_R7|r7[2] (
// Equation(s):
// \COUNTER_R7|r7 [2] = (GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & ((\COUNTER_R7|Add0~2_combout ))) # (!GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & (\COUNTER_R7|r7 [2]))

	.dataa(\COUNTER_R7|r7 [2]),
	.datab(vcc),
	.datac(\Control_FSM|pc_inc~clkctrl_outclk ),
	.datad(\COUNTER_R7|Add0~2_combout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7 [2]),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[2] .lut_mask = 16'hFA0A;
defparam \COUNTER_R7|r7[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \COUNTER_R7|Add0~4 (
// Equation(s):
// \COUNTER_R7|Add0~4_combout  = (\COUNTER_R7|r7 [3] & (\COUNTER_R7|Add0~3  $ (GND))) # (!\COUNTER_R7|r7 [3] & (!\COUNTER_R7|Add0~3  & VCC))
// \COUNTER_R7|Add0~5  = CARRY((\COUNTER_R7|r7 [3] & !\COUNTER_R7|Add0~3 ))

	.dataa(vcc),
	.datab(\COUNTER_R7|r7 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\COUNTER_R7|Add0~3 ),
	.combout(\COUNTER_R7|Add0~4_combout ),
	.cout(\COUNTER_R7|Add0~5 ));
// synopsys translate_off
defparam \COUNTER_R7|Add0~4 .lut_mask = 16'hC30C;
defparam \COUNTER_R7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \COUNTER_R7|r7[3] (
// Equation(s):
// \COUNTER_R7|r7 [3] = (GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & ((\COUNTER_R7|Add0~4_combout ))) # (!GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & (\COUNTER_R7|r7 [3]))

	.dataa(\COUNTER_R7|r7 [3]),
	.datab(vcc),
	.datac(\Control_FSM|pc_inc~clkctrl_outclk ),
	.datad(\COUNTER_R7|Add0~4_combout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7 [3]),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[3] .lut_mask = 16'hFA0A;
defparam \COUNTER_R7|r7[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \COUNTER_R7|Add0~6 (
// Equation(s):
// \COUNTER_R7|Add0~6_combout  = \COUNTER_R7|Add0~5  $ (\COUNTER_R7|r7 [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\COUNTER_R7|r7 [4]),
	.cin(\COUNTER_R7|Add0~5 ),
	.combout(\COUNTER_R7|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|Add0~6 .lut_mask = 16'h0FF0;
defparam \COUNTER_R7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \COUNTER_R7|r7[4] (
// Equation(s):
// \COUNTER_R7|r7 [4] = (GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & ((\COUNTER_R7|Add0~6_combout ))) # (!GLOBAL(\Control_FSM|pc_inc~clkctrl_outclk ) & (\COUNTER_R7|r7 [4]))

	.dataa(vcc),
	.datab(\COUNTER_R7|r7 [4]),
	.datac(\COUNTER_R7|Add0~6_combout ),
	.datad(\Control_FSM|pc_inc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7 [4]),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[4] .lut_mask = 16'hF0CC;
defparam \COUNTER_R7|r7[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\COUNTER_R7|r7 [4],\COUNTER_R7|r7 [3],\COUNTER_R7|r7 [2],\COUNTER_R7|r7 [1],\COUNTER_R7|r7[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romlpm.mif";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romlpm:MEM_INSTRUCAO|altsyncram:altsyncram_component|altsyncram_em91:auto_generated|ALTSYNCRAM";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2030400420012031002;
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \Control_FSM|Selector11~0 (
// Equation(s):
// \Control_FSM|Selector11~0_combout  = (\run~combout  & (\Control_FSM|Tstate.T5~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] $ (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector11~0 .lut_mask = 16'h0880;
defparam \Control_FSM|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneii_lcell_comb \Control_FSM|wren~0 (
// Equation(s):
// \Control_FSM|wren~0_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\Control_FSM|Tstate.T4~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|wren~0 .lut_mask = 16'h4000;
defparam \Control_FSM|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \Control_FSM|Selector11~1 (
// Equation(s):
// \Control_FSM|Selector11~1_combout  = (\Control_FSM|Tstate.T3~regout  & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]))

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector11~1 .lut_mask = 16'h000C;
defparam \Control_FSM|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \Control_FSM|Selector11~2 (
// Equation(s):
// \Control_FSM|Selector11~2_combout  = (\Control_FSM|Selector11~0_combout ) # ((\run~combout  & ((\Control_FSM|wren~0_combout ) # (\Control_FSM|Selector11~1_combout ))))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Selector11~0_combout ),
	.datac(\Control_FSM|wren~0_combout ),
	.datad(\Control_FSM|Selector11~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector11~2 .lut_mask = 16'hEEEC;
defparam \Control_FSM|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N27
cycloneii_lcell_ff \Control_FSM|done (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector11~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|done~regout ));

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \Control_FSM|Selector6~0 (
// Equation(s):
// \Control_FSM|Selector6~0_combout  = (\Control_FSM|Tstate.000~regout  & (\Control_FSM|Tstate.T1~regout  & !\run~combout )) # (!\Control_FSM|Tstate.000~regout  & ((\run~combout )))

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.000~regout ),
	.datac(\Control_FSM|Tstate.T1~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector6~0 .lut_mask = 16'h33C0;
defparam \Control_FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N19
cycloneii_lcell_ff \Control_FSM|Tstate.T1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T1~regout ));

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \Control_FSM|Selector7~0 (
// Equation(s):
// \Control_FSM|Selector7~0_combout  = (\Control_FSM|Tstate.T1~regout  & ((\run~combout ))) # (!\Control_FSM|Tstate.T1~regout  & (\Control_FSM|Tstate.T2~regout  & !\run~combout ))

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.T1~regout ),
	.datac(\Control_FSM|Tstate.T2~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector7~0 .lut_mask = 16'hCC30;
defparam \Control_FSM|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N29
cycloneii_lcell_ff \Control_FSM|Tstate.T2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T2~regout ));

// Location: LCCOMB_X23_Y23_N22
cycloneii_lcell_comb \Control_FSM|Selector7~1 (
// Equation(s):
// \Control_FSM|Selector7~1_combout  = (!\Control_FSM|Tstate.T1~regout  & !\Control_FSM|Tstate.T2~regout )

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.T1~regout ),
	.datac(vcc),
	.datad(\Control_FSM|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector7~1 .lut_mask = 16'h0033;
defparam \Control_FSM|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \Control_FSM|WideOr1~0 (
// Equation(s):
// \Control_FSM|WideOr1~0_combout  = \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] $ (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|WideOr1~0 .lut_mask = 16'h0FF0;
defparam \Control_FSM|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \Control_FSM|Selector1~3 (
// Equation(s):
// \Control_FSM|Selector1~3_combout  = (\Control_FSM|Selector7~1_combout  & (((\run~combout  & \Control_FSM|WideOr1~0_combout )) # (!\Control_FSM|Tstate.T5~regout )))

	.dataa(\Control_FSM|Tstate.T5~regout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Selector7~1_combout ),
	.datad(\Control_FSM|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~3 .lut_mask = 16'hD050;
defparam \Control_FSM|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneii_lcell_comb \Control_FSM|Selector1~5 (
// Equation(s):
// \Control_FSM|Selector1~5_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] $ ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~5 .lut_mask = 16'h6061;
defparam \Control_FSM|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \Control_FSM|Mux0~1 (
// Equation(s):
// \Control_FSM|Mux0~1_combout  = (\Control_FSM|select [2] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])

	.dataa(vcc),
	.datab(\Control_FSM|select [2]),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux0~1 .lut_mask = 16'hCC00;
defparam \Control_FSM|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \Control_FSM|Mux0~0 (
// Equation(s):
// \Control_FSM|Mux0~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux0~0 .lut_mask = 16'hFFF0;
defparam \Control_FSM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \Control_FSM|Mux12~0 (
// Equation(s):
// \Control_FSM|Mux12~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((\Control_FSM|select [2])))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(\Control_FSM|select [2]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux12~0 .lut_mask = 16'hF50C;
defparam \Control_FSM|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \Control_FSM|Mux12~1 (
// Equation(s):
// \Control_FSM|Mux12~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & ((\Control_FSM|Mux0~1_combout ) # ((!\Control_FSM|Mux0~0_combout  & !\Control_FSM|Mux12~0_combout )))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((\Control_FSM|Mux12~0_combout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Control_FSM|Mux0~1_combout ),
	.datac(\Control_FSM|Mux0~0_combout ),
	.datad(\Control_FSM|Mux12~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux12~1 .lut_mask = 16'hDD8A;
defparam \Control_FSM|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \Control_FSM|Selector1~6 (
// Equation(s):
// \Control_FSM|Selector1~6_combout  = (\Control_FSM|Tstate.T3~regout  & ((\Control_FSM|Selector1~5_combout ) # ((\Control_FSM|Tstate.T4~regout  & \Control_FSM|Mux12~1_combout )))) # (!\Control_FSM|Tstate.T3~regout  & (\Control_FSM|Tstate.T4~regout  & 
// ((\Control_FSM|Mux12~1_combout ))))

	.dataa(\Control_FSM|Tstate.T3~regout ),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\Control_FSM|Selector1~5_combout ),
	.datad(\Control_FSM|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~6 .lut_mask = 16'hECA0;
defparam \Control_FSM|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \Control_FSM|Selector1~7 (
// Equation(s):
// \Control_FSM|Selector1~7_combout  = (\Control_FSM|Selector1~4_combout  & ((\Control_FSM|Selector11~0_combout ) # ((\run~combout  & \Control_FSM|Selector1~6_combout )))) # (!\Control_FSM|Selector1~4_combout  & (\run~combout  & 
// (\Control_FSM|Selector1~6_combout )))

	.dataa(\Control_FSM|Selector1~4_combout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Selector1~6_combout ),
	.datad(\Control_FSM|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~7 .lut_mask = 16'hEAC0;
defparam \Control_FSM|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneii_lcell_comb \Control_FSM|Selector1~9 (
// Equation(s):
// \Control_FSM|Selector1~9_combout  = (\Control_FSM|Selector1~7_combout ) # ((\Control_FSM|select [2] & ((\Control_FSM|Selector1~10_combout ) # (!\Control_FSM|Selector1~3_combout ))))

	.dataa(\Control_FSM|Selector1~10_combout ),
	.datab(\Control_FSM|Selector1~3_combout ),
	.datac(\Control_FSM|select [2]),
	.datad(\Control_FSM|Selector1~7_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector1~9 .lut_mask = 16'hFFB0;
defparam \Control_FSM|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N29
cycloneii_lcell_ff \Control_FSM|select[2] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|Selector1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [2]));

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \Control_FSM|Selector2~6 (
// Equation(s):
// \Control_FSM|Selector2~6_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & ((\Control_FSM|Tstate.T5~regout ))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\Control_FSM|Tstate.T3~regout ))))

	.dataa(\Control_FSM|Tstate.T3~regout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~6 .lut_mask = 16'h0C0A;
defparam \Control_FSM|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \Control_FSM|Selector2~7 (
// Equation(s):
// \Control_FSM|Selector2~7_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((\Control_FSM|Selector2~6_combout )))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\Control_FSM|Tstate.T3~regout  & 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Control_FSM|Selector2~6_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~7 .lut_mask = 16'hEA40;
defparam \Control_FSM|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \Control_FSM|Selector2~2 (
// Equation(s):
// \Control_FSM|Selector2~2_combout  = (!\run~combout  & ((\Control_FSM|Tstate.T3~regout ) # ((\Control_FSM|Tstate.T5~regout ) # (!\Control_FSM|Tstate.000~regout ))))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|Tstate.000~regout ),
	.datad(\Control_FSM|Tstate.T5~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~2 .lut_mask = 16'h5545;
defparam \Control_FSM|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \Control_FSM|Selector2~3 (
// Equation(s):
// \Control_FSM|Selector2~3_combout  = (\Control_FSM|Tstate.T5~regout ) # ((\Control_FSM|Tstate.T3~regout  & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]))

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~3 .lut_mask = 16'hFCCC;
defparam \Control_FSM|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \Control_FSM|Selector2~4 (
// Equation(s):
// \Control_FSM|Selector2~4_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & \Control_FSM|Selector2~3_combout )))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\Control_FSM|Tstate.T5~regout  & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\Control_FSM|Tstate.T5~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Control_FSM|Selector2~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~4 .lut_mask = 16'hC202;
defparam \Control_FSM|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \Control_FSM|select~0 (
// Equation(s):
// \Control_FSM|select~0_combout  = (\run~combout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\run~combout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|select~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~0 .lut_mask = 16'h2A08;
defparam \Control_FSM|select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \Control_FSM|Selector3~6 (
// Equation(s):
// \Control_FSM|Selector3~6_combout  = (!\Control_FSM|Tstate.T2~regout  & (!\Control_FSM|Tstate.T1~regout  & ((\Control_FSM|select~0_combout ) # (!\Control_FSM|Tstate.T4~regout ))))

	.dataa(\Control_FSM|Tstate.T4~regout ),
	.datab(\Control_FSM|Tstate.T2~regout ),
	.datac(\Control_FSM|Tstate.T1~regout ),
	.datad(\Control_FSM|select~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector3~6 .lut_mask = 16'h0301;
defparam \Control_FSM|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \Control_FSM|Selector2~5 (
// Equation(s):
// \Control_FSM|Selector2~5_combout  = (\Control_FSM|select [1] & ((\Control_FSM|Selector2~2_combout ) # ((\Control_FSM|Selector2~4_combout ) # (!\Control_FSM|Selector3~6_combout ))))

	.dataa(\Control_FSM|select [1]),
	.datab(\Control_FSM|Selector2~2_combout ),
	.datac(\Control_FSM|Selector2~4_combout ),
	.datad(\Control_FSM|Selector3~6_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~5 .lut_mask = 16'hA8AA;
defparam \Control_FSM|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \Control_FSM|Selector2~8 (
// Equation(s):
// \Control_FSM|Selector2~8_combout  = (\Control_FSM|Selector2~9_combout ) # ((\Control_FSM|Selector2~5_combout ) # ((\run~combout  & \Control_FSM|Selector2~7_combout )))

	.dataa(\Control_FSM|Selector2~9_combout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Selector2~7_combout ),
	.datad(\Control_FSM|Selector2~5_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~8 .lut_mask = 16'hFFEA;
defparam \Control_FSM|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N25
cycloneii_lcell_ff \Control_FSM|select[1] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|Selector2~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [1]));

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \IR|reg_rx[0]~feeder (
// Equation(s):
// \IR|reg_rx[0]~feeder_combout  = \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\IR|reg_rx[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_rx[0]~feeder .lut_mask = 16'hFF00;
defparam \IR|reg_rx[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N23
cycloneii_lcell_ff \IR|reg_rx[0] (
	.clk(\clock~combout ),
	.datain(\IR|reg_rx[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_rx [0]));

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \Control_FSM|Selector0~3 (
// Equation(s):
// \Control_FSM|Selector0~3_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((!\Control_FSM|select [3] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a 
// [14])))

	.dataa(\Control_FSM|select [3]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector0~3 .lut_mask = 16'h4C0C;
defparam \Control_FSM|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \Control_FSM|Selector0~4 (
// Equation(s):
// \Control_FSM|Selector0~4_combout  = (\Control_FSM|Tstate.T3~regout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((!\Control_FSM|Selector0~3_combout ))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// ((\Control_FSM|Selector0~3_combout ) # (!\Control_FSM|Mux0~0_combout )))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|Mux0~0_combout ),
	.datad(\Control_FSM|Selector0~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector0~4 .lut_mask = 16'h448C;
defparam \Control_FSM|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \Control_FSM|Mux11~0 (
// Equation(s):
// \Control_FSM|Mux11~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] 
// & ((\Control_FSM|select [3])))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(\Control_FSM|select [3]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux11~0 .lut_mask = 16'hF55C;
defparam \Control_FSM|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneii_lcell_comb \Control_FSM|Mux11~1 (
// Equation(s):
// \Control_FSM|Mux11~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\Control_FSM|select [3])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & 
// ((\Control_FSM|Mux11~0_combout ))))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((\Control_FSM|Mux11~0_combout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Control_FSM|select [3]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\Control_FSM|Mux11~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux11~1 .lut_mask = 16'hDF80;
defparam \Control_FSM|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \Control_FSM|Selector0~5 (
// Equation(s):
// \Control_FSM|Selector0~5_combout  = ((\Control_FSM|Tstate.T4~regout  & \Control_FSM|Mux11~1_combout )) # (!\Control_FSM|Tstate.000~regout )

	.dataa(vcc),
	.datab(\Control_FSM|Tstate.000~regout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\Control_FSM|Mux11~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector0~5 .lut_mask = 16'hF333;
defparam \Control_FSM|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \Control_FSM|Selector0~0 (
// Equation(s):
// \Control_FSM|Selector0~0_combout  = (\Control_FSM|Selector11~0_combout  & ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])))

	.dataa(vcc),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\Control_FSM|Selector11~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector0~0 .lut_mask = 16'h3F00;
defparam \Control_FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \Control_FSM|Selector0~2 (
// Equation(s):
// \Control_FSM|Selector0~2_combout  = (\Control_FSM|Selector0~0_combout ) # ((\Control_FSM|select [3] & ((\Control_FSM|Selector0~1_combout ) # (!\Control_FSM|Selector1~3_combout ))))

	.dataa(\Control_FSM|Selector0~1_combout ),
	.datab(\Control_FSM|select [3]),
	.datac(\Control_FSM|Selector0~0_combout ),
	.datad(\Control_FSM|Selector1~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector0~2 .lut_mask = 16'hF8FC;
defparam \Control_FSM|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \Control_FSM|Selector0~6 (
// Equation(s):
// \Control_FSM|Selector0~6_combout  = (\Control_FSM|Selector0~2_combout ) # ((\run~combout  & ((\Control_FSM|Selector0~4_combout ) # (\Control_FSM|Selector0~5_combout ))))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Selector0~4_combout ),
	.datac(\Control_FSM|Selector0~5_combout ),
	.datad(\Control_FSM|Selector0~2_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector0~6 .lut_mask = 16'hFFA8;
defparam \Control_FSM|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N1
cycloneii_lcell_ff \Control_FSM|select[3] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [3]));

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \MUX|Mux9~6 (
// Equation(s):
// \MUX|Mux9~6_combout  = ((!\IR|reg_rx [2] & !\IR|reg_rx [0])) # (!\Control_FSM|select [3])

	.dataa(\IR|reg_rx [2]),
	.datab(\IR|reg_rx [0]),
	.datac(vcc),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~6 .lut_mask = 16'h11FF;
defparam \MUX|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \MUX|Mux9~7 (
// Equation(s):
// \MUX|Mux9~7_combout  = (\MUX|Mux9~4_combout ) # ((!\Control_FSM|select [2] & (\Control_FSM|select [1] & \MUX|Mux9~6_combout )))

	.dataa(\MUX|Mux9~4_combout ),
	.datab(\Control_FSM|select [2]),
	.datac(\Control_FSM|select [1]),
	.datad(\MUX|Mux9~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~7 .lut_mask = 16'hBAAA;
defparam \MUX|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \Control_FSM|a_in~0 (
// Equation(s):
// \Control_FSM|a_in~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]))

	.dataa(vcc),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|a_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|a_in~0 .lut_mask = 16'h303C;
defparam \Control_FSM|a_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \Control_FSM|a_in~1 (
// Equation(s):
// \Control_FSM|a_in~1_combout  = (\run~combout  & (\Control_FSM|Tstate.T3~regout  & \Control_FSM|a_in~0_combout ))

	.dataa(vcc),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\Control_FSM|a_in~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|a_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|a_in~1 .lut_mask = 16'hC000;
defparam \Control_FSM|a_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \Control_FSM|Selector3~3 (
// Equation(s):
// \Control_FSM|Selector3~3_combout  = (\Control_FSM|Tstate.T5~regout ) # ((\Control_FSM|Tstate.T3~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\Control_FSM|Tstate.T3~regout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector3~3 .lut_mask = 16'hECCC;
defparam \Control_FSM|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \Control_FSM|Selector3~4 (
// Equation(s):
// \Control_FSM|Selector3~4_combout  = (\Control_FSM|select [0] & ((\Control_FSM|Selector3~2_combout ) # ((\Control_FSM|Selector3~3_combout ) # (!\Control_FSM|Selector3~6_combout ))))

	.dataa(\Control_FSM|Selector3~2_combout ),
	.datab(\Control_FSM|select [0]),
	.datac(\Control_FSM|Selector3~3_combout ),
	.datad(\Control_FSM|Selector3~6_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector3~4 .lut_mask = 16'hC8CC;
defparam \Control_FSM|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \Control_FSM|Selector2~9 (
// Equation(s):
// \Control_FSM|Selector2~9_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (\Control_FSM|Tstate.T4~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & \Control_FSM|select~0_combout )))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\Control_FSM|select~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector2~9 .lut_mask = 16'h8000;
defparam \Control_FSM|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \Control_FSM|Selector3~5 (
// Equation(s):
// \Control_FSM|Selector3~5_combout  = (\Control_FSM|Selector11~0_combout ) # ((\Control_FSM|a_in~1_combout ) # ((\Control_FSM|Selector3~4_combout ) # (\Control_FSM|Selector2~9_combout )))

	.dataa(\Control_FSM|Selector11~0_combout ),
	.datab(\Control_FSM|a_in~1_combout ),
	.datac(\Control_FSM|Selector3~4_combout ),
	.datad(\Control_FSM|Selector2~9_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector3~5 .lut_mask = 16'hFFFE;
defparam \Control_FSM|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N15
cycloneii_lcell_ff \Control_FSM|select[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector3~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [0]));

// Location: LCCOMB_X27_Y24_N4
cycloneii_lcell_comb \MUX|Mux9~3 (
// Equation(s):
// \MUX|Mux9~3_combout  = (\Control_FSM|select [3] & (\MUX|Mux9~2_combout )) # (!\Control_FSM|select [3] & (((!\Control_FSM|select [1] & \Control_FSM|select [0]))))

	.dataa(\MUX|Mux9~2_combout ),
	.datab(\Control_FSM|select [1]),
	.datac(\Control_FSM|select [3]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~3 .lut_mask = 16'hA3A0;
defparam \MUX|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N7
cycloneii_lcell_ff \IR|reg_ry[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ry [2]));

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \MUX|Mux9~4 (
// Equation(s):
// \MUX|Mux9~4_combout  = (!\IR|reg_ry [0] & (!\IR|reg_ry [2] & (\Control_FSM|select [2] & \Control_FSM|select [3])))

	.dataa(\IR|reg_ry [0]),
	.datab(\IR|reg_ry [2]),
	.datac(\Control_FSM|select [2]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~4 .lut_mask = 16'h1000;
defparam \MUX|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneii_lcell_comb \MUX|Mux9~5 (
// Equation(s):
// \MUX|Mux9~5_combout  = (\IR|reg_ry [1] & (!\Control_FSM|select [2] & (\MUX|Mux9~3_combout ))) # (!\IR|reg_ry [1] & ((\MUX|Mux9~4_combout ) # ((!\Control_FSM|select [2] & \MUX|Mux9~3_combout ))))

	.dataa(\IR|reg_ry [1]),
	.datab(\Control_FSM|select [2]),
	.datac(\MUX|Mux9~3_combout ),
	.datad(\MUX|Mux9~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~5 .lut_mask = 16'h7530;
defparam \MUX|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \IR|reg_ry[1]~feeder (
// Equation(s):
// \IR|reg_ry[1]~feeder_combout  = \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\IR|reg_ry[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_ry[1]~feeder .lut_mask = 16'hFF00;
defparam \IR|reg_ry[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \IR|reg_ry[1] (
	.clk(\clock~combout ),
	.datain(\IR|reg_ry[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ry [1]));

// Location: LCCOMB_X27_Y24_N24
cycloneii_lcell_comb \MUX|Mux9~10 (
// Equation(s):
// \MUX|Mux9~10_combout  = (\Control_FSM|select [2] & ((\IR|reg_ry [2]) # ((\IR|reg_ry [1]) # (!\Control_FSM|select [3]))))

	.dataa(\Control_FSM|select [2]),
	.datab(\IR|reg_ry [2]),
	.datac(\IR|reg_ry [1]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~10 .lut_mask = 16'hA8AA;
defparam \MUX|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneii_lcell_comb \MUX|Mux9~31 (
// Equation(s):
// \MUX|Mux9~31_combout  = (\MUX|Mux9~10_combout ) # ((!\Control_FSM|select [3] & ((\Control_FSM|select [0]) # (!\Control_FSM|select [1]))))

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [0]),
	.datac(\MUX|Mux9~10_combout ),
	.datad(\Control_FSM|select [1]),
	.cin(gnd),
	.combout(\MUX|Mux9~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~31 .lut_mask = 16'hF4F5;
defparam \MUX|Mux9~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \MUX|Mux9~12 (
// Equation(s):
// \MUX|Mux9~12_combout  = (\MUX|Mux9~5_combout ) # ((\MUX|Mux9~7_combout  & ((\MUX|Mux9~9_combout ) # (\MUX|Mux9~31_combout ))))

	.dataa(\MUX|Mux9~9_combout ),
	.datab(\MUX|Mux9~7_combout ),
	.datac(\MUX|Mux9~5_combout ),
	.datad(\MUX|Mux9~31_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~12 .lut_mask = 16'hFCF8;
defparam \MUX|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \Control_FSM|Selector18~0 (
// Equation(s):
// \Control_FSM|Selector18~0_combout  = (\run~combout  & ((\Control_FSM|Tstate.T5~regout  & ((\Control_FSM|WideOr1~0_combout ))) # (!\Control_FSM|Tstate.T5~regout  & (\Control_FSM|Selector11~1_combout ))))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\Control_FSM|Selector11~1_combout ),
	.datad(\Control_FSM|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector18~0 .lut_mask = 16'hA820;
defparam \Control_FSM|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \Control_FSM|Selector16~0 (
// Equation(s):
// \Control_FSM|Selector16~0_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & \Control_FSM|Selector18~0_combout ))

	.dataa(vcc),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.datad(\Control_FSM|Selector18~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector16~0 .lut_mask = 16'h3000;
defparam \Control_FSM|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \Control_FSM|Selector16~1 (
// Equation(s):
// \Control_FSM|Selector16~1_combout  = (\Control_FSM|done~regout  & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & ((\Control_FSM|Selector16~0_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|r2_in~regout ) # 
// ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & \Control_FSM|Selector16~0_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.datac(\Control_FSM|r2_in~regout ),
	.datad(\Control_FSM|Selector16~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector16~1 .lut_mask = 16'h7350;
defparam \Control_FSM|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N25
cycloneii_lcell_ff \Control_FSM|r2_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r2_in~regout ));

// Location: LCFF_X27_Y22_N25
cycloneii_lcell_ff \R2|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [0]));

// Location: LCCOMB_X31_Y23_N30
cycloneii_lcell_comb \Control_FSM|Selector17~0 (
// Equation(s):
// \Control_FSM|Selector17~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & \Control_FSM|Selector18~0_combout ))

	.dataa(vcc),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.datad(\Control_FSM|Selector18~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector17~0 .lut_mask = 16'h0C00;
defparam \Control_FSM|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneii_lcell_comb \Control_FSM|Selector17~1 (
// Equation(s):
// \Control_FSM|Selector17~1_combout  = (\Control_FSM|done~regout  & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & ((\Control_FSM|Selector17~0_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|r1_in~regout ) # 
// ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & \Control_FSM|Selector17~0_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(\Control_FSM|r1_in~regout ),
	.datad(\Control_FSM|Selector17~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector17~1 .lut_mask = 16'h7350;
defparam \Control_FSM|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N5
cycloneii_lcell_ff \Control_FSM|r1_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r1_in~regout ));

// Location: LCFF_X27_Y22_N1
cycloneii_lcell_ff \R1|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [0]));

// Location: LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \Control_FSM|Selector18~1 (
// Equation(s):
// \Control_FSM|Selector18~1_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & \Control_FSM|Selector18~0_combout ))

	.dataa(vcc),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.datad(\Control_FSM|Selector18~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector18~1 .lut_mask = 16'h0300;
defparam \Control_FSM|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \Control_FSM|Selector14~0 (
// Equation(s):
// \Control_FSM|Selector14~0_combout  = (\Control_FSM|done~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & ((\Control_FSM|Selector18~1_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|r4_in~regout ) # 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & \Control_FSM|Selector18~1_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(\Control_FSM|r4_in~regout ),
	.datad(\Control_FSM|Selector18~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector14~0 .lut_mask = 16'hDC50;
defparam \Control_FSM|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N17
cycloneii_lcell_ff \Control_FSM|r4_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r4_in~regout ));

// Location: LCFF_X28_Y22_N29
cycloneii_lcell_ff \R4|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [0]));

// Location: LCCOMB_X28_Y24_N16
cycloneii_lcell_comb \R3|data_r[0]~feeder (
// Equation(s):
// \R3|data_r[0]~feeder_combout  = \MUX|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\R3|data_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[0]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \Control_FSM|Selector15~0 (
// Equation(s):
// \Control_FSM|Selector15~0_combout  = (\Control_FSM|done~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & ((\Control_FSM|Selector16~0_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|r3_in~regout ) # 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & \Control_FSM|Selector16~0_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.datac(\Control_FSM|r3_in~regout ),
	.datad(\Control_FSM|Selector16~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector15~0 .lut_mask = 16'hDC50;
defparam \Control_FSM|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N21
cycloneii_lcell_ff \Control_FSM|r3_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r3_in~regout ));

// Location: LCFF_X28_Y24_N17
cycloneii_lcell_ff \R3|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [0]));

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \MUX|Mux9~16 (
// Equation(s):
// \MUX|Mux9~16_combout  = (\Control_FSM|select [1] & (((\Control_FSM|select [2])) # (!\IR|reg_rx [2]))) # (!\Control_FSM|select [1] & (((\Control_FSM|select [2] & \Control_FSM|select [0]))))

	.dataa(\IR|reg_rx [2]),
	.datab(\Control_FSM|select [1]),
	.datac(\Control_FSM|select [2]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~16 .lut_mask = 16'hF4C4;
defparam \MUX|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \MUX|Mux9~17 (
// Equation(s):
// \MUX|Mux9~17_combout  = (\Control_FSM|select [3] & ((\Control_FSM|select [2] & (\IR|reg_ry [2])) # (!\Control_FSM|select [2] & ((!\MUX|Mux9~16_combout ))))) # (!\Control_FSM|select [3] & (((\MUX|Mux9~16_combout ) # (!\Control_FSM|select [2]))))

	.dataa(\IR|reg_ry [2]),
	.datab(\Control_FSM|select [3]),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux9~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~17 .lut_mask = 16'hB38F;
defparam \MUX|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \MUX|Mux9~18 (
// Equation(s):
// \MUX|Mux9~18_combout  = (\MUX|Mux9~15_combout ) # (!\MUX|Mux9~17_combout )

	.dataa(\MUX|Mux9~15_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|Mux9~17_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~18 .lut_mask = 16'hAAFF;
defparam \MUX|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneii_lcell_comb \Control_FSM|Selector13~0 (
// Equation(s):
// \Control_FSM|Selector13~0_combout  = (\Control_FSM|done~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & ((\Control_FSM|Selector17~0_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|r5_in~regout ) # 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & \Control_FSM|Selector17~0_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(\Control_FSM|r5_in~regout ),
	.datad(\Control_FSM|Selector17~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector13~0 .lut_mask = 16'hDC50;
defparam \Control_FSM|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N1
cycloneii_lcell_ff \Control_FSM|r5_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r5_in~regout ));

// Location: LCFF_X28_Y23_N13
cycloneii_lcell_ff \R5|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [0]));

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \Control_FSM|ula[1]~feeder (
// Equation(s):
// \Control_FSM|ula[1]~feeder_combout  = \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|ula[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula[1]~feeder .lut_mask = 16'hFF00;
defparam \Control_FSM|ula[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneii_lcell_comb \Control_FSM|ula[0]~0 (
// Equation(s):
// \Control_FSM|ula[0]~0_combout  = (\Control_FSM|g_in~0_combout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a 
// [14] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\Control_FSM|g_in~0_combout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|ula[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula[0]~0 .lut_mask = 16'h0288;
defparam \Control_FSM|ula[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N15
cycloneii_lcell_ff \Control_FSM|ula[1] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|ula[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|ula[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|ula [1]));

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \Control_FSM|Mux16~0 (
// Equation(s):
// \Control_FSM|Mux16~0_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux16~0 .lut_mask = 16'h0F00;
defparam \Control_FSM|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N1
cycloneii_lcell_ff \Control_FSM|ula[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|ula[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|ula [0]));

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \ALU|Mux16~0 (
// Equation(s):
// \ALU|Mux16~0_combout  = (!\Control_FSM|ula [0]) # (!\Control_FSM|ula [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|ula [1]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~0 .lut_mask = 16'h0FFF;
defparam \ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \ALU|Mux16~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ALU|Mux16~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ALU|Mux16~0clkctrl_outclk ));
// synopsys translate_off
defparam \ALU|Mux16~0clkctrl .clock_type = "global clock";
defparam \ALU|Mux16~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneii_lcell_comb \ALU|reg_alu[0] (
// Equation(s):
// \ALU|reg_alu [0] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|Add0~5_combout )) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|reg_alu [0])))

	.dataa(\ALU|Add0~5_combout ),
	.datab(\ALU|reg_alu [0]),
	.datac(vcc),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [0]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[0] .lut_mask = 16'hAACC;
defparam \ALU|reg_alu[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneii_lcell_comb \Control_FSM|g_in~0 (
// Equation(s):
// \Control_FSM|g_in~0_combout  = (\run~combout  & \Control_FSM|Tstate.T4~regout )

	.dataa(\run~combout ),
	.datab(vcc),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|g_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|g_in~0 .lut_mask = 16'hA0A0;
defparam \Control_FSM|g_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \Control_FSM|g_in~1 (
// Equation(s):
// \Control_FSM|g_in~1_combout  = (\Control_FSM|done~regout  & (\Control_FSM|a_in~0_combout  & ((\Control_FSM|g_in~0_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|g_in~regout ) # ((\Control_FSM|a_in~0_combout  & \Control_FSM|g_in~0_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\Control_FSM|a_in~0_combout ),
	.datac(\Control_FSM|g_in~regout ),
	.datad(\Control_FSM|g_in~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|g_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|g_in~1 .lut_mask = 16'hDC50;
defparam \Control_FSM|g_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N17
cycloneii_lcell_ff \Control_FSM|g_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|g_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|g_in~regout ));

// Location: LCFF_X28_Y24_N1
cycloneii_lcell_ff \G|g_reg[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [0]));

// Location: LCCOMB_X31_Y23_N2
cycloneii_lcell_comb \Control_FSM|dout_in~0 (
// Equation(s):
// \Control_FSM|dout_in~0_combout  = (\run~combout  & ((\Control_FSM|wren~0_combout ) # ((!\Control_FSM|done~regout  & \Control_FSM|dout_in~regout )))) # (!\run~combout  & (!\Control_FSM|done~regout  & (\Control_FSM|dout_in~regout )))

	.dataa(\run~combout ),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|dout_in~regout ),
	.datad(\Control_FSM|wren~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|dout_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|dout_in~0 .lut_mask = 16'hBA30;
defparam \Control_FSM|dout_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N3
cycloneii_lcell_ff \Control_FSM|dout_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|dout_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|dout_in~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \Control_FSM|dout_in~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Control_FSM|dout_in~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Control_FSM|dout_in~clkctrl_outclk ));
// synopsys translate_off
defparam \Control_FSM|dout_in~clkctrl .clock_type = "global clock";
defparam \Control_FSM|dout_in~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \DOUT|dout_reg[0] (
// Equation(s):
// \DOUT|dout_reg [0] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [0]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [0]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [0]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [0]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[0] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \ADDR|reg_addr[0] (
// Equation(s):
// \ADDR|reg_addr [0] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [0]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [0]))

	.dataa(\Control_FSM|addr_in~clkctrl_outclk ),
	.datab(\ADDR|reg_addr [0]),
	.datac(vcc),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [0]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[0] .lut_mask = 16'hEE44;
defparam \ADDR|reg_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N19
cycloneii_lcell_ff \R1|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [1]));

// Location: LCFF_X24_Y21_N9
cycloneii_lcell_ff \IR|reg_rx[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_rx [1]));

// Location: LCCOMB_X27_Y24_N28
cycloneii_lcell_comb \MUX|Mux9~8 (
// Equation(s):
// \MUX|Mux9~8_combout  = (!\Control_FSM|select [2] & \Control_FSM|select [3])

	.dataa(\Control_FSM|select [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~8 .lut_mask = 16'h5500;
defparam \MUX|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneii_lcell_comb \MUX|Mux9~9 (
// Equation(s):
// \MUX|Mux9~9_combout  = (\MUX|Mux9~8_combout  & ((\IR|reg_rx [2]) # ((\IR|reg_rx [1]) # (!\Control_FSM|select [1]))))

	.dataa(\IR|reg_rx [2]),
	.datab(\Control_FSM|select [1]),
	.datac(\IR|reg_rx [1]),
	.datad(\MUX|Mux9~8_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~9 .lut_mask = 16'hFB00;
defparam \MUX|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneii_lcell_comb \MUX|Mux9~24 (
// Equation(s):
// \MUX|Mux9~24_combout  = (!\MUX|Mux9~5_combout  & ((\MUX|Mux9~11_combout ) # ((\MUX|Mux9~9_combout ) # (\MUX|Mux9~10_combout ))))

	.dataa(\MUX|Mux9~11_combout ),
	.datab(\MUX|Mux9~9_combout ),
	.datac(\MUX|Mux9~10_combout ),
	.datad(\MUX|Mux9~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~24 .lut_mask = 16'h00FE;
defparam \MUX|Mux9~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \MUX|Mux3~4 (
// Equation(s):
// \MUX|Mux3~4_combout  = (\MUX|Mux9~12_combout  & ((\R0|data_r [1]) # ((\MUX|Mux9~24_combout )))) # (!\MUX|Mux9~12_combout  & (((\R1|data_r [1] & !\MUX|Mux9~24_combout ))))

	.dataa(\R0|data_r [1]),
	.datab(\MUX|Mux9~12_combout ),
	.datac(\R1|data_r [1]),
	.datad(\MUX|Mux9~24_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~4 .lut_mask = 16'hCCB8;
defparam \MUX|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \MUX|Mux9~20 (
// Equation(s):
// \MUX|Mux9~20_combout  = (!\Control_FSM|select [2] & (!\IR|reg_rx [1] & (\Control_FSM|select [1] & \Control_FSM|select [3])))

	.dataa(\Control_FSM|select [2]),
	.datab(\IR|reg_rx [1]),
	.datac(\Control_FSM|select [1]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~20 .lut_mask = 16'h1000;
defparam \MUX|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \MUX|Mux9~19 (
// Equation(s):
// \MUX|Mux9~19_combout  = (\Control_FSM|select [2] & ((\Control_FSM|select [3] & (!\IR|reg_ry [1])) # (!\Control_FSM|select [3] & ((!\Control_FSM|select [0])))))

	.dataa(\Control_FSM|select [2]),
	.datab(\IR|reg_ry [1]),
	.datac(\Control_FSM|select [3]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~19 .lut_mask = 16'h202A;
defparam \MUX|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \MUX|Mux9~21 (
// Equation(s):
// \MUX|Mux9~21_combout  = ((!\MUX|Mux9~15_combout  & ((\MUX|Mux9~20_combout ) # (\MUX|Mux9~19_combout )))) # (!\MUX|Mux9~17_combout )

	.dataa(\MUX|Mux9~15_combout ),
	.datab(\MUX|Mux9~20_combout ),
	.datac(\MUX|Mux9~19_combout ),
	.datad(\MUX|Mux9~17_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~21 .lut_mask = 16'h54FF;
defparam \MUX|Mux9~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N21
cycloneii_lcell_ff \R5|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [1]));

// Location: LCFF_X28_Y23_N23
cycloneii_lcell_ff \R4|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [1]));

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \MUX|Mux9~23 (
// Equation(s):
// \MUX|Mux9~23_combout  = (\Control_FSM|select [3] & (!\Control_FSM|select [1] & !\Control_FSM|select [2]))

	.dataa(\Control_FSM|select [3]),
	.datab(vcc),
	.datac(\Control_FSM|select [1]),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\MUX|Mux9~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~23 .lut_mask = 16'h000A;
defparam \MUX|Mux9~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneii_lcell_comb \Control_FSM|ir_in~0 (
// Equation(s):
// \Control_FSM|ir_in~0_combout  = (\Control_FSM|Tstate.T2~regout  & ((\run~combout ) # ((!\Control_FSM|done~regout  & \Control_FSM|ir_in~regout )))) # (!\Control_FSM|Tstate.T2~regout  & (!\Control_FSM|done~regout  & (\Control_FSM|ir_in~regout )))

	.dataa(\Control_FSM|Tstate.T2~regout ),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|ir_in~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|ir_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ir_in~0 .lut_mask = 16'hBA30;
defparam \Control_FSM|ir_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N23
cycloneii_lcell_ff \Control_FSM|ir_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|ir_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|ir_in~regout ));

// Location: LCFF_X27_Y23_N17
cycloneii_lcell_ff \IR|reg_ir[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [1]));

// Location: LCCOMB_X31_Y23_N12
cycloneii_lcell_comb \Control_FSM|Selector4~0 (
// Equation(s):
// \Control_FSM|Selector4~0_combout  = (\Control_FSM|addr_in~regout  & !\Control_FSM|done~regout )

	.dataa(vcc),
	.datab(\Control_FSM|addr_in~regout ),
	.datac(vcc),
	.datad(\Control_FSM|done~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector4~0 .lut_mask = 16'h00CC;
defparam \Control_FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneii_lcell_comb \Control_FSM|Selector4~1 (
// Equation(s):
// \Control_FSM|Selector4~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\Control_FSM|Tstate.T3~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] $ (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a 
// [14]))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector4~1 .lut_mask = 16'h0880;
defparam \Control_FSM|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \Control_FSM|Selector4~2 (
// Equation(s):
// \Control_FSM|Selector4~2_combout  = (\Control_FSM|Selector4~0_combout ) # ((\run~combout  & ((\Control_FSM|Selector4~1_combout ) # (!\Control_FSM|Tstate.000~regout ))))

	.dataa(\Control_FSM|Tstate.000~regout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Selector4~0_combout ),
	.datad(\Control_FSM|Selector4~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector4~2 .lut_mask = 16'hFCF4;
defparam \Control_FSM|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N1
cycloneii_lcell_ff \Control_FSM|addr_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector4~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|addr_in~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \Control_FSM|addr_in~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Control_FSM|addr_in~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Control_FSM|addr_in~clkctrl_outclk ));
// synopsys translate_off
defparam \Control_FSM|addr_in~clkctrl .clock_type = "global clock";
defparam \Control_FSM|addr_in~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X24_Y21_N13
cycloneii_lcell_ff \IR|reg_rx[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_rx [2]));

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \MUX|Mux50~1 (
// Equation(s):
// \MUX|Mux50~1_combout  = (\Control_FSM|select [0] & (((!\IR|reg_rx [2]) # (!\IR|reg_rx [1])) # (!\IR|reg_rx [0])))

	.dataa(\Control_FSM|select [0]),
	.datab(\IR|reg_rx [0]),
	.datac(\IR|reg_rx [1]),
	.datad(\IR|reg_rx [2]),
	.cin(gnd),
	.combout(\MUX|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux50~1 .lut_mask = 16'h2AAA;
defparam \MUX|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N27
cycloneii_lcell_ff \IR|reg_ry[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ry [0]));

// Location: LCFF_X24_Y21_N11
cycloneii_lcell_ff \IR|reg_ry[3] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ry [3]));

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \MUX|Mux47~0 (
// Equation(s):
// \MUX|Mux47~0_combout  = (\IR|reg_ry [3]) # ((\IR|reg_ry [2] & (\IR|reg_ry [0] & \IR|reg_ry [1])))

	.dataa(\IR|reg_ry [2]),
	.datab(\IR|reg_ry [0]),
	.datac(\IR|reg_ry [3]),
	.datad(\IR|reg_ry [1]),
	.cin(gnd),
	.combout(\MUX|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux47~0 .lut_mask = 16'hF8F0;
defparam \MUX|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \MUX|Mux50~0 (
// Equation(s):
// \MUX|Mux50~0_combout  = ((!\Control_FSM|select [1] & (!\Control_FSM|select [0] & !\MUX|Mux47~0_combout ))) # (!\Control_FSM|select [3])

	.dataa(\Control_FSM|select [1]),
	.datab(\Control_FSM|select [3]),
	.datac(\Control_FSM|select [0]),
	.datad(\MUX|Mux47~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux50~0 .lut_mask = 16'h3337;
defparam \MUX|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \MUX|Mux50~2 (
// Equation(s):
// \MUX|Mux50~2_combout  = (\MUX|Mux50~0_combout ) # ((!\Control_FSM|select [2] & ((\MUX|Mux50~1_combout ) # (!\Control_FSM|select [1]))))

	.dataa(\Control_FSM|select [2]),
	.datab(\MUX|Mux50~1_combout ),
	.datac(\Control_FSM|select [1]),
	.datad(\MUX|Mux50~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux50~2 .lut_mask = 16'hFF45;
defparam \MUX|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \MUX|Mux50~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\MUX|Mux50~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MUX|Mux50~2clkctrl_outclk ));
// synopsys translate_off
defparam \MUX|Mux50~2clkctrl .clock_type = "global clock";
defparam \MUX|Mux50~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X27_Y22_N5
cycloneii_lcell_ff \R2|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [2]));

// Location: LCFF_X27_Y22_N29
cycloneii_lcell_ff \R1|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [2]));

// Location: LCFF_X28_Y23_N9
cycloneii_lcell_ff \R4|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [2]));

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \Control_FSM|a_in~2 (
// Equation(s):
// \Control_FSM|a_in~2_combout  = (\Control_FSM|a_in~1_combout ) # ((!\Control_FSM|done~regout  & \Control_FSM|a_in~regout ))

	.dataa(\Control_FSM|done~regout ),
	.datab(vcc),
	.datac(\Control_FSM|a_in~regout ),
	.datad(\Control_FSM|a_in~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|a_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|a_in~2 .lut_mask = 16'hFF50;
defparam \Control_FSM|a_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N27
cycloneii_lcell_ff \Control_FSM|a_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|a_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|a_in~regout ));

// Location: LCFF_X29_Y22_N11
cycloneii_lcell_ff \A|reg_a[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [2]));

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = \MUX|buswires [2] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [2]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N5
cycloneii_lcell_ff \A|reg_a[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [1]));

// Location: LCFF_X29_Y22_N9
cycloneii_lcell_ff \A|reg_a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [0]));

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_cout  = CARRY(\Control_FSM|ula [0])

	.dataa(\Control_FSM|ula [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|Add0~2_cout ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h00AA;
defparam \ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \ALU|Add0~11 (
// Equation(s):
// \ALU|Add0~11_combout  = (\A|reg_a [2] & ((\ALU|Add0~10_combout  & (\ALU|Add0~8  & VCC)) # (!\ALU|Add0~10_combout  & (!\ALU|Add0~8 )))) # (!\A|reg_a [2] & ((\ALU|Add0~10_combout  & (!\ALU|Add0~8 )) # (!\ALU|Add0~10_combout  & ((\ALU|Add0~8 ) # (GND)))))
// \ALU|Add0~12  = CARRY((\A|reg_a [2] & (!\ALU|Add0~10_combout  & !\ALU|Add0~8 )) # (!\A|reg_a [2] & ((!\ALU|Add0~8 ) # (!\ALU|Add0~10_combout ))))

	.dataa(\A|reg_a [2]),
	.datab(\ALU|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~8 ),
	.combout(\ALU|Add0~11_combout ),
	.cout(\ALU|Add0~12 ));
// synopsys translate_off
defparam \ALU|Add0~11 .lut_mask = 16'h9617;
defparam \ALU|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneii_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [2] & (\A|reg_a [2]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~11_combout ))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\MUX|buswires [2]),
	.datac(\A|reg_a [2]),
	.datad(\ALU|Add0~11_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~13 .lut_mask = 16'hD580;
defparam \ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneii_lcell_comb \ALU|reg_alu[2] (
// Equation(s):
// \ALU|reg_alu [2] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~13_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [2]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [2]),
	.datac(\ALU|Add0~13_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [2]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[2] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N29
cycloneii_lcell_ff \G|g_reg[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [2]));

// Location: LCFF_X27_Y23_N5
cycloneii_lcell_ff \IR|reg_ir[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [2]));

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \MUX|Mux6~0 (
// Equation(s):
// \MUX|Mux6~0_combout  = (\MUX|Mux9~22_combout  & (\MUX|Mux9~23_combout )) # (!\MUX|Mux9~22_combout  & ((\MUX|Mux9~23_combout  & ((\COUNTER_R7|r7 [2]))) # (!\MUX|Mux9~23_combout  & (\IR|reg_ir [2]))))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\MUX|Mux9~23_combout ),
	.datac(\IR|reg_ir [2]),
	.datad(\COUNTER_R7|r7 [2]),
	.cin(gnd),
	.combout(\MUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~0 .lut_mask = 16'hDC98;
defparam \MUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N11
cycloneii_lcell_ff \R1|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [3]));

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \MUX|Mux9~29 (
// Equation(s):
// \MUX|Mux9~29_combout  = (\MUX|Mux9~24_combout  & (((\MUX|Mux9~12_combout )))) # (!\MUX|Mux9~24_combout  & ((\MUX|Mux9~12_combout  & (\R0|data_r [3])) # (!\MUX|Mux9~12_combout  & ((\R1|data_r [3])))))

	.dataa(\R0|data_r [3]),
	.datab(\MUX|Mux9~24_combout ),
	.datac(\R1|data_r [3]),
	.datad(\MUX|Mux9~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~29 .lut_mask = 16'hEE30;
defparam \MUX|Mux9~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N29
cycloneii_lcell_ff \R5|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [3]));

// Location: LCFF_X28_Y23_N27
cycloneii_lcell_ff \R4|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [3]));

// Location: LCFF_X29_Y22_N7
cycloneii_lcell_ff \A|reg_a[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [3]));

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \ALU|Add0~15 (
// Equation(s):
// \ALU|Add0~15_combout  = ((\ALU|Add0~14_combout  $ (\A|reg_a [3] $ (!\ALU|Add0~12 )))) # (GND)
// \ALU|Add0~16  = CARRY((\ALU|Add0~14_combout  & ((\A|reg_a [3]) # (!\ALU|Add0~12 ))) # (!\ALU|Add0~14_combout  & (\A|reg_a [3] & !\ALU|Add0~12 )))

	.dataa(\ALU|Add0~14_combout ),
	.datab(\A|reg_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~12 ),
	.combout(\ALU|Add0~15_combout ),
	.cout(\ALU|Add0~16 ));
// synopsys translate_off
defparam \ALU|Add0~15 .lut_mask = 16'h698E;
defparam \ALU|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_combout  = (\Control_FSM|ula [1] & (\A|reg_a [3] & (\MUX|buswires [3]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~15_combout ))))

	.dataa(\A|reg_a [3]),
	.datab(\MUX|buswires [3]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Add0~15_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~17 .lut_mask = 16'h8F80;
defparam \ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \ALU|reg_alu[3] (
// Equation(s):
// \ALU|reg_alu [3] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|Add0~17_combout )) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|reg_alu [3])))

	.dataa(vcc),
	.datab(\ALU|Add0~17_combout ),
	.datac(\ALU|reg_alu [3]),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [3]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[3] .lut_mask = 16'hCCF0;
defparam \ALU|reg_alu[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N9
cycloneii_lcell_ff \G|g_reg[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [3]));

// Location: LCFF_X27_Y23_N1
cycloneii_lcell_ff \IR|reg_ir[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [3]));

// Location: LCFF_X27_Y22_N17
cycloneii_lcell_ff \R2|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [4]));

// Location: LCFF_X27_Y22_N13
cycloneii_lcell_ff \R1|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [4]));

// Location: LCFF_X28_Y22_N23
cycloneii_lcell_ff \R4|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [4]));

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = \MUX|buswires [4] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(\MUX|buswires [4]),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h33CC;
defparam \ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \ALU|Add0~19 (
// Equation(s):
// \ALU|Add0~19_combout  = (\A|reg_a [4] & ((\ALU|Add0~18_combout  & (\ALU|Add0~16  & VCC)) # (!\ALU|Add0~18_combout  & (!\ALU|Add0~16 )))) # (!\A|reg_a [4] & ((\ALU|Add0~18_combout  & (!\ALU|Add0~16 )) # (!\ALU|Add0~18_combout  & ((\ALU|Add0~16 ) # 
// (GND)))))
// \ALU|Add0~20  = CARRY((\A|reg_a [4] & (!\ALU|Add0~18_combout  & !\ALU|Add0~16 )) # (!\A|reg_a [4] & ((!\ALU|Add0~16 ) # (!\ALU|Add0~18_combout ))))

	.dataa(\A|reg_a [4]),
	.datab(\ALU|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~16 ),
	.combout(\ALU|Add0~19_combout ),
	.cout(\ALU|Add0~20 ));
// synopsys translate_off
defparam \ALU|Add0~19 .lut_mask = 16'h9617;
defparam \ALU|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_combout  = (\Control_FSM|ula [1] & (\A|reg_a [4] & (\MUX|buswires [4]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~19_combout ))))

	.dataa(\A|reg_a [4]),
	.datab(\MUX|buswires [4]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Add0~19_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~21 .lut_mask = 16'h8F80;
defparam \ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \ALU|reg_alu[4] (
// Equation(s):
// \ALU|reg_alu [4] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~21_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [4]))

	.dataa(\ALU|reg_alu [4]),
	.datab(vcc),
	.datac(\ALU|Add0~21_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [4]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[4] .lut_mask = 16'hF0AA;
defparam \ALU|reg_alu[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N11
cycloneii_lcell_ff \G|g_reg[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [4]));

// Location: LCFF_X24_Y22_N29
cycloneii_lcell_ff \R1|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [5]));

// Location: LCCOMB_X31_Y23_N18
cycloneii_lcell_comb \Control_FSM|Selector18~2 (
// Equation(s):
// \Control_FSM|Selector18~2_combout  = (\Control_FSM|done~regout  & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & ((\Control_FSM|Selector18~1_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|r0_in~regout ) # 
// ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & \Control_FSM|Selector18~1_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(\Control_FSM|r0_in~regout ),
	.datad(\Control_FSM|Selector18~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector18~2 .lut_mask = 16'h7350;
defparam \Control_FSM|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N19
cycloneii_lcell_ff \Control_FSM|r0_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector18~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r0_in~regout ));

// Location: LCFF_X25_Y22_N1
cycloneii_lcell_ff \R0|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [5]));

// Location: LCCOMB_X28_Y24_N20
cycloneii_lcell_comb \MUX|Mux15~1 (
// Equation(s):
// \MUX|Mux15~1_combout  = (\MUX|Mux15~0_combout  & ((\R1|data_r [5]) # ((\R0|data_r [5] & \MUX|Mux9~5_combout )))) # (!\MUX|Mux15~0_combout  & (((\R0|data_r [5] & \MUX|Mux9~5_combout ))))

	.dataa(\MUX|Mux15~0_combout ),
	.datab(\R1|data_r [5]),
	.datac(\R0|data_r [5]),
	.datad(\MUX|Mux9~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~1 .lut_mask = 16'hF888;
defparam \MUX|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N13
cycloneii_lcell_ff \R2|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [5]));

// Location: LCFF_X28_Y22_N1
cycloneii_lcell_ff \R4|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [5]));

// Location: LCFF_X23_Y22_N29
cycloneii_lcell_ff \R3|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [5]));

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \MUX|Mux9~14 (
// Equation(s):
// \MUX|Mux9~14_combout  = (\Control_FSM|select [1] & (!\IR|reg_rx [1] & !\IR|reg_rx [0]))

	.dataa(\Control_FSM|select [1]),
	.datab(vcc),
	.datac(\IR|reg_rx [1]),
	.datad(\IR|reg_rx [0]),
	.cin(gnd),
	.combout(\MUX|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~14 .lut_mask = 16'h000A;
defparam \MUX|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \MUX|Mux9~13 (
// Equation(s):
// \MUX|Mux9~13_combout  = (\Control_FSM|select [3] & (!\IR|reg_ry [0] & ((!\IR|reg_ry [1])))) # (!\Control_FSM|select [3] & (((!\Control_FSM|select [1]))))

	.dataa(\IR|reg_ry [0]),
	.datab(\Control_FSM|select [1]),
	.datac(\IR|reg_ry [1]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~13 .lut_mask = 16'h0533;
defparam \MUX|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \MUX|Mux9~15 (
// Equation(s):
// \MUX|Mux9~15_combout  = (\Control_FSM|select [2] & (((\MUX|Mux9~13_combout )))) # (!\Control_FSM|select [2] & (\Control_FSM|select [3] & (\MUX|Mux9~14_combout )))

	.dataa(\Control_FSM|select [2]),
	.datab(\Control_FSM|select [3]),
	.datac(\MUX|Mux9~14_combout ),
	.datad(\MUX|Mux9~13_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~15 .lut_mask = 16'hEA40;
defparam \MUX|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \MUX|Mux24~0 (
// Equation(s):
// \MUX|Mux24~0_combout  = (\MUX|Mux9~7_combout ) # ((\MUX|Mux9~17_combout  & \MUX|Mux9~15_combout ))

	.dataa(\MUX|Mux9~17_combout ),
	.datab(vcc),
	.datac(\MUX|Mux9~7_combout ),
	.datad(\MUX|Mux9~15_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~0 .lut_mask = 16'hFAF0;
defparam \MUX|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \MUX|Mux24~1 (
// Equation(s):
// \MUX|Mux24~1_combout  = (\MUX|Mux9~23_combout ) # ((\MUX|Mux9~20_combout ) # (\MUX|Mux9~19_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux9~23_combout ),
	.datac(\MUX|Mux9~20_combout ),
	.datad(\MUX|Mux9~19_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~1 .lut_mask = 16'hFFFC;
defparam \MUX|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N23
cycloneii_lcell_ff \R5|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [5]));

// Location: LCCOMB_X27_Y24_N12
cycloneii_lcell_comb \MUX|Mux24~2 (
// Equation(s):
// \MUX|Mux24~2_combout  = (\Control_FSM|select [2]) # ((\Control_FSM|select [1] & \Control_FSM|select [3]))

	.dataa(\Control_FSM|select [2]),
	.datab(\Control_FSM|select [1]),
	.datac(vcc),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~2 .lut_mask = 16'hEEAA;
defparam \MUX|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneii_lcell_comb \MUX|Mux15~2 (
// Equation(s):
// \MUX|Mux15~2_combout  = (\MUX|Mux24~2_combout  & (((\R5|data_r [5])))) # (!\MUX|Mux24~2_combout  & (\G|g_reg [5] & (\Control_FSM|select [0])))

	.dataa(\G|g_reg [5]),
	.datab(\Control_FSM|select [0]),
	.datac(\R5|data_r [5]),
	.datad(\MUX|Mux24~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~2 .lut_mask = 16'hF088;
defparam \MUX|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N29
cycloneii_lcell_ff \IR|reg_ir[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [5]));

// Location: LCFF_X28_Y22_N15
cycloneii_lcell_ff \R0|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [6]));

// Location: LCCOMB_X28_Y24_N6
cycloneii_lcell_comb \MUX|Mux15~0 (
// Equation(s):
// \MUX|Mux15~0_combout  = (!\MUX|Mux9~11_combout  & (!\MUX|Mux9~10_combout  & (!\MUX|Mux9~9_combout  & !\MUX|Mux9~5_combout )))

	.dataa(\MUX|Mux9~11_combout ),
	.datab(\MUX|Mux9~10_combout ),
	.datac(\MUX|Mux9~9_combout ),
	.datad(\MUX|Mux9~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~0 .lut_mask = 16'h0001;
defparam \MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneii_lcell_comb \MUX|Mux18~0 (
// Equation(s):
// \MUX|Mux18~0_combout  = (\R1|data_r [6] & ((\MUX|Mux15~0_combout ) # ((\MUX|Mux9~5_combout  & \R0|data_r [6])))) # (!\R1|data_r [6] & (\MUX|Mux9~5_combout  & (\R0|data_r [6])))

	.dataa(\R1|data_r [6]),
	.datab(\MUX|Mux9~5_combout ),
	.datac(\R0|data_r [6]),
	.datad(\MUX|Mux15~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~0 .lut_mask = 16'hEAC0;
defparam \MUX|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \MUX|Mux24~3 (
// Equation(s):
// \MUX|Mux24~3_combout  = (!\MUX|Mux9~7_combout  & \MUX|Mux9~17_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|Mux9~7_combout ),
	.datad(\MUX|Mux9~17_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~3 .lut_mask = 16'h0F00;
defparam \MUX|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N21
cycloneii_lcell_ff \R4|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [6]));

// Location: LCCOMB_X27_Y24_N2
cycloneii_lcell_comb \MUX|Mux24~4 (
// Equation(s):
// \MUX|Mux24~4_combout  = (!\MUX|Mux24~2_combout  & ((\Control_FSM|select [0]) # (!\MUX|Mux24~1_combout )))

	.dataa(\MUX|Mux24~2_combout ),
	.datab(\Control_FSM|select [0]),
	.datac(vcc),
	.datad(\MUX|Mux24~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~4 .lut_mask = 16'h4455;
defparam \MUX|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N21
cycloneii_lcell_ff \IR|reg_ir[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [6]));

// Location: LCFF_X27_Y24_N1
cycloneii_lcell_ff \R5|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [6]));

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \R0|data_r[7]~feeder (
// Equation(s):
// \R0|data_r[7]~feeder_combout  = \MUX|buswires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\R0|data_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r[7]~feeder .lut_mask = 16'hFF00;
defparam \R0|data_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N21
cycloneii_lcell_ff \R0|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [7]));

// Location: LCCOMB_X28_Y24_N30
cycloneii_lcell_comb \MUX|Mux21~0 (
// Equation(s):
// \MUX|Mux21~0_combout  = (\R1|data_r [7] & ((\MUX|Mux15~0_combout ) # ((\MUX|Mux9~5_combout  & \R0|data_r [7])))) # (!\R1|data_r [7] & (\MUX|Mux9~5_combout  & (\R0|data_r [7])))

	.dataa(\R1|data_r [7]),
	.datab(\MUX|Mux9~5_combout ),
	.datac(\R0|data_r [7]),
	.datad(\MUX|Mux15~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~0 .lut_mask = 16'hEAC0;
defparam \MUX|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N19
cycloneii_lcell_ff \R4|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [7]));

// Location: LCFF_X27_Y21_N17
cycloneii_lcell_ff \R3|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [7]));

// Location: LCFF_X27_Y21_N27
cycloneii_lcell_ff \IR|reg_ir[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [7]));

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \DOUT|dout_reg[1] (
// Equation(s):
// \DOUT|dout_reg [1] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [1]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [1]))

	.dataa(\DOUT|dout_reg [1]),
	.datab(\Control_FSM|dout_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [1]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[1] .lut_mask = 16'hEE22;
defparam \DOUT|dout_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \DOUT|dout_reg[2] (
// Equation(s):
// \DOUT|dout_reg [2] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [2]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [2]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [2]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [2]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[2] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \DOUT|dout_reg[3] (
// Equation(s):
// \DOUT|dout_reg [3] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [3]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [3]))

	.dataa(\DOUT|dout_reg [3]),
	.datab(\Control_FSM|dout_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [3]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [3]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[3] .lut_mask = 16'hEE22;
defparam \DOUT|dout_reg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \DOUT|dout_reg[4] (
// Equation(s):
// \DOUT|dout_reg [4] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [4]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [4]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [4]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [4]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [4]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[4] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \DOUT|dout_reg[5] (
// Equation(s):
// \DOUT|dout_reg [5] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [5]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [5]))

	.dataa(\DOUT|dout_reg [5]),
	.datab(\Control_FSM|dout_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [5]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [5]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[5] .lut_mask = 16'hEE22;
defparam \DOUT|dout_reg[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \DOUT|dout_reg[6] (
// Equation(s):
// \DOUT|dout_reg [6] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [6]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [6]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [6]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [6]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[6] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \DOUT|dout_reg[7] (
// Equation(s):
// \DOUT|dout_reg [7] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [7]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [7]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [7]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [7]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[7] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N15
cycloneii_lcell_ff \R2|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [8]));

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \MUX|Mux24~8 (
// Equation(s):
// \MUX|Mux24~8_combout  = (\MUX|Mux24~0_combout  & (((\MUX|Mux24~3_combout ) # (\R2|data_r [8])))) # (!\MUX|Mux24~0_combout  & (\R3|data_r [8] & (!\MUX|Mux24~3_combout )))

	.dataa(\R3|data_r [8]),
	.datab(\MUX|Mux24~0_combout ),
	.datac(\MUX|Mux24~3_combout ),
	.datad(\R2|data_r [8]),
	.cin(gnd),
	.combout(\MUX|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~8 .lut_mask = 16'hCEC2;
defparam \MUX|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N17
cycloneii_lcell_ff \IR|reg_ir[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [8]));

// Location: LCFF_X27_Y24_N7
cycloneii_lcell_ff \R5|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [8]));

// Location: LCCOMB_X27_Y24_N6
cycloneii_lcell_comb \MUX|Mux24~6 (
// Equation(s):
// \MUX|Mux24~6_combout  = (\MUX|Mux24~1_combout  & (((\R5|data_r [8] & \MUX|Mux24~2_combout )))) # (!\MUX|Mux24~1_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [8]) # ((!\MUX|Mux24~2_combout ))))

	.dataa(\MEM_DADOS|altsyncram_component|auto_generated|q_a [8]),
	.datab(\MUX|Mux24~1_combout ),
	.datac(\R5|data_r [8]),
	.datad(\MUX|Mux24~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~6 .lut_mask = 16'hE233;
defparam \MUX|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \MUX|Mux24~7 (
// Equation(s):
// \MUX|Mux24~7_combout  = (\MUX|Mux24~4_combout  & ((\MUX|Mux24~6_combout  & ((\IR|reg_ir [8]))) # (!\MUX|Mux24~6_combout  & (\G|g_reg [8])))) # (!\MUX|Mux24~4_combout  & (((\MUX|Mux24~6_combout ))))

	.dataa(\G|g_reg [8]),
	.datab(\MUX|Mux24~4_combout ),
	.datac(\IR|reg_ir [8]),
	.datad(\MUX|Mux24~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~7 .lut_mask = 16'hF388;
defparam \MUX|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \MUX|Mux24~9 (
// Equation(s):
// \MUX|Mux24~9_combout  = (\MUX|Mux24~8_combout  & ((\R4|data_r [8]) # ((!\MUX|Mux24~3_combout )))) # (!\MUX|Mux24~8_combout  & (((\MUX|Mux24~3_combout  & \MUX|Mux24~7_combout ))))

	.dataa(\R4|data_r [8]),
	.datab(\MUX|Mux24~8_combout ),
	.datac(\MUX|Mux24~3_combout ),
	.datad(\MUX|Mux24~7_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~9 .lut_mask = 16'hBC8C;
defparam \MUX|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \MUX|Mux24~10 (
// Equation(s):
// \MUX|Mux24~10_combout  = (\MUX|Mux24~5_combout ) # ((\MUX|Mux9~24_combout  & \MUX|Mux24~9_combout ))

	.dataa(\MUX|Mux24~5_combout ),
	.datab(\MUX|Mux9~24_combout ),
	.datac(vcc),
	.datad(\MUX|Mux24~9_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~10 .lut_mask = 16'hEEAA;
defparam \MUX|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \MUX|buswires[8] (
// Equation(s):
// \MUX|buswires [8] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|Mux24~10_combout )) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|buswires [8])))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(\MUX|Mux24~10_combout ),
	.datac(vcc),
	.datad(\MUX|buswires [8]),
	.cin(gnd),
	.combout(\MUX|buswires [8]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[8] .lut_mask = 16'hDD88;
defparam \MUX|buswires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \DOUT|dout_reg[8] (
// Equation(s):
// \DOUT|dout_reg [8] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [8]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [8]))

	.dataa(\DOUT|dout_reg [8]),
	.datab(\Control_FSM|dout_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [8]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [8]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[8] .lut_mask = 16'hEE22;
defparam \DOUT|dout_reg[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \MUX|Mux9~2 (
// Equation(s):
// \MUX|Mux9~2_combout  = (\Control_FSM|select [1] & (!\IR|reg_rx [1] & (!\IR|reg_rx [2] & !\IR|reg_rx [0])))

	.dataa(\Control_FSM|select [1]),
	.datab(\IR|reg_rx [1]),
	.datac(\IR|reg_rx [2]),
	.datad(\IR|reg_rx [0]),
	.cin(gnd),
	.combout(\MUX|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~2 .lut_mask = 16'h0002;
defparam \MUX|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \MUX|Mux42~14 (
// Equation(s):
// \MUX|Mux42~14_combout  = (!\IR|reg_ry [0] & (!\IR|reg_ry [1] & (!\IR|reg_ry [2] & \Control_FSM|select [3])))

	.dataa(\IR|reg_ry [0]),
	.datab(\IR|reg_ry [1]),
	.datac(\IR|reg_ry [2]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~14 .lut_mask = 16'h0100;
defparam \MUX|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \MUX|Mux42~15 (
// Equation(s):
// \MUX|Mux42~15_combout  = (\Control_FSM|select [2] & (((!\MUX|Mux42~14_combout )))) # (!\Control_FSM|select [2] & (!\MUX|Mux9~2_combout  & ((\Control_FSM|select [3]))))

	.dataa(\Control_FSM|select [2]),
	.datab(\MUX|Mux9~2_combout ),
	.datac(\MUX|Mux42~14_combout ),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~15 .lut_mask = 16'h1B0A;
defparam \MUX|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \MUX|Mux42~16 (
// Equation(s):
// \MUX|Mux42~16_combout  = (\MUX|Mux42~15_combout ) # ((!\Control_FSM|select [3] & ((\Control_FSM|select [1]) # (!\Control_FSM|select [0]))))

	.dataa(\Control_FSM|select [0]),
	.datab(\Control_FSM|select [1]),
	.datac(\MUX|Mux42~15_combout ),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~16 .lut_mask = 16'hF0FD;
defparam \MUX|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneii_lcell_comb \R3|data_r[9]~feeder (
// Equation(s):
// \R3|data_r[9]~feeder_combout  = \MUX|buswires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [9]),
	.cin(gnd),
	.combout(\R3|data_r[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[9]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N17
cycloneii_lcell_ff \R3|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [9]));

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \MUX|Mux42~3 (
// Equation(s):
// \MUX|Mux42~3_combout  = (\Control_FSM|select [3] & (((\IR|reg_ry [2])))) # (!\Control_FSM|select [3] & ((\Control_FSM|select [1]) # ((\Control_FSM|select [0]))))

	.dataa(\Control_FSM|select [1]),
	.datab(\IR|reg_ry [2]),
	.datac(\Control_FSM|select [3]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~3 .lut_mask = 16'hCFCA;
defparam \MUX|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \MUX|Mux42~4 (
// Equation(s):
// \MUX|Mux42~4_combout  = (\Control_FSM|select [2] & (((\MUX|Mux42~3_combout )))) # (!\Control_FSM|select [2] & ((\IR|reg_rx [2]) # ((!\Control_FSM|select [1]))))

	.dataa(\Control_FSM|select [2]),
	.datab(\IR|reg_rx [2]),
	.datac(\Control_FSM|select [1]),
	.datad(\MUX|Mux42~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~4 .lut_mask = 16'hEF45;
defparam \MUX|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \MUX|Mux27~0 (
// Equation(s):
// \MUX|Mux27~0_combout  = (\R3|data_r [9]) # (\MUX|Mux42~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R3|data_r [9]),
	.datad(\MUX|Mux42~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~0 .lut_mask = 16'hFFF0;
defparam \MUX|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneii_lcell_comb \MUX|Mux42~1 (
// Equation(s):
// \MUX|Mux42~1_combout  = (\Control_FSM|select [2] & (((!\IR|reg_ry [2] & \Control_FSM|select [3])))) # (!\Control_FSM|select [2] & (\Control_FSM|select [1]))

	.dataa(\Control_FSM|select [2]),
	.datab(\Control_FSM|select [1]),
	.datac(\IR|reg_ry [2]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~1 .lut_mask = 16'h4E44;
defparam \MUX|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneii_lcell_comb \MUX|Mux42~0 (
// Equation(s):
// \MUX|Mux42~0_combout  = (\Control_FSM|select [3] & ((\IR|reg_rx [2]) # ((\IR|reg_rx [1])))) # (!\Control_FSM|select [3] & (((\Control_FSM|select [0]))))

	.dataa(\IR|reg_rx [2]),
	.datab(\IR|reg_rx [1]),
	.datac(\Control_FSM|select [3]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~0 .lut_mask = 16'hEFE0;
defparam \MUX|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneii_lcell_comb \MUX|Mux42~2 (
// Equation(s):
// \MUX|Mux42~2_combout  = ((\Control_FSM|select [2] & (\IR|reg_ry [1])) # (!\Control_FSM|select [2] & ((\MUX|Mux42~0_combout )))) # (!\MUX|Mux42~1_combout )

	.dataa(\IR|reg_ry [1]),
	.datab(\MUX|Mux42~1_combout ),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux42~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~2 .lut_mask = 16'hBFB3;
defparam \MUX|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \MUX|Mux42~5 (
// Equation(s):
// \MUX|Mux42~5_combout  = (\Control_FSM|select [2] & (((!\IR|reg_ry [1])))) # (!\Control_FSM|select [2] & ((\MUX|Mux9~6_combout ) # ((!\MUX|Mux42~0_combout ))))

	.dataa(\Control_FSM|select [2]),
	.datab(\MUX|Mux9~6_combout ),
	.datac(\IR|reg_ry [1]),
	.datad(\MUX|Mux42~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~5 .lut_mask = 16'h4E5F;
defparam \MUX|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \MUX|Mux42~6 (
// Equation(s):
// \MUX|Mux42~6_combout  = (\MUX|Mux42~1_combout  & ((\MUX|Mux42~5_combout ) # ((!\IR|reg_ry [0] & \Control_FSM|select [2]))))

	.dataa(\IR|reg_ry [0]),
	.datab(\MUX|Mux42~1_combout ),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux42~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~6 .lut_mask = 16'hCC40;
defparam \MUX|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \MUX|Mux27~1 (
// Equation(s):
// \MUX|Mux27~1_combout  = (\MUX|Mux42~6_combout  & (\R1|data_r [9] & ((!\MUX|Mux42~2_combout )))) # (!\MUX|Mux42~6_combout  & (((\MUX|Mux27~0_combout ))))

	.dataa(\R1|data_r [9]),
	.datab(\MUX|Mux27~0_combout ),
	.datac(\MUX|Mux42~2_combout ),
	.datad(\MUX|Mux42~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~1 .lut_mask = 16'h0ACC;
defparam \MUX|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N25
cycloneii_lcell_ff \R2|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [9]));

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \MUX|Mux42~7 (
// Equation(s):
// \MUX|Mux42~7_combout  = (\MUX|Mux42~6_combout  & (\MUX|Mux42~2_combout )) # (!\MUX|Mux42~6_combout  & ((\MUX|Mux42~4_combout )))

	.dataa(\MUX|Mux42~2_combout ),
	.datab(\MUX|Mux42~4_combout ),
	.datac(vcc),
	.datad(\MUX|Mux42~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~7 .lut_mask = 16'hAACC;
defparam \MUX|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \MUX|Mux27~4 (
// Equation(s):
// \MUX|Mux27~4_combout  = (\MUX|Mux27~1_combout  & ((\MUX|Mux27~3_combout ) # ((!\MUX|Mux42~7_combout )))) # (!\MUX|Mux27~1_combout  & (((\R2|data_r [9] & \MUX|Mux42~7_combout ))))

	.dataa(\MUX|Mux27~3_combout ),
	.datab(\MUX|Mux27~1_combout ),
	.datac(\R2|data_r [9]),
	.datad(\MUX|Mux42~7_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~4 .lut_mask = 16'hB8CC;
defparam \MUX|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \MUX|Mux27~5 (
// Equation(s):
// \MUX|Mux27~5_combout  = (\MUX|Mux42~16_combout  & ((\MUX|Mux27~4_combout ))) # (!\MUX|Mux42~16_combout  & (\R0|data_r [9]))

	.dataa(\R0|data_r [9]),
	.datab(vcc),
	.datac(\MUX|Mux42~16_combout ),
	.datad(\MUX|Mux27~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~5 .lut_mask = 16'hFA0A;
defparam \MUX|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \MUX|buswires[9] (
// Equation(s):
// \MUX|buswires [9] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux27~5_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [9]))

	.dataa(vcc),
	.datab(\MUX|buswires [9]),
	.datac(\MUX|Mux50~2clkctrl_outclk ),
	.datad(\MUX|Mux27~5_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [9]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[9] .lut_mask = 16'hFC0C;
defparam \MUX|buswires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \DOUT|dout_reg[9] (
// Equation(s):
// \DOUT|dout_reg [9] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [9]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [9]))

	.dataa(\DOUT|dout_reg [9]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [9]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [9]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[9] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \MUX|buswires[10] (
// Equation(s):
// \MUX|buswires [10] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|Mux30~5_combout )) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|buswires [10])))

	.dataa(\MUX|Mux30~5_combout ),
	.datab(vcc),
	.datac(\MUX|buswires [10]),
	.datad(\MUX|Mux50~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [10]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[10] .lut_mask = 16'hAAF0;
defparam \MUX|buswires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \DOUT|dout_reg[10] (
// Equation(s):
// \DOUT|dout_reg [10] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [10]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [10]))

	.dataa(\DOUT|dout_reg [10]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [10]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[10] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N31
cycloneii_lcell_ff \R2|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [11]));

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \ALU|reg_alu[11] (
// Equation(s):
// \ALU|reg_alu [11] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|Add0~49_combout )) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|reg_alu [11])))

	.dataa(\ALU|Add0~49_combout ),
	.datab(\ALU|reg_alu [11]),
	.datac(vcc),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [11]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[11] .lut_mask = 16'hAACC;
defparam \ALU|reg_alu[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N3
cycloneii_lcell_ff \G|g_reg[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [11]));

// Location: LCFF_X25_Y24_N31
cycloneii_lcell_ff \R0|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [12]));

// Location: LCCOMB_X24_Y24_N8
cycloneii_lcell_comb \R2|data_r[12]~feeder (
// Equation(s):
// \R2|data_r[12]~feeder_combout  = \MUX|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\R2|data_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|data_r[12]~feeder .lut_mask = 16'hFF00;
defparam \R2|data_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N9
cycloneii_lcell_ff \R2|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R2|data_r[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [12]));

// Location: LCCOMB_X24_Y24_N4
cycloneii_lcell_comb \R1|data_r[12]~feeder (
// Equation(s):
// \R1|data_r[12]~feeder_combout  = \MUX|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\R1|data_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[12]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N5
cycloneii_lcell_ff \R1|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [12]));

// Location: LCCOMB_X24_Y24_N16
cycloneii_lcell_comb \MUX|Mux36~0 (
// Equation(s):
// \MUX|Mux36~0_combout  = (\MUX|Mux42~2_combout  & (\R2|data_r [12])) # (!\MUX|Mux42~2_combout  & ((\R1|data_r [12])))

	.dataa(vcc),
	.datab(\R2|data_r [12]),
	.datac(\R1|data_r [12]),
	.datad(\MUX|Mux42~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~0 .lut_mask = 16'hCCF0;
defparam \MUX|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneii_lcell_comb \MUX|Mux36~1 (
// Equation(s):
// \MUX|Mux36~1_combout  = (\MUX|Mux42~6_combout  & (\MUX|Mux36~0_combout )) # (!\MUX|Mux42~6_combout  & ((\MUX|Mux42~4_combout )))

	.dataa(\MUX|Mux42~6_combout ),
	.datab(vcc),
	.datac(\MUX|Mux36~0_combout ),
	.datad(\MUX|Mux42~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~1 .lut_mask = 16'hF5A0;
defparam \MUX|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N29
cycloneii_lcell_ff \R3|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [12]));

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \MUX|Mux42~8 (
// Equation(s):
// \MUX|Mux42~8_combout  = (\Control_FSM|select [3] & (((\IR|reg_ry [1])))) # (!\Control_FSM|select [3] & (\Control_FSM|select [1] & ((\Control_FSM|select [0]))))

	.dataa(\Control_FSM|select [1]),
	.datab(\Control_FSM|select [3]),
	.datac(\IR|reg_ry [1]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~8 .lut_mask = 16'hE2C0;
defparam \MUX|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \MUX|Mux42~9 (
// Equation(s):
// \MUX|Mux42~9_combout  = (\Control_FSM|select [2] & (((\MUX|Mux42~8_combout )))) # (!\Control_FSM|select [2] & (((\IR|reg_rx [1])) # (!\Control_FSM|select [1])))

	.dataa(\Control_FSM|select [1]),
	.datab(\IR|reg_rx [1]),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux42~8_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~9 .lut_mask = 16'hFD0D;
defparam \MUX|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \MUX|Mux42~11 (
// Equation(s):
// \MUX|Mux42~11_combout  = (\Control_FSM|select [3] & ((\IR|reg_ry [1]) # (!\IR|reg_ry [0])))

	.dataa(vcc),
	.datab(\IR|reg_ry [1]),
	.datac(\IR|reg_ry [0]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~11 .lut_mask = 16'hCF00;
defparam \MUX|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \MUX|Mux42~10 (
// Equation(s):
// \MUX|Mux42~10_combout  = (!\Control_FSM|select [2] & (\Control_FSM|select [1] & ((\IR|reg_rx [1]) # (!\IR|reg_rx [0]))))

	.dataa(\IR|reg_rx [0]),
	.datab(\Control_FSM|select [2]),
	.datac(\IR|reg_rx [1]),
	.datad(\Control_FSM|select [1]),
	.cin(gnd),
	.combout(\MUX|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~10 .lut_mask = 16'h3100;
defparam \MUX|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneii_lcell_comb \MUX|Mux9~11 (
// Equation(s):
// \MUX|Mux9~11_combout  = (!\Control_FSM|select [3] & ((\Control_FSM|select [0]) # (!\Control_FSM|select [1])))

	.dataa(\Control_FSM|select [1]),
	.datab(vcc),
	.datac(\Control_FSM|select [3]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~11 .lut_mask = 16'h0F05;
defparam \MUX|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneii_lcell_comb \MUX|Mux42~12 (
// Equation(s):
// \MUX|Mux42~12_combout  = (\MUX|Mux42~10_combout ) # ((\Control_FSM|select [2] & ((\MUX|Mux42~11_combout ) # (\MUX|Mux9~11_combout ))))

	.dataa(\Control_FSM|select [2]),
	.datab(\MUX|Mux42~11_combout ),
	.datac(\MUX|Mux42~10_combout ),
	.datad(\MUX|Mux9~11_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~12 .lut_mask = 16'hFAF8;
defparam \MUX|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneii_lcell_comb \MUX|Mux42~13 (
// Equation(s):
// \MUX|Mux42~13_combout  = (\MUX|Mux42~9_combout  & ((\Control_FSM|select [0]) # (\MUX|Mux42~12_combout )))

	.dataa(\Control_FSM|select [0]),
	.datab(\MUX|Mux42~9_combout ),
	.datac(vcc),
	.datad(\MUX|Mux42~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~13 .lut_mask = 16'hCC88;
defparam \MUX|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N23
cycloneii_lcell_ff \A|reg_a[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [13]));

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \ALU|Add0~50 (
// Equation(s):
// \ALU|Add0~50_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [12])

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(vcc),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\ALU|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~50 .lut_mask = 16'h33CC;
defparam \ALU|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \ALU|Add0~46 (
// Equation(s):
// \ALU|Add0~46_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [11])

	.dataa(\Control_FSM|ula [0]),
	.datab(\MUX|buswires [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~46 .lut_mask = 16'h6666;
defparam \ALU|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \ALU|Add0~42 (
// Equation(s):
// \ALU|Add0~42_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [10])

	.dataa(\Control_FSM|ula [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\ALU|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~42 .lut_mask = 16'h55AA;
defparam \ALU|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \ALU|Add0~38 (
// Equation(s):
// \ALU|Add0~38_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [9])

	.dataa(\Control_FSM|ula [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [9]),
	.cin(gnd),
	.combout(\ALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~38 .lut_mask = 16'h55AA;
defparam \ALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N19
cycloneii_lcell_ff \A|reg_a[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [8]));

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \A|reg_a[7]~feeder (
// Equation(s):
// \A|reg_a[7]~feeder_combout  = \MUX|buswires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\A|reg_a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|reg_a[7]~feeder .lut_mask = 16'hFF00;
defparam \A|reg_a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N27
cycloneii_lcell_ff \A|reg_a[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\A|reg_a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [7]));

// Location: LCFF_X29_Y22_N13
cycloneii_lcell_ff \A|reg_a[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [6]));

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \ALU|Add0~22 (
// Equation(s):
// \ALU|Add0~22_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [5])

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(\MUX|buswires [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~22 .lut_mask = 16'h3C3C;
defparam \ALU|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \ALU|Add0~55 (
// Equation(s):
// \ALU|Add0~55_combout  = ((\ALU|Add0~54_combout  $ (\A|reg_a [13] $ (!\ALU|Add0~52 )))) # (GND)
// \ALU|Add0~56  = CARRY((\ALU|Add0~54_combout  & ((\A|reg_a [13]) # (!\ALU|Add0~52 ))) # (!\ALU|Add0~54_combout  & (\A|reg_a [13] & !\ALU|Add0~52 )))

	.dataa(\ALU|Add0~54_combout ),
	.datab(\A|reg_a [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~52 ),
	.combout(\ALU|Add0~55_combout ),
	.cout(\ALU|Add0~56 ));
// synopsys translate_off
defparam \ALU|Add0~55 .lut_mask = 16'h698E;
defparam \ALU|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \ALU|Add0~57 (
// Equation(s):
// \ALU|Add0~57_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [13] & (\A|reg_a [13]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~55_combout ))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\MUX|buswires [13]),
	.datac(\A|reg_a [13]),
	.datad(\ALU|Add0~55_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~57 .lut_mask = 16'hD580;
defparam \ALU|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \ALU|reg_alu[13] (
// Equation(s):
// \ALU|reg_alu [13] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~57_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [13]))

	.dataa(\ALU|reg_alu [13]),
	.datab(\ALU|Add0~57_combout ),
	.datac(vcc),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [13]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[13] .lut_mask = 16'hCCAA;
defparam \ALU|reg_alu[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N5
cycloneii_lcell_ff \G|g_reg[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [13]));

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \R0|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [14]));

// Location: LCFF_X24_Y23_N3
cycloneii_lcell_ff \R3|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [14]));

// Location: LCFF_X28_Y22_N19
cycloneii_lcell_ff \R0|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [15]));

// Location: LCFF_X24_Y23_N27
cycloneii_lcell_ff \R5|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [15]));

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \MUX|Mux45~2 (
// Equation(s):
// \MUX|Mux45~2_combout  = (\MUX|Mux42~9_combout  & (((\MUX|Mux42~12_combout )))) # (!\MUX|Mux42~9_combout  & ((\MUX|Mux42~12_combout  & (\R4|data_r [15])) # (!\MUX|Mux42~12_combout  & ((\R5|data_r [15])))))

	.dataa(\R4|data_r [15]),
	.datab(\MUX|Mux42~9_combout ),
	.datac(\R5|data_r [15]),
	.datad(\MUX|Mux42~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~2 .lut_mask = 16'hEE30;
defparam \MUX|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \MUX|Mux45~3 (
// Equation(s):
// \MUX|Mux45~3_combout  = (\MUX|Mux42~13_combout  & ((\MUX|Mux45~2_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [15]))) # (!\MUX|Mux45~2_combout  & (\G|g_reg [15])))) # (!\MUX|Mux42~13_combout  & (((\MUX|Mux45~2_combout ))))

	.dataa(\G|g_reg [15]),
	.datab(\MEM_DADOS|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MUX|Mux42~13_combout ),
	.datad(\MUX|Mux45~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~3 .lut_mask = 16'hCFA0;
defparam \MUX|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \R2|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [15]));

// Location: LCFF_X23_Y22_N25
cycloneii_lcell_ff \R3|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [15]));

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \MUX|Mux45~0 (
// Equation(s):
// \MUX|Mux45~0_combout  = (\R3|data_r [15]) # (\MUX|Mux42~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R3|data_r [15]),
	.datad(\MUX|Mux42~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~0 .lut_mask = 16'hFFF0;
defparam \MUX|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N11
cycloneii_lcell_ff \R1|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [15]));

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \MUX|Mux45~1 (
// Equation(s):
// \MUX|Mux45~1_combout  = (\MUX|Mux42~6_combout  & (!\MUX|Mux42~2_combout  & ((\R1|data_r [15])))) # (!\MUX|Mux42~6_combout  & (((\MUX|Mux45~0_combout ))))

	.dataa(\MUX|Mux42~2_combout ),
	.datab(\MUX|Mux45~0_combout ),
	.datac(\R1|data_r [15]),
	.datad(\MUX|Mux42~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~1 .lut_mask = 16'h50CC;
defparam \MUX|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \MUX|Mux45~4 (
// Equation(s):
// \MUX|Mux45~4_combout  = (\MUX|Mux42~7_combout  & ((\MUX|Mux45~1_combout  & (\MUX|Mux45~3_combout )) # (!\MUX|Mux45~1_combout  & ((\R2|data_r [15]))))) # (!\MUX|Mux42~7_combout  & (((\MUX|Mux45~1_combout ))))

	.dataa(\MUX|Mux42~7_combout ),
	.datab(\MUX|Mux45~3_combout ),
	.datac(\R2|data_r [15]),
	.datad(\MUX|Mux45~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~4 .lut_mask = 16'hDDA0;
defparam \MUX|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \MUX|Mux45~5 (
// Equation(s):
// \MUX|Mux45~5_combout  = (\MUX|Mux42~16_combout  & ((\MUX|Mux45~4_combout ))) # (!\MUX|Mux42~16_combout  & (\R0|data_r [15]))

	.dataa(\MUX|Mux42~16_combout ),
	.datab(\R0|data_r [15]),
	.datac(vcc),
	.datad(\MUX|Mux45~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~5 .lut_mask = 16'hEE44;
defparam \MUX|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \MUX|buswires[15] (
// Equation(s):
// \MUX|buswires [15] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|Mux45~5_combout )) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|buswires [15])))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(vcc),
	.datac(\MUX|Mux45~5_combout ),
	.datad(\MUX|buswires [15]),
	.cin(gnd),
	.combout(\MUX|buswires [15]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[15] .lut_mask = 16'hF5A0;
defparam \MUX|buswires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \DOUT|dout_reg[15] (
// Equation(s):
// \DOUT|dout_reg [15] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [15]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [15]))

	.dataa(\DOUT|dout_reg [15]),
	.datab(\Control_FSM|dout_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [15]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [15]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[15] .lut_mask = 16'hEE22;
defparam \DOUT|dout_reg[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N15
cycloneii_lcell_ff \A|reg_a[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [14]));

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \ALU|Add0~58 (
// Equation(s):
// \ALU|Add0~58_combout  = \Control_FSM|ula [0] $ (\MUX|buswires [14])

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(vcc),
	.datad(\MUX|buswires [14]),
	.cin(gnd),
	.combout(\ALU|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~58 .lut_mask = 16'h33CC;
defparam \ALU|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \ALU|Add0~61 (
// Equation(s):
// \ALU|Add0~61_combout  = (\Control_FSM|ula [1] & (\MUX|buswires [14] & (\A|reg_a [14]))) # (!\Control_FSM|ula [1] & (((\ALU|Add0~59_combout ))))

	.dataa(\MUX|buswires [14]),
	.datab(\A|reg_a [14]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Add0~59_combout ),
	.cin(gnd),
	.combout(\ALU|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~61 .lut_mask = 16'h8F80;
defparam \ALU|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \ALU|reg_alu[14] (
// Equation(s):
// \ALU|reg_alu [14] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Add0~61_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [14]))

	.dataa(\ALU|reg_alu [14]),
	.datab(vcc),
	.datac(\ALU|Add0~61_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [14]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[14] .lut_mask = 16'hF0AA;
defparam \ALU|reg_alu[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N7
cycloneii_lcell_ff \G|g_reg[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [14]));

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \MUX|Mux42~20 (
// Equation(s):
// \MUX|Mux42~20_combout  = (\MUX|Mux42~19_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [14]) # ((!\MUX|Mux42~13_combout )))) # (!\MUX|Mux42~19_combout  & (((\MUX|Mux42~13_combout  & \G|g_reg [14]))))

	.dataa(\MUX|Mux42~19_combout ),
	.datab(\MEM_DADOS|altsyncram_component|auto_generated|q_a [14]),
	.datac(\MUX|Mux42~13_combout ),
	.datad(\G|g_reg [14]),
	.cin(gnd),
	.combout(\MUX|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~20 .lut_mask = 16'hDA8A;
defparam \MUX|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneii_lcell_comb \MUX|Mux42~21 (
// Equation(s):
// \MUX|Mux42~21_combout  = (\MUX|Mux42~18_combout  & ((\MUX|Mux42~6_combout ) # ((\MUX|Mux42~20_combout )))) # (!\MUX|Mux42~18_combout  & (!\MUX|Mux42~6_combout  & (\R3|data_r [14])))

	.dataa(\MUX|Mux42~18_combout ),
	.datab(\MUX|Mux42~6_combout ),
	.datac(\R3|data_r [14]),
	.datad(\MUX|Mux42~20_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~21 .lut_mask = 16'hBA98;
defparam \MUX|Mux42~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneii_lcell_comb \MUX|Mux42~22 (
// Equation(s):
// \MUX|Mux42~22_combout  = (\MUX|Mux42~16_combout  & ((\MUX|Mux42~21_combout ))) # (!\MUX|Mux42~16_combout  & (\R0|data_r [14]))

	.dataa(\MUX|Mux42~16_combout ),
	.datab(\R0|data_r [14]),
	.datac(vcc),
	.datad(\MUX|Mux42~21_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~22 .lut_mask = 16'hEE44;
defparam \MUX|Mux42~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \MUX|buswires[14] (
// Equation(s):
// \MUX|buswires [14] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|Mux42~22_combout )) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|buswires [14])))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(vcc),
	.datac(\MUX|Mux42~22_combout ),
	.datad(\MUX|buswires [14]),
	.cin(gnd),
	.combout(\MUX|buswires [14]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[14] .lut_mask = 16'hF5A0;
defparam \MUX|buswires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \DOUT|dout_reg[14] (
// Equation(s):
// \DOUT|dout_reg [14] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [14]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [14]))

	.dataa(\DOUT|dout_reg [14]),
	.datab(\Control_FSM|dout_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [14]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [14]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[14] .lut_mask = 16'hEE22;
defparam \DOUT|dout_reg[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \MUX|Mux39~3 (
// Equation(s):
// \MUX|Mux39~3_combout  = (\MUX|Mux39~2_combout  & (((\MEM_DADOS|altsyncram_component|auto_generated|q_a [13])) # (!\MUX|Mux42~13_combout ))) # (!\MUX|Mux39~2_combout  & (\MUX|Mux42~13_combout  & (\G|g_reg [13])))

	.dataa(\MUX|Mux39~2_combout ),
	.datab(\MUX|Mux42~13_combout ),
	.datac(\G|g_reg [13]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\MUX|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~3 .lut_mask = 16'hEA62;
defparam \MUX|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N9
cycloneii_lcell_ff \R2|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [13]));

// Location: LCFF_X24_Y22_N7
cycloneii_lcell_ff \R1|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [13]));

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \R3|data_r[13]~feeder (
// Equation(s):
// \R3|data_r[13]~feeder_combout  = \MUX|buswires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [13]),
	.cin(gnd),
	.combout(\R3|data_r[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[13]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N23
cycloneii_lcell_ff \R3|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [13]));

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \MUX|Mux39~0 (
// Equation(s):
// \MUX|Mux39~0_combout  = (\R3|data_r [13]) # (\MUX|Mux42~4_combout )

	.dataa(vcc),
	.datab(\R3|data_r [13]),
	.datac(vcc),
	.datad(\MUX|Mux42~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~0 .lut_mask = 16'hFFCC;
defparam \MUX|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneii_lcell_comb \MUX|Mux39~1 (
// Equation(s):
// \MUX|Mux39~1_combout  = (\MUX|Mux42~6_combout  & (!\MUX|Mux42~2_combout  & (\R1|data_r [13]))) # (!\MUX|Mux42~6_combout  & (((\MUX|Mux39~0_combout ))))

	.dataa(\MUX|Mux42~2_combout ),
	.datab(\R1|data_r [13]),
	.datac(\MUX|Mux39~0_combout ),
	.datad(\MUX|Mux42~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~1 .lut_mask = 16'h44F0;
defparam \MUX|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \MUX|Mux39~4 (
// Equation(s):
// \MUX|Mux39~4_combout  = (\MUX|Mux42~7_combout  & ((\MUX|Mux39~1_combout  & (\MUX|Mux39~3_combout )) # (!\MUX|Mux39~1_combout  & ((\R2|data_r [13]))))) # (!\MUX|Mux42~7_combout  & (((\MUX|Mux39~1_combout ))))

	.dataa(\MUX|Mux42~7_combout ),
	.datab(\MUX|Mux39~3_combout ),
	.datac(\R2|data_r [13]),
	.datad(\MUX|Mux39~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~4 .lut_mask = 16'hDDA0;
defparam \MUX|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N17
cycloneii_lcell_ff \R0|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [13]));

// Location: LCCOMB_X24_Y22_N4
cycloneii_lcell_comb \MUX|Mux39~5 (
// Equation(s):
// \MUX|Mux39~5_combout  = (\MUX|Mux42~16_combout  & (\MUX|Mux39~4_combout )) # (!\MUX|Mux42~16_combout  & ((\R0|data_r [13])))

	.dataa(vcc),
	.datab(\MUX|Mux42~16_combout ),
	.datac(\MUX|Mux39~4_combout ),
	.datad(\R0|data_r [13]),
	.cin(gnd),
	.combout(\MUX|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~5 .lut_mask = 16'hF3C0;
defparam \MUX|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \MUX|buswires[13] (
// Equation(s):
// \MUX|buswires [13] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux39~5_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [13]))

	.dataa(\MUX|buswires [13]),
	.datab(\MUX|Mux39~5_combout ),
	.datac(vcc),
	.datad(\MUX|Mux50~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [13]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[13] .lut_mask = 16'hCCAA;
defparam \MUX|buswires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \DOUT|dout_reg[13] (
// Equation(s):
// \DOUT|dout_reg [13] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\MUX|buswires [13])) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\DOUT|dout_reg [13])))

	.dataa(vcc),
	.datab(\Control_FSM|dout_in~clkctrl_outclk ),
	.datac(\MUX|buswires [13]),
	.datad(\DOUT|dout_reg [13]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [13]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[13] .lut_mask = 16'hF3C0;
defparam \DOUT|dout_reg[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneii_lcell_comb \R5|data_r[12]~feeder (
// Equation(s):
// \R5|data_r[12]~feeder_combout  = \MUX|buswires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\R5|data_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R5|data_r[12]~feeder .lut_mask = 16'hFF00;
defparam \R5|data_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N25
cycloneii_lcell_ff \R5|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R5|data_r[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [12]));

// Location: LCCOMB_X24_Y24_N24
cycloneii_lcell_comb \MUX|Mux36~2 (
// Equation(s):
// \MUX|Mux36~2_combout  = (\MUX|Mux42~9_combout  & (((\MUX|Mux42~12_combout )))) # (!\MUX|Mux42~9_combout  & ((\MUX|Mux42~12_combout  & (\R4|data_r [12])) # (!\MUX|Mux42~12_combout  & ((\R5|data_r [12])))))

	.dataa(\R4|data_r [12]),
	.datab(\R5|data_r [12]),
	.datac(\MUX|Mux42~9_combout ),
	.datad(\MUX|Mux42~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~2 .lut_mask = 16'hFA0C;
defparam \MUX|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \MUX|Mux36~3 (
// Equation(s):
// \MUX|Mux36~3_combout  = (\MUX|Mux42~13_combout  & ((\MUX|Mux36~2_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [12]))) # (!\MUX|Mux36~2_combout  & (\G|g_reg [12])))) # (!\MUX|Mux42~13_combout  & (((\MUX|Mux36~2_combout ))))

	.dataa(\G|g_reg [12]),
	.datab(\MUX|Mux42~13_combout ),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [12]),
	.datad(\MUX|Mux36~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~3 .lut_mask = 16'hF388;
defparam \MUX|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneii_lcell_comb \MUX|Mux36~4 (
// Equation(s):
// \MUX|Mux36~4_combout  = (\MUX|Mux42~6_combout  & (\MUX|Mux36~1_combout )) # (!\MUX|Mux42~6_combout  & ((\MUX|Mux36~1_combout  & ((\MUX|Mux36~3_combout ))) # (!\MUX|Mux36~1_combout  & (\R3|data_r [12]))))

	.dataa(\MUX|Mux42~6_combout ),
	.datab(\MUX|Mux36~1_combout ),
	.datac(\R3|data_r [12]),
	.datad(\MUX|Mux36~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~4 .lut_mask = 16'hDC98;
defparam \MUX|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \MUX|Mux36~5 (
// Equation(s):
// \MUX|Mux36~5_combout  = (\MUX|Mux42~16_combout  & ((\MUX|Mux36~4_combout ))) # (!\MUX|Mux42~16_combout  & (\R0|data_r [12]))

	.dataa(vcc),
	.datab(\R0|data_r [12]),
	.datac(\MUX|Mux42~16_combout ),
	.datad(\MUX|Mux36~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~5 .lut_mask = 16'hFC0C;
defparam \MUX|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \MUX|buswires[12] (
// Equation(s):
// \MUX|buswires [12] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux36~5_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [12]))

	.dataa(vcc),
	.datab(\MUX|buswires [12]),
	.datac(\MUX|Mux36~5_combout ),
	.datad(\MUX|Mux50~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [12]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[12] .lut_mask = 16'hF0CC;
defparam \MUX|buswires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \DOUT|dout_reg[12] (
// Equation(s):
// \DOUT|dout_reg [12] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [12]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [12]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [12]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [12]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[12] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneii_lcell_comb \MUX|Mux33~3 (
// Equation(s):
// \MUX|Mux33~3_combout  = (\MUX|Mux33~2_combout  & (((\MEM_DADOS|altsyncram_component|auto_generated|q_a [11]) # (!\MUX|Mux42~13_combout )))) # (!\MUX|Mux33~2_combout  & (\G|g_reg [11] & ((\MUX|Mux42~13_combout ))))

	.dataa(\MUX|Mux33~2_combout ),
	.datab(\G|g_reg [11]),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [11]),
	.datad(\MUX|Mux42~13_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~3 .lut_mask = 16'hE4AA;
defparam \MUX|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \MUX|Mux33~4 (
// Equation(s):
// \MUX|Mux33~4_combout  = (\MUX|Mux33~1_combout  & (((\MUX|Mux33~3_combout ) # (!\MUX|Mux42~7_combout )))) # (!\MUX|Mux33~1_combout  & (\R2|data_r [11] & ((\MUX|Mux42~7_combout ))))

	.dataa(\MUX|Mux33~1_combout ),
	.datab(\R2|data_r [11]),
	.datac(\MUX|Mux33~3_combout ),
	.datad(\MUX|Mux42~7_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~4 .lut_mask = 16'hE4AA;
defparam \MUX|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneii_lcell_comb \MUX|Mux33~5 (
// Equation(s):
// \MUX|Mux33~5_combout  = (\MUX|Mux42~16_combout  & ((\MUX|Mux33~4_combout ))) # (!\MUX|Mux42~16_combout  & (\R0|data_r [11]))

	.dataa(\R0|data_r [11]),
	.datab(\MUX|Mux42~16_combout ),
	.datac(vcc),
	.datad(\MUX|Mux33~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~5 .lut_mask = 16'hEE22;
defparam \MUX|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \MUX|buswires[11] (
// Equation(s):
// \MUX|buswires [11] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|Mux33~5_combout )) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|buswires [11])))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(vcc),
	.datac(\MUX|Mux33~5_combout ),
	.datad(\MUX|buswires [11]),
	.cin(gnd),
	.combout(\MUX|buswires [11]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[11] .lut_mask = 16'hF5A0;
defparam \MUX|buswires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \DOUT|dout_reg[11] (
// Equation(s):
// \DOUT|dout_reg [11] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [11]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [11]))

	.dataa(\DOUT|dout_reg [11]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [11]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [11]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[11] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \MUX|Mux21~2 (
// Equation(s):
// \MUX|Mux21~2_combout  = (\MUX|Mux24~2_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [7]))) # (!\MUX|Mux24~2_combout  & (\IR|reg_ir [7]))

	.dataa(vcc),
	.datab(\MUX|Mux24~2_combout ),
	.datac(\IR|reg_ir [7]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\MUX|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~2 .lut_mask = 16'hFC30;
defparam \MUX|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \MUX|Mux21~3 (
// Equation(s):
// \MUX|Mux21~3_combout  = (\MUX|Mux24~1_combout  & (\MUX|Mux21~1_combout )) # (!\MUX|Mux24~1_combout  & ((\MUX|Mux21~2_combout )))

	.dataa(\MUX|Mux21~1_combout ),
	.datab(\MUX|Mux24~1_combout ),
	.datac(vcc),
	.datad(\MUX|Mux21~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~3 .lut_mask = 16'hBB88;
defparam \MUX|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \MUX|Mux21~4 (
// Equation(s):
// \MUX|Mux21~4_combout  = (\MUX|Mux24~3_combout  & ((\MUX|Mux24~0_combout ) # ((\MUX|Mux21~3_combout )))) # (!\MUX|Mux24~3_combout  & (!\MUX|Mux24~0_combout  & (\R3|data_r [7])))

	.dataa(\MUX|Mux24~3_combout ),
	.datab(\MUX|Mux24~0_combout ),
	.datac(\R3|data_r [7]),
	.datad(\MUX|Mux21~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~4 .lut_mask = 16'hBA98;
defparam \MUX|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \MUX|Mux21~5 (
// Equation(s):
// \MUX|Mux21~5_combout  = (\MUX|Mux24~0_combout  & ((\MUX|Mux21~4_combout  & ((\R4|data_r [7]))) # (!\MUX|Mux21~4_combout  & (\R2|data_r [7])))) # (!\MUX|Mux24~0_combout  & (((\MUX|Mux21~4_combout ))))

	.dataa(\R2|data_r [7]),
	.datab(\MUX|Mux24~0_combout ),
	.datac(\R4|data_r [7]),
	.datad(\MUX|Mux21~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~5 .lut_mask = 16'hF388;
defparam \MUX|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \MUX|Mux21~6 (
// Equation(s):
// \MUX|Mux21~6_combout  = (\MUX|Mux21~0_combout ) # ((\MUX|Mux9~24_combout  & \MUX|Mux21~5_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux9~24_combout ),
	.datac(\MUX|Mux21~0_combout ),
	.datad(\MUX|Mux21~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~6 .lut_mask = 16'hFCF0;
defparam \MUX|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \MUX|buswires[7] (
// Equation(s):
// \MUX|buswires [7] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux21~6_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [7]))

	.dataa(vcc),
	.datab(\MUX|buswires [7]),
	.datac(\MUX|Mux21~6_combout ),
	.datad(\MUX|Mux50~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [7]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[7] .lut_mask = 16'hF0CC;
defparam \MUX|buswires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \ADDR|reg_addr[7] (
// Equation(s):
// \ADDR|reg_addr [7] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [7]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [7]))

	.dataa(vcc),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(\ADDR|reg_addr [7]),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [7]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[7] .lut_mask = 16'hFC30;
defparam \ADDR|reg_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneii_lcell_comb \MUX|Mux18~1 (
// Equation(s):
// \MUX|Mux18~1_combout  = (\MUX|Mux24~2_combout  & ((\MUX|Mux24~1_combout  & (\R5|data_r [6])) # (!\MUX|Mux24~1_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [6]))))) # (!\MUX|Mux24~2_combout  & (!\MUX|Mux24~1_combout ))

	.dataa(\MUX|Mux24~2_combout ),
	.datab(\MUX|Mux24~1_combout ),
	.datac(\R5|data_r [6]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\MUX|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~1 .lut_mask = 16'hB391;
defparam \MUX|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneii_lcell_comb \MUX|Mux18~2 (
// Equation(s):
// \MUX|Mux18~2_combout  = (\MUX|Mux24~4_combout  & ((\MUX|Mux18~1_combout  & ((\IR|reg_ir [6]))) # (!\MUX|Mux18~1_combout  & (\G|g_reg [6])))) # (!\MUX|Mux24~4_combout  & (((\MUX|Mux18~1_combout ))))

	.dataa(\G|g_reg [6]),
	.datab(\MUX|Mux24~4_combout ),
	.datac(\IR|reg_ir [6]),
	.datad(\MUX|Mux18~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~2 .lut_mask = 16'hF388;
defparam \MUX|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \MUX|Mux18~4 (
// Equation(s):
// \MUX|Mux18~4_combout  = (\MUX|Mux18~3_combout  & (((\R4|data_r [6])) # (!\MUX|Mux24~3_combout ))) # (!\MUX|Mux18~3_combout  & (\MUX|Mux24~3_combout  & ((\MUX|Mux18~2_combout ))))

	.dataa(\MUX|Mux18~3_combout ),
	.datab(\MUX|Mux24~3_combout ),
	.datac(\R4|data_r [6]),
	.datad(\MUX|Mux18~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~4 .lut_mask = 16'hE6A2;
defparam \MUX|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \MUX|Mux18~5 (
// Equation(s):
// \MUX|Mux18~5_combout  = (\MUX|Mux18~0_combout ) # ((\MUX|Mux18~4_combout  & \MUX|Mux9~24_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux18~0_combout ),
	.datac(\MUX|Mux18~4_combout ),
	.datad(\MUX|Mux9~24_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~5 .lut_mask = 16'hFCCC;
defparam \MUX|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \MUX|buswires[6] (
// Equation(s):
// \MUX|buswires [6] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux18~5_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [6]))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(\MUX|buswires [6]),
	.datac(vcc),
	.datad(\MUX|Mux18~5_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [6]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[6] .lut_mask = 16'hEE44;
defparam \MUX|buswires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \ADDR|reg_addr[6] (
// Equation(s):
// \ADDR|reg_addr [6] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [6]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [6]))

	.dataa(vcc),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(\ADDR|reg_addr [6]),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [6]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[6] .lut_mask = 16'hFC30;
defparam \ADDR|reg_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \MUX|Mux15~3 (
// Equation(s):
// \MUX|Mux15~3_combout  = (\MUX|Mux24~2_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [5]))) # (!\MUX|Mux24~2_combout  & (\IR|reg_ir [5]))

	.dataa(vcc),
	.datab(\MUX|Mux24~2_combout ),
	.datac(\IR|reg_ir [5]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\MUX|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~3 .lut_mask = 16'hFC30;
defparam \MUX|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \MUX|Mux15~4 (
// Equation(s):
// \MUX|Mux15~4_combout  = (\MUX|Mux24~1_combout  & (\MUX|Mux15~2_combout )) # (!\MUX|Mux24~1_combout  & ((\MUX|Mux15~3_combout )))

	.dataa(vcc),
	.datab(\MUX|Mux24~1_combout ),
	.datac(\MUX|Mux15~2_combout ),
	.datad(\MUX|Mux15~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~4 .lut_mask = 16'hF3C0;
defparam \MUX|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \MUX|Mux15~5 (
// Equation(s):
// \MUX|Mux15~5_combout  = (\MUX|Mux24~3_combout  & (((\MUX|Mux24~0_combout ) # (\MUX|Mux15~4_combout )))) # (!\MUX|Mux24~3_combout  & (\R3|data_r [5] & (!\MUX|Mux24~0_combout )))

	.dataa(\MUX|Mux24~3_combout ),
	.datab(\R3|data_r [5]),
	.datac(\MUX|Mux24~0_combout ),
	.datad(\MUX|Mux15~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~5 .lut_mask = 16'hAEA4;
defparam \MUX|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \MUX|Mux15~6 (
// Equation(s):
// \MUX|Mux15~6_combout  = (\MUX|Mux24~0_combout  & ((\MUX|Mux15~5_combout  & ((\R4|data_r [5]))) # (!\MUX|Mux15~5_combout  & (\R2|data_r [5])))) # (!\MUX|Mux24~0_combout  & (((\MUX|Mux15~5_combout ))))

	.dataa(\MUX|Mux24~0_combout ),
	.datab(\R2|data_r [5]),
	.datac(\R4|data_r [5]),
	.datad(\MUX|Mux15~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~6 .lut_mask = 16'hF588;
defparam \MUX|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \MUX|Mux15~7 (
// Equation(s):
// \MUX|Mux15~7_combout  = (\MUX|Mux15~1_combout ) # ((\MUX|Mux9~24_combout  & \MUX|Mux15~6_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux9~24_combout ),
	.datac(\MUX|Mux15~1_combout ),
	.datad(\MUX|Mux15~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~7 .lut_mask = 16'hFCF0;
defparam \MUX|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \MUX|buswires[5] (
// Equation(s):
// \MUX|buswires [5] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux15~7_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [5]))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(vcc),
	.datac(\MUX|buswires [5]),
	.datad(\MUX|Mux15~7_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [5]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[5] .lut_mask = 16'hFA50;
defparam \MUX|buswires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \ADDR|reg_addr[5] (
// Equation(s):
// \ADDR|reg_addr [5] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [5]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [5]))

	.dataa(\ADDR|reg_addr [5]),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [5]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [5]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[5] .lut_mask = 16'hEE22;
defparam \ADDR|reg_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N23
cycloneii_lcell_ff \IR|reg_ir[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [4]));

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \MUX|Mux12~0 (
// Equation(s):
// \MUX|Mux12~0_combout  = (\MUX|Mux9~22_combout  & (\MUX|Mux9~23_combout )) # (!\MUX|Mux9~22_combout  & ((\MUX|Mux9~23_combout  & ((\COUNTER_R7|r7 [4]))) # (!\MUX|Mux9~23_combout  & (\IR|reg_ir [4]))))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\MUX|Mux9~23_combout ),
	.datac(\IR|reg_ir [4]),
	.datad(\COUNTER_R7|r7 [4]),
	.cin(gnd),
	.combout(\MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~0 .lut_mask = 16'hDC98;
defparam \MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \MUX|Mux12~1 (
// Equation(s):
// \MUX|Mux12~1_combout  = (\MUX|Mux9~22_combout  & ((\MUX|Mux12~0_combout  & (\G|g_reg [4])) # (!\MUX|Mux12~0_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [4]))))) # (!\MUX|Mux9~22_combout  & (((\MUX|Mux12~0_combout ))))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\G|g_reg [4]),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datad(\MUX|Mux12~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~1 .lut_mask = 16'hDDA0;
defparam \MUX|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \MUX|Mux12~2 (
// Equation(s):
// \MUX|Mux12~2_combout  = (\MUX|Mux9~18_combout  & (((\MUX|Mux9~21_combout )))) # (!\MUX|Mux9~18_combout  & ((\MUX|Mux9~21_combout  & (\R5|data_r [4])) # (!\MUX|Mux9~21_combout  & ((\MUX|Mux12~1_combout )))))

	.dataa(\R5|data_r [4]),
	.datab(\MUX|Mux9~18_combout ),
	.datac(\MUX|Mux12~1_combout ),
	.datad(\MUX|Mux9~21_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~2 .lut_mask = 16'hEE30;
defparam \MUX|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \MUX|Mux12~3 (
// Equation(s):
// \MUX|Mux12~3_combout  = (\MUX|Mux9~18_combout  & ((\MUX|Mux12~2_combout  & (\R3|data_r [4])) # (!\MUX|Mux12~2_combout  & ((\R4|data_r [4]))))) # (!\MUX|Mux9~18_combout  & (((\MUX|Mux12~2_combout ))))

	.dataa(\R3|data_r [4]),
	.datab(\MUX|Mux9~18_combout ),
	.datac(\R4|data_r [4]),
	.datad(\MUX|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~3 .lut_mask = 16'hBBC0;
defparam \MUX|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \MUX|Mux12~4 (
// Equation(s):
// \MUX|Mux12~4_combout  = (\MUX|Mux9~24_combout  & ((\MUX|Mux9~12_combout ) # ((\MUX|Mux12~3_combout )))) # (!\MUX|Mux9~24_combout  & (!\MUX|Mux9~12_combout  & (\R1|data_r [4])))

	.dataa(\MUX|Mux9~24_combout ),
	.datab(\MUX|Mux9~12_combout ),
	.datac(\R1|data_r [4]),
	.datad(\MUX|Mux12~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~4 .lut_mask = 16'hBA98;
defparam \MUX|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \MUX|Mux12~5 (
// Equation(s):
// \MUX|Mux12~5_combout  = (\MUX|Mux9~12_combout  & ((\MUX|Mux12~4_combout  & ((\R2|data_r [4]))) # (!\MUX|Mux12~4_combout  & (\R0|data_r [4])))) # (!\MUX|Mux9~12_combout  & (((\MUX|Mux12~4_combout ))))

	.dataa(\R0|data_r [4]),
	.datab(\MUX|Mux9~12_combout ),
	.datac(\R2|data_r [4]),
	.datad(\MUX|Mux12~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~5 .lut_mask = 16'hF388;
defparam \MUX|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \MUX|buswires[4] (
// Equation(s):
// \MUX|buswires [4] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux12~5_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [4]))

	.dataa(vcc),
	.datab(\MUX|buswires [4]),
	.datac(\MUX|Mux50~2clkctrl_outclk ),
	.datad(\MUX|Mux12~5_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [4]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[4] .lut_mask = 16'hFC0C;
defparam \MUX|buswires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \ADDR|reg_addr[4] (
// Equation(s):
// \ADDR|reg_addr [4] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [4]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [4]))

	.dataa(\ADDR|reg_addr [4]),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [4]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [4]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[4] .lut_mask = 16'hEE22;
defparam \ADDR|reg_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \MUX|Mux9~25 (
// Equation(s):
// \MUX|Mux9~25_combout  = (\MUX|Mux9~22_combout  & ((\MUX|Mux9~23_combout ) # ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [3])))) # (!\MUX|Mux9~22_combout  & (!\MUX|Mux9~23_combout  & (\IR|reg_ir [3])))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\MUX|Mux9~23_combout ),
	.datac(\IR|reg_ir [3]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~25 .lut_mask = 16'hBA98;
defparam \MUX|Mux9~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \MUX|Mux9~26 (
// Equation(s):
// \MUX|Mux9~26_combout  = (\MUX|Mux9~23_combout  & ((\MUX|Mux9~25_combout  & (\G|g_reg [3])) # (!\MUX|Mux9~25_combout  & ((\COUNTER_R7|r7 [3]))))) # (!\MUX|Mux9~23_combout  & (((\MUX|Mux9~25_combout ))))

	.dataa(\MUX|Mux9~23_combout ),
	.datab(\G|g_reg [3]),
	.datac(\MUX|Mux9~25_combout ),
	.datad(\COUNTER_R7|r7 [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~26 .lut_mask = 16'hDAD0;
defparam \MUX|Mux9~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneii_lcell_comb \MUX|Mux9~27 (
// Equation(s):
// \MUX|Mux9~27_combout  = (\MUX|Mux9~18_combout  & ((\MUX|Mux9~21_combout ) # ((\R4|data_r [3])))) # (!\MUX|Mux9~18_combout  & (!\MUX|Mux9~21_combout  & ((\MUX|Mux9~26_combout ))))

	.dataa(\MUX|Mux9~18_combout ),
	.datab(\MUX|Mux9~21_combout ),
	.datac(\R4|data_r [3]),
	.datad(\MUX|Mux9~26_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~27 .lut_mask = 16'hB9A8;
defparam \MUX|Mux9~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \MUX|Mux9~28 (
// Equation(s):
// \MUX|Mux9~28_combout  = (\MUX|Mux9~21_combout  & ((\MUX|Mux9~27_combout  & (\R3|data_r [3])) # (!\MUX|Mux9~27_combout  & ((\R5|data_r [3]))))) # (!\MUX|Mux9~21_combout  & (((\MUX|Mux9~27_combout ))))

	.dataa(\R3|data_r [3]),
	.datab(\MUX|Mux9~21_combout ),
	.datac(\R5|data_r [3]),
	.datad(\MUX|Mux9~27_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~28 .lut_mask = 16'hBBC0;
defparam \MUX|Mux9~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \MUX|Mux9~30 (
// Equation(s):
// \MUX|Mux9~30_combout  = (\MUX|Mux9~24_combout  & ((\MUX|Mux9~29_combout  & (\R2|data_r [3])) # (!\MUX|Mux9~29_combout  & ((\MUX|Mux9~28_combout ))))) # (!\MUX|Mux9~24_combout  & (((\MUX|Mux9~29_combout ))))

	.dataa(\R2|data_r [3]),
	.datab(\MUX|Mux9~24_combout ),
	.datac(\MUX|Mux9~29_combout ),
	.datad(\MUX|Mux9~28_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~30 .lut_mask = 16'hBCB0;
defparam \MUX|Mux9~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \MUX|buswires[3] (
// Equation(s):
// \MUX|buswires [3] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux9~30_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [3]))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(vcc),
	.datac(\MUX|buswires [3]),
	.datad(\MUX|Mux9~30_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [3]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[3] .lut_mask = 16'hFA50;
defparam \MUX|buswires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \ADDR|reg_addr[3] (
// Equation(s):
// \ADDR|reg_addr [3] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [3]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [3]))

	.dataa(vcc),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(\ADDR|reg_addr [3]),
	.datad(\MUX|buswires [3]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [3]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[3] .lut_mask = 16'hFC30;
defparam \ADDR|reg_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \MUX|Mux6~1 (
// Equation(s):
// \MUX|Mux6~1_combout  = (\MUX|Mux9~22_combout  & ((\MUX|Mux6~0_combout  & (\G|g_reg [2])) # (!\MUX|Mux6~0_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [2]))))) # (!\MUX|Mux9~22_combout  & (((\MUX|Mux6~0_combout ))))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\G|g_reg [2]),
	.datac(\MUX|Mux6~0_combout ),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\MUX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~1 .lut_mask = 16'hDAD0;
defparam \MUX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \MUX|Mux6~2 (
// Equation(s):
// \MUX|Mux6~2_combout  = (\MUX|Mux9~18_combout  & (((\MUX|Mux9~21_combout )))) # (!\MUX|Mux9~18_combout  & ((\MUX|Mux9~21_combout  & (\R5|data_r [2])) # (!\MUX|Mux9~21_combout  & ((\MUX|Mux6~1_combout )))))

	.dataa(\R5|data_r [2]),
	.datab(\MUX|Mux9~18_combout ),
	.datac(\MUX|Mux9~21_combout ),
	.datad(\MUX|Mux6~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~2 .lut_mask = 16'hE3E0;
defparam \MUX|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \MUX|Mux6~3 (
// Equation(s):
// \MUX|Mux6~3_combout  = (\MUX|Mux9~18_combout  & ((\MUX|Mux6~2_combout  & (\R3|data_r [2])) # (!\MUX|Mux6~2_combout  & ((\R4|data_r [2]))))) # (!\MUX|Mux9~18_combout  & (((\MUX|Mux6~2_combout ))))

	.dataa(\R3|data_r [2]),
	.datab(\MUX|Mux9~18_combout ),
	.datac(\R4|data_r [2]),
	.datad(\MUX|Mux6~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~3 .lut_mask = 16'hBBC0;
defparam \MUX|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \MUX|Mux6~4 (
// Equation(s):
// \MUX|Mux6~4_combout  = (\MUX|Mux9~24_combout  & ((\MUX|Mux9~12_combout ) # ((\MUX|Mux6~3_combout )))) # (!\MUX|Mux9~24_combout  & (!\MUX|Mux9~12_combout  & (\R1|data_r [2])))

	.dataa(\MUX|Mux9~24_combout ),
	.datab(\MUX|Mux9~12_combout ),
	.datac(\R1|data_r [2]),
	.datad(\MUX|Mux6~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~4 .lut_mask = 16'hBA98;
defparam \MUX|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \MUX|Mux6~5 (
// Equation(s):
// \MUX|Mux6~5_combout  = (\MUX|Mux9~12_combout  & ((\MUX|Mux6~4_combout  & ((\R2|data_r [2]))) # (!\MUX|Mux6~4_combout  & (\R0|data_r [2])))) # (!\MUX|Mux9~12_combout  & (((\MUX|Mux6~4_combout ))))

	.dataa(\R0|data_r [2]),
	.datab(\MUX|Mux9~12_combout ),
	.datac(\R2|data_r [2]),
	.datad(\MUX|Mux6~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~5 .lut_mask = 16'hF388;
defparam \MUX|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \MUX|buswires[2] (
// Equation(s):
// \MUX|buswires [2] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux6~5_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [2]))

	.dataa(vcc),
	.datab(\MUX|Mux50~2clkctrl_outclk ),
	.datac(\MUX|buswires [2]),
	.datad(\MUX|Mux6~5_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [2]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[2] .lut_mask = 16'hFC30;
defparam \MUX|buswires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \ADDR|reg_addr[2] (
// Equation(s):
// \ADDR|reg_addr [2] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [2]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [2]))

	.dataa(\ADDR|reg_addr [2]),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [2]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[2] .lut_mask = 16'hEE22;
defparam \ADDR|reg_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \MUX|Mux3~0 (
// Equation(s):
// \MUX|Mux3~0_combout  = (\MUX|Mux9~22_combout  & ((\MUX|Mux9~23_combout ) # ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [1])))) # (!\MUX|Mux9~22_combout  & (!\MUX|Mux9~23_combout  & (\IR|reg_ir [1])))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\MUX|Mux9~23_combout ),
	.datac(\IR|reg_ir [1]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~0 .lut_mask = 16'hBA98;
defparam \MUX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \MUX|Mux3~1 (
// Equation(s):
// \MUX|Mux3~1_combout  = (\MUX|Mux9~23_combout  & ((\MUX|Mux3~0_combout  & (\G|g_reg [1])) # (!\MUX|Mux3~0_combout  & ((\COUNTER_R7|r7 [1]))))) # (!\MUX|Mux9~23_combout  & (((\MUX|Mux3~0_combout ))))

	.dataa(\G|g_reg [1]),
	.datab(\MUX|Mux9~23_combout ),
	.datac(\MUX|Mux3~0_combout ),
	.datad(\COUNTER_R7|r7 [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~1 .lut_mask = 16'hBCB0;
defparam \MUX|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneii_lcell_comb \MUX|Mux3~2 (
// Equation(s):
// \MUX|Mux3~2_combout  = (\MUX|Mux9~18_combout  & ((\MUX|Mux9~21_combout ) # ((\R4|data_r [1])))) # (!\MUX|Mux9~18_combout  & (!\MUX|Mux9~21_combout  & ((\MUX|Mux3~1_combout ))))

	.dataa(\MUX|Mux9~18_combout ),
	.datab(\MUX|Mux9~21_combout ),
	.datac(\R4|data_r [1]),
	.datad(\MUX|Mux3~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~2 .lut_mask = 16'hB9A8;
defparam \MUX|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \MUX|Mux3~3 (
// Equation(s):
// \MUX|Mux3~3_combout  = (\MUX|Mux9~21_combout  & ((\MUX|Mux3~2_combout  & (\R3|data_r [1])) # (!\MUX|Mux3~2_combout  & ((\R5|data_r [1]))))) # (!\MUX|Mux9~21_combout  & (((\MUX|Mux3~2_combout ))))

	.dataa(\R3|data_r [1]),
	.datab(\MUX|Mux9~21_combout ),
	.datac(\R5|data_r [1]),
	.datad(\MUX|Mux3~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~3 .lut_mask = 16'hBBC0;
defparam \MUX|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \MUX|Mux3~5 (
// Equation(s):
// \MUX|Mux3~5_combout  = (\MUX|Mux3~4_combout  & ((\R2|data_r [1]) # ((!\MUX|Mux9~24_combout )))) # (!\MUX|Mux3~4_combout  & (((\MUX|Mux9~24_combout  & \MUX|Mux3~3_combout ))))

	.dataa(\R2|data_r [1]),
	.datab(\MUX|Mux3~4_combout ),
	.datac(\MUX|Mux9~24_combout ),
	.datad(\MUX|Mux3~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~5 .lut_mask = 16'hBC8C;
defparam \MUX|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \MUX|buswires[1] (
// Equation(s):
// \MUX|buswires [1] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|Mux3~5_combout )) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|buswires [1])))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(vcc),
	.datac(\MUX|Mux3~5_combout ),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\MUX|buswires [1]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[1] .lut_mask = 16'hF5A0;
defparam \MUX|buswires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \ADDR|reg_addr[1] (
// Equation(s):
// \ADDR|reg_addr [1] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [1]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [1]))

	.dataa(\Control_FSM|addr_in~clkctrl_outclk ),
	.datab(\ADDR|reg_addr [1]),
	.datac(vcc),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [1]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[1] .lut_mask = 16'hEE44;
defparam \ADDR|reg_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N29
cycloneii_lcell_ff \IR|reg_ir[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [0]));

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \MUX|Mux1~0 (
// Equation(s):
// \MUX|Mux1~0_combout  = (\MUX|Mux9~22_combout  & (\MUX|Mux9~23_combout )) # (!\MUX|Mux9~22_combout  & ((\MUX|Mux9~23_combout  & ((\COUNTER_R7|r7[0]~0_combout ))) # (!\MUX|Mux9~23_combout  & (\IR|reg_ir [0]))))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\MUX|Mux9~23_combout ),
	.datac(\IR|reg_ir [0]),
	.datad(\COUNTER_R7|r7[0]~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~0 .lut_mask = 16'hDC98;
defparam \MUX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \MUX|Mux1~1 (
// Equation(s):
// \MUX|Mux1~1_combout  = (\MUX|Mux9~22_combout  & ((\MUX|Mux1~0_combout  & (\G|g_reg [0])) # (!\MUX|Mux1~0_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [0]))))) # (!\MUX|Mux9~22_combout  & (((\MUX|Mux1~0_combout ))))

	.dataa(\MUX|Mux9~22_combout ),
	.datab(\G|g_reg [0]),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datad(\MUX|Mux1~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~1 .lut_mask = 16'hDDA0;
defparam \MUX|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \MUX|Mux1~2 (
// Equation(s):
// \MUX|Mux1~2_combout  = (\MUX|Mux9~21_combout  & ((\MUX|Mux9~18_combout ) # ((\R5|data_r [0])))) # (!\MUX|Mux9~21_combout  & (!\MUX|Mux9~18_combout  & ((\MUX|Mux1~1_combout ))))

	.dataa(\MUX|Mux9~21_combout ),
	.datab(\MUX|Mux9~18_combout ),
	.datac(\R5|data_r [0]),
	.datad(\MUX|Mux1~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~2 .lut_mask = 16'hB9A8;
defparam \MUX|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \MUX|Mux1~3 (
// Equation(s):
// \MUX|Mux1~3_combout  = (\MUX|Mux9~18_combout  & ((\MUX|Mux1~2_combout  & ((\R3|data_r [0]))) # (!\MUX|Mux1~2_combout  & (\R4|data_r [0])))) # (!\MUX|Mux9~18_combout  & (((\MUX|Mux1~2_combout ))))

	.dataa(\MUX|Mux9~18_combout ),
	.datab(\R4|data_r [0]),
	.datac(\R3|data_r [0]),
	.datad(\MUX|Mux1~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~3 .lut_mask = 16'hF588;
defparam \MUX|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \MUX|Mux1~4 (
// Equation(s):
// \MUX|Mux1~4_combout  = (\MUX|Mux9~24_combout  & ((\MUX|Mux9~12_combout ) # ((\MUX|Mux1~3_combout )))) # (!\MUX|Mux9~24_combout  & (!\MUX|Mux9~12_combout  & (\R1|data_r [0])))

	.dataa(\MUX|Mux9~24_combout ),
	.datab(\MUX|Mux9~12_combout ),
	.datac(\R1|data_r [0]),
	.datad(\MUX|Mux1~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~4 .lut_mask = 16'hBA98;
defparam \MUX|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \MUX|Mux1~5 (
// Equation(s):
// \MUX|Mux1~5_combout  = (\MUX|Mux9~12_combout  & ((\MUX|Mux1~4_combout  & ((\R2|data_r [0]))) # (!\MUX|Mux1~4_combout  & (\R0|data_r [0])))) # (!\MUX|Mux9~12_combout  & (((\MUX|Mux1~4_combout ))))

	.dataa(\R0|data_r [0]),
	.datab(\MUX|Mux9~12_combout ),
	.datac(\R2|data_r [0]),
	.datad(\MUX|Mux1~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~5 .lut_mask = 16'hF388;
defparam \MUX|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \MUX|buswires[0] (
// Equation(s):
// \MUX|buswires [0] = (GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & ((\MUX|Mux1~5_combout ))) # (!GLOBAL(\MUX|Mux50~2clkctrl_outclk ) & (\MUX|buswires [0]))

	.dataa(\MUX|Mux50~2clkctrl_outclk ),
	.datab(\MUX|buswires [0]),
	.datac(vcc),
	.datad(\MUX|Mux1~5_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [0]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[0] .lut_mask = 16'hEE44;
defparam \MUX|buswires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N17
cycloneii_lcell_ff \R0|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [0]));

// Location: LCFF_X28_Y22_N7
cycloneii_lcell_ff \R0|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [1]));

// Location: LCFF_X31_Y22_N1
cycloneii_lcell_ff \R0|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [2]));

// Location: LCFF_X28_Y22_N13
cycloneii_lcell_ff \R0|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [3]));

// Location: LCFF_X30_Y22_N1
cycloneii_lcell_ff \R0|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [4]));

// Location: LCFF_X28_Y22_N9
cycloneii_lcell_ff \R0|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [8]));

// Location: LCFF_X25_Y24_N19
cycloneii_lcell_ff \R0|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [9]));

// Location: LCFF_X25_Y24_N13
cycloneii_lcell_ff \R0|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [10]));

// Location: LCFF_X25_Y22_N23
cycloneii_lcell_ff \R0|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [11]));

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \R1|data_r[6]~feeder (
// Equation(s):
// \R1|data_r[6]~feeder_combout  = \MUX|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\R1|data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N27
cycloneii_lcell_ff \R1|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [6]));

// Location: LCFF_X24_Y21_N15
cycloneii_lcell_ff \R1|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [7]));

// Location: LCFF_X27_Y22_N27
cycloneii_lcell_ff \R1|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [8]));

// Location: LCCOMB_X24_Y24_N28
cycloneii_lcell_comb \R1|data_r[9]~feeder (
// Equation(s):
// \R1|data_r[9]~feeder_combout  = \MUX|buswires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [9]),
	.cin(gnd),
	.combout(\R1|data_r[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[9]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N29
cycloneii_lcell_ff \R1|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [9]));

// Location: LCCOMB_X24_Y24_N14
cycloneii_lcell_comb \R1|data_r[10]~feeder (
// Equation(s):
// \R1|data_r[10]~feeder_combout  = \MUX|buswires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\R1|data_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[10]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N15
cycloneii_lcell_ff \R1|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [10]));

// Location: LCFF_X24_Y22_N17
cycloneii_lcell_ff \R1|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [11]));

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \R1|data_r[14]~feeder (
// Equation(s):
// \R1|data_r[14]~feeder_combout  = \MUX|buswires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [14]),
	.cin(gnd),
	.combout(\R1|data_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[14]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N1
cycloneii_lcell_ff \R1|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [14]));

// Location: LCFF_X27_Y22_N7
cycloneii_lcell_ff \R2|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MUX|buswires [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [1]));

// Location: LCFF_X27_Y22_N3
cycloneii_lcell_ff \R2|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [3]));

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \R2|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [6]));

// Location: LCFF_X25_Y22_N21
cycloneii_lcell_ff \R2|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [7]));

// Location: LCCOMB_X24_Y24_N6
cycloneii_lcell_comb \R2|data_r[10]~feeder (
// Equation(s):
// \R2|data_r[10]~feeder_combout  = \MUX|buswires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\R2|data_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|data_r[10]~feeder .lut_mask = 16'hFF00;
defparam \R2|data_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N7
cycloneii_lcell_ff \R2|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R2|data_r[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [10]));

// Location: LCFF_X25_Y22_N31
cycloneii_lcell_ff \R2|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [14]));

// Location: LCCOMB_X28_Y24_N10
cycloneii_lcell_comb \R3|data_r[1]~feeder (
// Equation(s):
// \R3|data_r[1]~feeder_combout  = \MUX|buswires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\R3|data_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[1]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N11
cycloneii_lcell_ff \R3|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [1]));

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \R3|data_r[2]~feeder (
// Equation(s):
// \R3|data_r[2]~feeder_combout  = \MUX|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\R3|data_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[2]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N31
cycloneii_lcell_ff \R3|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [2]));

// Location: LCFF_X29_Y22_N19
cycloneii_lcell_ff \R3|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [3]));

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \R3|data_r[4]~feeder (
// Equation(s):
// \R3|data_r[4]~feeder_combout  = \MUX|buswires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [4]),
	.cin(gnd),
	.combout(\R3|data_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[4]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N21
cycloneii_lcell_ff \R3|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [4]));

// Location: LCFF_X29_Y22_N29
cycloneii_lcell_ff \R3|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [6]));

// Location: LCFF_X29_Y22_N27
cycloneii_lcell_ff \R3|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [8]));

// Location: LCFF_X25_Y24_N27
cycloneii_lcell_ff \R3|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [10]));

// Location: LCFF_X24_Y23_N9
cycloneii_lcell_ff \R3|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [11]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \done~I (
	.datain(\Control_FSM|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(done));
// synopsys translate_off
defparam \done~I .input_async_reset = "none";
defparam \done~I .input_power_up = "low";
defparam \done~I .input_register_mode = "none";
defparam \done~I .input_sync_reset = "none";
defparam \done~I .oe_async_reset = "none";
defparam \done~I .oe_power_up = "low";
defparam \done~I .oe_register_mode = "none";
defparam \done~I .oe_sync_reset = "none";
defparam \done~I .operation_mode = "output";
defparam \done~I .output_async_reset = "none";
defparam \done~I .output_power_up = "low";
defparam \done~I .output_register_mode = "none";
defparam \done~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[0]~I (
	.datain(\R0|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[0]));
// synopsys translate_off
defparam \r0[0]~I .input_async_reset = "none";
defparam \r0[0]~I .input_power_up = "low";
defparam \r0[0]~I .input_register_mode = "none";
defparam \r0[0]~I .input_sync_reset = "none";
defparam \r0[0]~I .oe_async_reset = "none";
defparam \r0[0]~I .oe_power_up = "low";
defparam \r0[0]~I .oe_register_mode = "none";
defparam \r0[0]~I .oe_sync_reset = "none";
defparam \r0[0]~I .operation_mode = "output";
defparam \r0[0]~I .output_async_reset = "none";
defparam \r0[0]~I .output_power_up = "low";
defparam \r0[0]~I .output_register_mode = "none";
defparam \r0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[1]~I (
	.datain(\R0|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[1]));
// synopsys translate_off
defparam \r0[1]~I .input_async_reset = "none";
defparam \r0[1]~I .input_power_up = "low";
defparam \r0[1]~I .input_register_mode = "none";
defparam \r0[1]~I .input_sync_reset = "none";
defparam \r0[1]~I .oe_async_reset = "none";
defparam \r0[1]~I .oe_power_up = "low";
defparam \r0[1]~I .oe_register_mode = "none";
defparam \r0[1]~I .oe_sync_reset = "none";
defparam \r0[1]~I .operation_mode = "output";
defparam \r0[1]~I .output_async_reset = "none";
defparam \r0[1]~I .output_power_up = "low";
defparam \r0[1]~I .output_register_mode = "none";
defparam \r0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[2]~I (
	.datain(\R0|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[2]));
// synopsys translate_off
defparam \r0[2]~I .input_async_reset = "none";
defparam \r0[2]~I .input_power_up = "low";
defparam \r0[2]~I .input_register_mode = "none";
defparam \r0[2]~I .input_sync_reset = "none";
defparam \r0[2]~I .oe_async_reset = "none";
defparam \r0[2]~I .oe_power_up = "low";
defparam \r0[2]~I .oe_register_mode = "none";
defparam \r0[2]~I .oe_sync_reset = "none";
defparam \r0[2]~I .operation_mode = "output";
defparam \r0[2]~I .output_async_reset = "none";
defparam \r0[2]~I .output_power_up = "low";
defparam \r0[2]~I .output_register_mode = "none";
defparam \r0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[3]~I (
	.datain(\R0|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[3]));
// synopsys translate_off
defparam \r0[3]~I .input_async_reset = "none";
defparam \r0[3]~I .input_power_up = "low";
defparam \r0[3]~I .input_register_mode = "none";
defparam \r0[3]~I .input_sync_reset = "none";
defparam \r0[3]~I .oe_async_reset = "none";
defparam \r0[3]~I .oe_power_up = "low";
defparam \r0[3]~I .oe_register_mode = "none";
defparam \r0[3]~I .oe_sync_reset = "none";
defparam \r0[3]~I .operation_mode = "output";
defparam \r0[3]~I .output_async_reset = "none";
defparam \r0[3]~I .output_power_up = "low";
defparam \r0[3]~I .output_register_mode = "none";
defparam \r0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[4]~I (
	.datain(\R0|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[4]));
// synopsys translate_off
defparam \r0[4]~I .input_async_reset = "none";
defparam \r0[4]~I .input_power_up = "low";
defparam \r0[4]~I .input_register_mode = "none";
defparam \r0[4]~I .input_sync_reset = "none";
defparam \r0[4]~I .oe_async_reset = "none";
defparam \r0[4]~I .oe_power_up = "low";
defparam \r0[4]~I .oe_register_mode = "none";
defparam \r0[4]~I .oe_sync_reset = "none";
defparam \r0[4]~I .operation_mode = "output";
defparam \r0[4]~I .output_async_reset = "none";
defparam \r0[4]~I .output_power_up = "low";
defparam \r0[4]~I .output_register_mode = "none";
defparam \r0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[5]~I (
	.datain(\R0|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[5]));
// synopsys translate_off
defparam \r0[5]~I .input_async_reset = "none";
defparam \r0[5]~I .input_power_up = "low";
defparam \r0[5]~I .input_register_mode = "none";
defparam \r0[5]~I .input_sync_reset = "none";
defparam \r0[5]~I .oe_async_reset = "none";
defparam \r0[5]~I .oe_power_up = "low";
defparam \r0[5]~I .oe_register_mode = "none";
defparam \r0[5]~I .oe_sync_reset = "none";
defparam \r0[5]~I .operation_mode = "output";
defparam \r0[5]~I .output_async_reset = "none";
defparam \r0[5]~I .output_power_up = "low";
defparam \r0[5]~I .output_register_mode = "none";
defparam \r0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[6]~I (
	.datain(\R0|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[6]));
// synopsys translate_off
defparam \r0[6]~I .input_async_reset = "none";
defparam \r0[6]~I .input_power_up = "low";
defparam \r0[6]~I .input_register_mode = "none";
defparam \r0[6]~I .input_sync_reset = "none";
defparam \r0[6]~I .oe_async_reset = "none";
defparam \r0[6]~I .oe_power_up = "low";
defparam \r0[6]~I .oe_register_mode = "none";
defparam \r0[6]~I .oe_sync_reset = "none";
defparam \r0[6]~I .operation_mode = "output";
defparam \r0[6]~I .output_async_reset = "none";
defparam \r0[6]~I .output_power_up = "low";
defparam \r0[6]~I .output_register_mode = "none";
defparam \r0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[7]~I (
	.datain(\R0|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[7]));
// synopsys translate_off
defparam \r0[7]~I .input_async_reset = "none";
defparam \r0[7]~I .input_power_up = "low";
defparam \r0[7]~I .input_register_mode = "none";
defparam \r0[7]~I .input_sync_reset = "none";
defparam \r0[7]~I .oe_async_reset = "none";
defparam \r0[7]~I .oe_power_up = "low";
defparam \r0[7]~I .oe_register_mode = "none";
defparam \r0[7]~I .oe_sync_reset = "none";
defparam \r0[7]~I .operation_mode = "output";
defparam \r0[7]~I .output_async_reset = "none";
defparam \r0[7]~I .output_power_up = "low";
defparam \r0[7]~I .output_register_mode = "none";
defparam \r0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[8]~I (
	.datain(\R0|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[8]));
// synopsys translate_off
defparam \r0[8]~I .input_async_reset = "none";
defparam \r0[8]~I .input_power_up = "low";
defparam \r0[8]~I .input_register_mode = "none";
defparam \r0[8]~I .input_sync_reset = "none";
defparam \r0[8]~I .oe_async_reset = "none";
defparam \r0[8]~I .oe_power_up = "low";
defparam \r0[8]~I .oe_register_mode = "none";
defparam \r0[8]~I .oe_sync_reset = "none";
defparam \r0[8]~I .operation_mode = "output";
defparam \r0[8]~I .output_async_reset = "none";
defparam \r0[8]~I .output_power_up = "low";
defparam \r0[8]~I .output_register_mode = "none";
defparam \r0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[9]~I (
	.datain(\R0|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[9]));
// synopsys translate_off
defparam \r0[9]~I .input_async_reset = "none";
defparam \r0[9]~I .input_power_up = "low";
defparam \r0[9]~I .input_register_mode = "none";
defparam \r0[9]~I .input_sync_reset = "none";
defparam \r0[9]~I .oe_async_reset = "none";
defparam \r0[9]~I .oe_power_up = "low";
defparam \r0[9]~I .oe_register_mode = "none";
defparam \r0[9]~I .oe_sync_reset = "none";
defparam \r0[9]~I .operation_mode = "output";
defparam \r0[9]~I .output_async_reset = "none";
defparam \r0[9]~I .output_power_up = "low";
defparam \r0[9]~I .output_register_mode = "none";
defparam \r0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[10]~I (
	.datain(\R0|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[10]));
// synopsys translate_off
defparam \r0[10]~I .input_async_reset = "none";
defparam \r0[10]~I .input_power_up = "low";
defparam \r0[10]~I .input_register_mode = "none";
defparam \r0[10]~I .input_sync_reset = "none";
defparam \r0[10]~I .oe_async_reset = "none";
defparam \r0[10]~I .oe_power_up = "low";
defparam \r0[10]~I .oe_register_mode = "none";
defparam \r0[10]~I .oe_sync_reset = "none";
defparam \r0[10]~I .operation_mode = "output";
defparam \r0[10]~I .output_async_reset = "none";
defparam \r0[10]~I .output_power_up = "low";
defparam \r0[10]~I .output_register_mode = "none";
defparam \r0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[11]~I (
	.datain(\R0|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[11]));
// synopsys translate_off
defparam \r0[11]~I .input_async_reset = "none";
defparam \r0[11]~I .input_power_up = "low";
defparam \r0[11]~I .input_register_mode = "none";
defparam \r0[11]~I .input_sync_reset = "none";
defparam \r0[11]~I .oe_async_reset = "none";
defparam \r0[11]~I .oe_power_up = "low";
defparam \r0[11]~I .oe_register_mode = "none";
defparam \r0[11]~I .oe_sync_reset = "none";
defparam \r0[11]~I .operation_mode = "output";
defparam \r0[11]~I .output_async_reset = "none";
defparam \r0[11]~I .output_power_up = "low";
defparam \r0[11]~I .output_register_mode = "none";
defparam \r0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[12]~I (
	.datain(\R0|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[12]));
// synopsys translate_off
defparam \r0[12]~I .input_async_reset = "none";
defparam \r0[12]~I .input_power_up = "low";
defparam \r0[12]~I .input_register_mode = "none";
defparam \r0[12]~I .input_sync_reset = "none";
defparam \r0[12]~I .oe_async_reset = "none";
defparam \r0[12]~I .oe_power_up = "low";
defparam \r0[12]~I .oe_register_mode = "none";
defparam \r0[12]~I .oe_sync_reset = "none";
defparam \r0[12]~I .operation_mode = "output";
defparam \r0[12]~I .output_async_reset = "none";
defparam \r0[12]~I .output_power_up = "low";
defparam \r0[12]~I .output_register_mode = "none";
defparam \r0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[13]~I (
	.datain(\R0|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[13]));
// synopsys translate_off
defparam \r0[13]~I .input_async_reset = "none";
defparam \r0[13]~I .input_power_up = "low";
defparam \r0[13]~I .input_register_mode = "none";
defparam \r0[13]~I .input_sync_reset = "none";
defparam \r0[13]~I .oe_async_reset = "none";
defparam \r0[13]~I .oe_power_up = "low";
defparam \r0[13]~I .oe_register_mode = "none";
defparam \r0[13]~I .oe_sync_reset = "none";
defparam \r0[13]~I .operation_mode = "output";
defparam \r0[13]~I .output_async_reset = "none";
defparam \r0[13]~I .output_power_up = "low";
defparam \r0[13]~I .output_register_mode = "none";
defparam \r0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[14]~I (
	.datain(\R0|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[14]));
// synopsys translate_off
defparam \r0[14]~I .input_async_reset = "none";
defparam \r0[14]~I .input_power_up = "low";
defparam \r0[14]~I .input_register_mode = "none";
defparam \r0[14]~I .input_sync_reset = "none";
defparam \r0[14]~I .oe_async_reset = "none";
defparam \r0[14]~I .oe_power_up = "low";
defparam \r0[14]~I .oe_register_mode = "none";
defparam \r0[14]~I .oe_sync_reset = "none";
defparam \r0[14]~I .operation_mode = "output";
defparam \r0[14]~I .output_async_reset = "none";
defparam \r0[14]~I .output_power_up = "low";
defparam \r0[14]~I .output_register_mode = "none";
defparam \r0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[15]~I (
	.datain(\R0|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[15]));
// synopsys translate_off
defparam \r0[15]~I .input_async_reset = "none";
defparam \r0[15]~I .input_power_up = "low";
defparam \r0[15]~I .input_register_mode = "none";
defparam \r0[15]~I .input_sync_reset = "none";
defparam \r0[15]~I .oe_async_reset = "none";
defparam \r0[15]~I .oe_power_up = "low";
defparam \r0[15]~I .oe_register_mode = "none";
defparam \r0[15]~I .oe_sync_reset = "none";
defparam \r0[15]~I .operation_mode = "output";
defparam \r0[15]~I .output_async_reset = "none";
defparam \r0[15]~I .output_power_up = "low";
defparam \r0[15]~I .output_register_mode = "none";
defparam \r0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[0]~I (
	.datain(\R1|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[0]));
// synopsys translate_off
defparam \r1[0]~I .input_async_reset = "none";
defparam \r1[0]~I .input_power_up = "low";
defparam \r1[0]~I .input_register_mode = "none";
defparam \r1[0]~I .input_sync_reset = "none";
defparam \r1[0]~I .oe_async_reset = "none";
defparam \r1[0]~I .oe_power_up = "low";
defparam \r1[0]~I .oe_register_mode = "none";
defparam \r1[0]~I .oe_sync_reset = "none";
defparam \r1[0]~I .operation_mode = "output";
defparam \r1[0]~I .output_async_reset = "none";
defparam \r1[0]~I .output_power_up = "low";
defparam \r1[0]~I .output_register_mode = "none";
defparam \r1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[1]~I (
	.datain(\R1|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[1]));
// synopsys translate_off
defparam \r1[1]~I .input_async_reset = "none";
defparam \r1[1]~I .input_power_up = "low";
defparam \r1[1]~I .input_register_mode = "none";
defparam \r1[1]~I .input_sync_reset = "none";
defparam \r1[1]~I .oe_async_reset = "none";
defparam \r1[1]~I .oe_power_up = "low";
defparam \r1[1]~I .oe_register_mode = "none";
defparam \r1[1]~I .oe_sync_reset = "none";
defparam \r1[1]~I .operation_mode = "output";
defparam \r1[1]~I .output_async_reset = "none";
defparam \r1[1]~I .output_power_up = "low";
defparam \r1[1]~I .output_register_mode = "none";
defparam \r1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[2]~I (
	.datain(\R1|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[2]));
// synopsys translate_off
defparam \r1[2]~I .input_async_reset = "none";
defparam \r1[2]~I .input_power_up = "low";
defparam \r1[2]~I .input_register_mode = "none";
defparam \r1[2]~I .input_sync_reset = "none";
defparam \r1[2]~I .oe_async_reset = "none";
defparam \r1[2]~I .oe_power_up = "low";
defparam \r1[2]~I .oe_register_mode = "none";
defparam \r1[2]~I .oe_sync_reset = "none";
defparam \r1[2]~I .operation_mode = "output";
defparam \r1[2]~I .output_async_reset = "none";
defparam \r1[2]~I .output_power_up = "low";
defparam \r1[2]~I .output_register_mode = "none";
defparam \r1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[3]~I (
	.datain(\R1|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[3]));
// synopsys translate_off
defparam \r1[3]~I .input_async_reset = "none";
defparam \r1[3]~I .input_power_up = "low";
defparam \r1[3]~I .input_register_mode = "none";
defparam \r1[3]~I .input_sync_reset = "none";
defparam \r1[3]~I .oe_async_reset = "none";
defparam \r1[3]~I .oe_power_up = "low";
defparam \r1[3]~I .oe_register_mode = "none";
defparam \r1[3]~I .oe_sync_reset = "none";
defparam \r1[3]~I .operation_mode = "output";
defparam \r1[3]~I .output_async_reset = "none";
defparam \r1[3]~I .output_power_up = "low";
defparam \r1[3]~I .output_register_mode = "none";
defparam \r1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[4]~I (
	.datain(\R1|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[4]));
// synopsys translate_off
defparam \r1[4]~I .input_async_reset = "none";
defparam \r1[4]~I .input_power_up = "low";
defparam \r1[4]~I .input_register_mode = "none";
defparam \r1[4]~I .input_sync_reset = "none";
defparam \r1[4]~I .oe_async_reset = "none";
defparam \r1[4]~I .oe_power_up = "low";
defparam \r1[4]~I .oe_register_mode = "none";
defparam \r1[4]~I .oe_sync_reset = "none";
defparam \r1[4]~I .operation_mode = "output";
defparam \r1[4]~I .output_async_reset = "none";
defparam \r1[4]~I .output_power_up = "low";
defparam \r1[4]~I .output_register_mode = "none";
defparam \r1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[5]~I (
	.datain(\R1|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[5]));
// synopsys translate_off
defparam \r1[5]~I .input_async_reset = "none";
defparam \r1[5]~I .input_power_up = "low";
defparam \r1[5]~I .input_register_mode = "none";
defparam \r1[5]~I .input_sync_reset = "none";
defparam \r1[5]~I .oe_async_reset = "none";
defparam \r1[5]~I .oe_power_up = "low";
defparam \r1[5]~I .oe_register_mode = "none";
defparam \r1[5]~I .oe_sync_reset = "none";
defparam \r1[5]~I .operation_mode = "output";
defparam \r1[5]~I .output_async_reset = "none";
defparam \r1[5]~I .output_power_up = "low";
defparam \r1[5]~I .output_register_mode = "none";
defparam \r1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[6]~I (
	.datain(\R1|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[6]));
// synopsys translate_off
defparam \r1[6]~I .input_async_reset = "none";
defparam \r1[6]~I .input_power_up = "low";
defparam \r1[6]~I .input_register_mode = "none";
defparam \r1[6]~I .input_sync_reset = "none";
defparam \r1[6]~I .oe_async_reset = "none";
defparam \r1[6]~I .oe_power_up = "low";
defparam \r1[6]~I .oe_register_mode = "none";
defparam \r1[6]~I .oe_sync_reset = "none";
defparam \r1[6]~I .operation_mode = "output";
defparam \r1[6]~I .output_async_reset = "none";
defparam \r1[6]~I .output_power_up = "low";
defparam \r1[6]~I .output_register_mode = "none";
defparam \r1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[7]~I (
	.datain(\R1|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[7]));
// synopsys translate_off
defparam \r1[7]~I .input_async_reset = "none";
defparam \r1[7]~I .input_power_up = "low";
defparam \r1[7]~I .input_register_mode = "none";
defparam \r1[7]~I .input_sync_reset = "none";
defparam \r1[7]~I .oe_async_reset = "none";
defparam \r1[7]~I .oe_power_up = "low";
defparam \r1[7]~I .oe_register_mode = "none";
defparam \r1[7]~I .oe_sync_reset = "none";
defparam \r1[7]~I .operation_mode = "output";
defparam \r1[7]~I .output_async_reset = "none";
defparam \r1[7]~I .output_power_up = "low";
defparam \r1[7]~I .output_register_mode = "none";
defparam \r1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[8]~I (
	.datain(\R1|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[8]));
// synopsys translate_off
defparam \r1[8]~I .input_async_reset = "none";
defparam \r1[8]~I .input_power_up = "low";
defparam \r1[8]~I .input_register_mode = "none";
defparam \r1[8]~I .input_sync_reset = "none";
defparam \r1[8]~I .oe_async_reset = "none";
defparam \r1[8]~I .oe_power_up = "low";
defparam \r1[8]~I .oe_register_mode = "none";
defparam \r1[8]~I .oe_sync_reset = "none";
defparam \r1[8]~I .operation_mode = "output";
defparam \r1[8]~I .output_async_reset = "none";
defparam \r1[8]~I .output_power_up = "low";
defparam \r1[8]~I .output_register_mode = "none";
defparam \r1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[9]~I (
	.datain(\R1|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[9]));
// synopsys translate_off
defparam \r1[9]~I .input_async_reset = "none";
defparam \r1[9]~I .input_power_up = "low";
defparam \r1[9]~I .input_register_mode = "none";
defparam \r1[9]~I .input_sync_reset = "none";
defparam \r1[9]~I .oe_async_reset = "none";
defparam \r1[9]~I .oe_power_up = "low";
defparam \r1[9]~I .oe_register_mode = "none";
defparam \r1[9]~I .oe_sync_reset = "none";
defparam \r1[9]~I .operation_mode = "output";
defparam \r1[9]~I .output_async_reset = "none";
defparam \r1[9]~I .output_power_up = "low";
defparam \r1[9]~I .output_register_mode = "none";
defparam \r1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[10]~I (
	.datain(\R1|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[10]));
// synopsys translate_off
defparam \r1[10]~I .input_async_reset = "none";
defparam \r1[10]~I .input_power_up = "low";
defparam \r1[10]~I .input_register_mode = "none";
defparam \r1[10]~I .input_sync_reset = "none";
defparam \r1[10]~I .oe_async_reset = "none";
defparam \r1[10]~I .oe_power_up = "low";
defparam \r1[10]~I .oe_register_mode = "none";
defparam \r1[10]~I .oe_sync_reset = "none";
defparam \r1[10]~I .operation_mode = "output";
defparam \r1[10]~I .output_async_reset = "none";
defparam \r1[10]~I .output_power_up = "low";
defparam \r1[10]~I .output_register_mode = "none";
defparam \r1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[11]~I (
	.datain(\R1|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[11]));
// synopsys translate_off
defparam \r1[11]~I .input_async_reset = "none";
defparam \r1[11]~I .input_power_up = "low";
defparam \r1[11]~I .input_register_mode = "none";
defparam \r1[11]~I .input_sync_reset = "none";
defparam \r1[11]~I .oe_async_reset = "none";
defparam \r1[11]~I .oe_power_up = "low";
defparam \r1[11]~I .oe_register_mode = "none";
defparam \r1[11]~I .oe_sync_reset = "none";
defparam \r1[11]~I .operation_mode = "output";
defparam \r1[11]~I .output_async_reset = "none";
defparam \r1[11]~I .output_power_up = "low";
defparam \r1[11]~I .output_register_mode = "none";
defparam \r1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[12]~I (
	.datain(\R1|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[12]));
// synopsys translate_off
defparam \r1[12]~I .input_async_reset = "none";
defparam \r1[12]~I .input_power_up = "low";
defparam \r1[12]~I .input_register_mode = "none";
defparam \r1[12]~I .input_sync_reset = "none";
defparam \r1[12]~I .oe_async_reset = "none";
defparam \r1[12]~I .oe_power_up = "low";
defparam \r1[12]~I .oe_register_mode = "none";
defparam \r1[12]~I .oe_sync_reset = "none";
defparam \r1[12]~I .operation_mode = "output";
defparam \r1[12]~I .output_async_reset = "none";
defparam \r1[12]~I .output_power_up = "low";
defparam \r1[12]~I .output_register_mode = "none";
defparam \r1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[13]~I (
	.datain(\R1|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[13]));
// synopsys translate_off
defparam \r1[13]~I .input_async_reset = "none";
defparam \r1[13]~I .input_power_up = "low";
defparam \r1[13]~I .input_register_mode = "none";
defparam \r1[13]~I .input_sync_reset = "none";
defparam \r1[13]~I .oe_async_reset = "none";
defparam \r1[13]~I .oe_power_up = "low";
defparam \r1[13]~I .oe_register_mode = "none";
defparam \r1[13]~I .oe_sync_reset = "none";
defparam \r1[13]~I .operation_mode = "output";
defparam \r1[13]~I .output_async_reset = "none";
defparam \r1[13]~I .output_power_up = "low";
defparam \r1[13]~I .output_register_mode = "none";
defparam \r1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[14]~I (
	.datain(\R1|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[14]));
// synopsys translate_off
defparam \r1[14]~I .input_async_reset = "none";
defparam \r1[14]~I .input_power_up = "low";
defparam \r1[14]~I .input_register_mode = "none";
defparam \r1[14]~I .input_sync_reset = "none";
defparam \r1[14]~I .oe_async_reset = "none";
defparam \r1[14]~I .oe_power_up = "low";
defparam \r1[14]~I .oe_register_mode = "none";
defparam \r1[14]~I .oe_sync_reset = "none";
defparam \r1[14]~I .operation_mode = "output";
defparam \r1[14]~I .output_async_reset = "none";
defparam \r1[14]~I .output_power_up = "low";
defparam \r1[14]~I .output_register_mode = "none";
defparam \r1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[15]~I (
	.datain(\R1|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[15]));
// synopsys translate_off
defparam \r1[15]~I .input_async_reset = "none";
defparam \r1[15]~I .input_power_up = "low";
defparam \r1[15]~I .input_register_mode = "none";
defparam \r1[15]~I .input_sync_reset = "none";
defparam \r1[15]~I .oe_async_reset = "none";
defparam \r1[15]~I .oe_power_up = "low";
defparam \r1[15]~I .oe_register_mode = "none";
defparam \r1[15]~I .oe_sync_reset = "none";
defparam \r1[15]~I .operation_mode = "output";
defparam \r1[15]~I .output_async_reset = "none";
defparam \r1[15]~I .output_power_up = "low";
defparam \r1[15]~I .output_register_mode = "none";
defparam \r1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[0]~I (
	.datain(\R2|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[0]));
// synopsys translate_off
defparam \r2[0]~I .input_async_reset = "none";
defparam \r2[0]~I .input_power_up = "low";
defparam \r2[0]~I .input_register_mode = "none";
defparam \r2[0]~I .input_sync_reset = "none";
defparam \r2[0]~I .oe_async_reset = "none";
defparam \r2[0]~I .oe_power_up = "low";
defparam \r2[0]~I .oe_register_mode = "none";
defparam \r2[0]~I .oe_sync_reset = "none";
defparam \r2[0]~I .operation_mode = "output";
defparam \r2[0]~I .output_async_reset = "none";
defparam \r2[0]~I .output_power_up = "low";
defparam \r2[0]~I .output_register_mode = "none";
defparam \r2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[1]~I (
	.datain(\R2|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[1]));
// synopsys translate_off
defparam \r2[1]~I .input_async_reset = "none";
defparam \r2[1]~I .input_power_up = "low";
defparam \r2[1]~I .input_register_mode = "none";
defparam \r2[1]~I .input_sync_reset = "none";
defparam \r2[1]~I .oe_async_reset = "none";
defparam \r2[1]~I .oe_power_up = "low";
defparam \r2[1]~I .oe_register_mode = "none";
defparam \r2[1]~I .oe_sync_reset = "none";
defparam \r2[1]~I .operation_mode = "output";
defparam \r2[1]~I .output_async_reset = "none";
defparam \r2[1]~I .output_power_up = "low";
defparam \r2[1]~I .output_register_mode = "none";
defparam \r2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[2]~I (
	.datain(\R2|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[2]));
// synopsys translate_off
defparam \r2[2]~I .input_async_reset = "none";
defparam \r2[2]~I .input_power_up = "low";
defparam \r2[2]~I .input_register_mode = "none";
defparam \r2[2]~I .input_sync_reset = "none";
defparam \r2[2]~I .oe_async_reset = "none";
defparam \r2[2]~I .oe_power_up = "low";
defparam \r2[2]~I .oe_register_mode = "none";
defparam \r2[2]~I .oe_sync_reset = "none";
defparam \r2[2]~I .operation_mode = "output";
defparam \r2[2]~I .output_async_reset = "none";
defparam \r2[2]~I .output_power_up = "low";
defparam \r2[2]~I .output_register_mode = "none";
defparam \r2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[3]~I (
	.datain(\R2|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[3]));
// synopsys translate_off
defparam \r2[3]~I .input_async_reset = "none";
defparam \r2[3]~I .input_power_up = "low";
defparam \r2[3]~I .input_register_mode = "none";
defparam \r2[3]~I .input_sync_reset = "none";
defparam \r2[3]~I .oe_async_reset = "none";
defparam \r2[3]~I .oe_power_up = "low";
defparam \r2[3]~I .oe_register_mode = "none";
defparam \r2[3]~I .oe_sync_reset = "none";
defparam \r2[3]~I .operation_mode = "output";
defparam \r2[3]~I .output_async_reset = "none";
defparam \r2[3]~I .output_power_up = "low";
defparam \r2[3]~I .output_register_mode = "none";
defparam \r2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[4]~I (
	.datain(\R2|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[4]));
// synopsys translate_off
defparam \r2[4]~I .input_async_reset = "none";
defparam \r2[4]~I .input_power_up = "low";
defparam \r2[4]~I .input_register_mode = "none";
defparam \r2[4]~I .input_sync_reset = "none";
defparam \r2[4]~I .oe_async_reset = "none";
defparam \r2[4]~I .oe_power_up = "low";
defparam \r2[4]~I .oe_register_mode = "none";
defparam \r2[4]~I .oe_sync_reset = "none";
defparam \r2[4]~I .operation_mode = "output";
defparam \r2[4]~I .output_async_reset = "none";
defparam \r2[4]~I .output_power_up = "low";
defparam \r2[4]~I .output_register_mode = "none";
defparam \r2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[5]~I (
	.datain(\R2|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[5]));
// synopsys translate_off
defparam \r2[5]~I .input_async_reset = "none";
defparam \r2[5]~I .input_power_up = "low";
defparam \r2[5]~I .input_register_mode = "none";
defparam \r2[5]~I .input_sync_reset = "none";
defparam \r2[5]~I .oe_async_reset = "none";
defparam \r2[5]~I .oe_power_up = "low";
defparam \r2[5]~I .oe_register_mode = "none";
defparam \r2[5]~I .oe_sync_reset = "none";
defparam \r2[5]~I .operation_mode = "output";
defparam \r2[5]~I .output_async_reset = "none";
defparam \r2[5]~I .output_power_up = "low";
defparam \r2[5]~I .output_register_mode = "none";
defparam \r2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[6]~I (
	.datain(\R2|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[6]));
// synopsys translate_off
defparam \r2[6]~I .input_async_reset = "none";
defparam \r2[6]~I .input_power_up = "low";
defparam \r2[6]~I .input_register_mode = "none";
defparam \r2[6]~I .input_sync_reset = "none";
defparam \r2[6]~I .oe_async_reset = "none";
defparam \r2[6]~I .oe_power_up = "low";
defparam \r2[6]~I .oe_register_mode = "none";
defparam \r2[6]~I .oe_sync_reset = "none";
defparam \r2[6]~I .operation_mode = "output";
defparam \r2[6]~I .output_async_reset = "none";
defparam \r2[6]~I .output_power_up = "low";
defparam \r2[6]~I .output_register_mode = "none";
defparam \r2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[7]~I (
	.datain(\R2|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[7]));
// synopsys translate_off
defparam \r2[7]~I .input_async_reset = "none";
defparam \r2[7]~I .input_power_up = "low";
defparam \r2[7]~I .input_register_mode = "none";
defparam \r2[7]~I .input_sync_reset = "none";
defparam \r2[7]~I .oe_async_reset = "none";
defparam \r2[7]~I .oe_power_up = "low";
defparam \r2[7]~I .oe_register_mode = "none";
defparam \r2[7]~I .oe_sync_reset = "none";
defparam \r2[7]~I .operation_mode = "output";
defparam \r2[7]~I .output_async_reset = "none";
defparam \r2[7]~I .output_power_up = "low";
defparam \r2[7]~I .output_register_mode = "none";
defparam \r2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[8]~I (
	.datain(\R2|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[8]));
// synopsys translate_off
defparam \r2[8]~I .input_async_reset = "none";
defparam \r2[8]~I .input_power_up = "low";
defparam \r2[8]~I .input_register_mode = "none";
defparam \r2[8]~I .input_sync_reset = "none";
defparam \r2[8]~I .oe_async_reset = "none";
defparam \r2[8]~I .oe_power_up = "low";
defparam \r2[8]~I .oe_register_mode = "none";
defparam \r2[8]~I .oe_sync_reset = "none";
defparam \r2[8]~I .operation_mode = "output";
defparam \r2[8]~I .output_async_reset = "none";
defparam \r2[8]~I .output_power_up = "low";
defparam \r2[8]~I .output_register_mode = "none";
defparam \r2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[9]~I (
	.datain(\R2|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[9]));
// synopsys translate_off
defparam \r2[9]~I .input_async_reset = "none";
defparam \r2[9]~I .input_power_up = "low";
defparam \r2[9]~I .input_register_mode = "none";
defparam \r2[9]~I .input_sync_reset = "none";
defparam \r2[9]~I .oe_async_reset = "none";
defparam \r2[9]~I .oe_power_up = "low";
defparam \r2[9]~I .oe_register_mode = "none";
defparam \r2[9]~I .oe_sync_reset = "none";
defparam \r2[9]~I .operation_mode = "output";
defparam \r2[9]~I .output_async_reset = "none";
defparam \r2[9]~I .output_power_up = "low";
defparam \r2[9]~I .output_register_mode = "none";
defparam \r2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[10]~I (
	.datain(\R2|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[10]));
// synopsys translate_off
defparam \r2[10]~I .input_async_reset = "none";
defparam \r2[10]~I .input_power_up = "low";
defparam \r2[10]~I .input_register_mode = "none";
defparam \r2[10]~I .input_sync_reset = "none";
defparam \r2[10]~I .oe_async_reset = "none";
defparam \r2[10]~I .oe_power_up = "low";
defparam \r2[10]~I .oe_register_mode = "none";
defparam \r2[10]~I .oe_sync_reset = "none";
defparam \r2[10]~I .operation_mode = "output";
defparam \r2[10]~I .output_async_reset = "none";
defparam \r2[10]~I .output_power_up = "low";
defparam \r2[10]~I .output_register_mode = "none";
defparam \r2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[11]~I (
	.datain(\R2|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[11]));
// synopsys translate_off
defparam \r2[11]~I .input_async_reset = "none";
defparam \r2[11]~I .input_power_up = "low";
defparam \r2[11]~I .input_register_mode = "none";
defparam \r2[11]~I .input_sync_reset = "none";
defparam \r2[11]~I .oe_async_reset = "none";
defparam \r2[11]~I .oe_power_up = "low";
defparam \r2[11]~I .oe_register_mode = "none";
defparam \r2[11]~I .oe_sync_reset = "none";
defparam \r2[11]~I .operation_mode = "output";
defparam \r2[11]~I .output_async_reset = "none";
defparam \r2[11]~I .output_power_up = "low";
defparam \r2[11]~I .output_register_mode = "none";
defparam \r2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[12]~I (
	.datain(\R2|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[12]));
// synopsys translate_off
defparam \r2[12]~I .input_async_reset = "none";
defparam \r2[12]~I .input_power_up = "low";
defparam \r2[12]~I .input_register_mode = "none";
defparam \r2[12]~I .input_sync_reset = "none";
defparam \r2[12]~I .oe_async_reset = "none";
defparam \r2[12]~I .oe_power_up = "low";
defparam \r2[12]~I .oe_register_mode = "none";
defparam \r2[12]~I .oe_sync_reset = "none";
defparam \r2[12]~I .operation_mode = "output";
defparam \r2[12]~I .output_async_reset = "none";
defparam \r2[12]~I .output_power_up = "low";
defparam \r2[12]~I .output_register_mode = "none";
defparam \r2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[13]~I (
	.datain(\R2|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[13]));
// synopsys translate_off
defparam \r2[13]~I .input_async_reset = "none";
defparam \r2[13]~I .input_power_up = "low";
defparam \r2[13]~I .input_register_mode = "none";
defparam \r2[13]~I .input_sync_reset = "none";
defparam \r2[13]~I .oe_async_reset = "none";
defparam \r2[13]~I .oe_power_up = "low";
defparam \r2[13]~I .oe_register_mode = "none";
defparam \r2[13]~I .oe_sync_reset = "none";
defparam \r2[13]~I .operation_mode = "output";
defparam \r2[13]~I .output_async_reset = "none";
defparam \r2[13]~I .output_power_up = "low";
defparam \r2[13]~I .output_register_mode = "none";
defparam \r2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[14]~I (
	.datain(\R2|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[14]));
// synopsys translate_off
defparam \r2[14]~I .input_async_reset = "none";
defparam \r2[14]~I .input_power_up = "low";
defparam \r2[14]~I .input_register_mode = "none";
defparam \r2[14]~I .input_sync_reset = "none";
defparam \r2[14]~I .oe_async_reset = "none";
defparam \r2[14]~I .oe_power_up = "low";
defparam \r2[14]~I .oe_register_mode = "none";
defparam \r2[14]~I .oe_sync_reset = "none";
defparam \r2[14]~I .operation_mode = "output";
defparam \r2[14]~I .output_async_reset = "none";
defparam \r2[14]~I .output_power_up = "low";
defparam \r2[14]~I .output_register_mode = "none";
defparam \r2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[15]~I (
	.datain(\R2|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[15]));
// synopsys translate_off
defparam \r2[15]~I .input_async_reset = "none";
defparam \r2[15]~I .input_power_up = "low";
defparam \r2[15]~I .input_register_mode = "none";
defparam \r2[15]~I .input_sync_reset = "none";
defparam \r2[15]~I .oe_async_reset = "none";
defparam \r2[15]~I .oe_power_up = "low";
defparam \r2[15]~I .oe_register_mode = "none";
defparam \r2[15]~I .oe_sync_reset = "none";
defparam \r2[15]~I .operation_mode = "output";
defparam \r2[15]~I .output_async_reset = "none";
defparam \r2[15]~I .output_power_up = "low";
defparam \r2[15]~I .output_register_mode = "none";
defparam \r2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[0]~I (
	.datain(\R3|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[0]));
// synopsys translate_off
defparam \r3[0]~I .input_async_reset = "none";
defparam \r3[0]~I .input_power_up = "low";
defparam \r3[0]~I .input_register_mode = "none";
defparam \r3[0]~I .input_sync_reset = "none";
defparam \r3[0]~I .oe_async_reset = "none";
defparam \r3[0]~I .oe_power_up = "low";
defparam \r3[0]~I .oe_register_mode = "none";
defparam \r3[0]~I .oe_sync_reset = "none";
defparam \r3[0]~I .operation_mode = "output";
defparam \r3[0]~I .output_async_reset = "none";
defparam \r3[0]~I .output_power_up = "low";
defparam \r3[0]~I .output_register_mode = "none";
defparam \r3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[1]~I (
	.datain(\R3|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[1]));
// synopsys translate_off
defparam \r3[1]~I .input_async_reset = "none";
defparam \r3[1]~I .input_power_up = "low";
defparam \r3[1]~I .input_register_mode = "none";
defparam \r3[1]~I .input_sync_reset = "none";
defparam \r3[1]~I .oe_async_reset = "none";
defparam \r3[1]~I .oe_power_up = "low";
defparam \r3[1]~I .oe_register_mode = "none";
defparam \r3[1]~I .oe_sync_reset = "none";
defparam \r3[1]~I .operation_mode = "output";
defparam \r3[1]~I .output_async_reset = "none";
defparam \r3[1]~I .output_power_up = "low";
defparam \r3[1]~I .output_register_mode = "none";
defparam \r3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[2]~I (
	.datain(\R3|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[2]));
// synopsys translate_off
defparam \r3[2]~I .input_async_reset = "none";
defparam \r3[2]~I .input_power_up = "low";
defparam \r3[2]~I .input_register_mode = "none";
defparam \r3[2]~I .input_sync_reset = "none";
defparam \r3[2]~I .oe_async_reset = "none";
defparam \r3[2]~I .oe_power_up = "low";
defparam \r3[2]~I .oe_register_mode = "none";
defparam \r3[2]~I .oe_sync_reset = "none";
defparam \r3[2]~I .operation_mode = "output";
defparam \r3[2]~I .output_async_reset = "none";
defparam \r3[2]~I .output_power_up = "low";
defparam \r3[2]~I .output_register_mode = "none";
defparam \r3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[3]~I (
	.datain(\R3|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[3]));
// synopsys translate_off
defparam \r3[3]~I .input_async_reset = "none";
defparam \r3[3]~I .input_power_up = "low";
defparam \r3[3]~I .input_register_mode = "none";
defparam \r3[3]~I .input_sync_reset = "none";
defparam \r3[3]~I .oe_async_reset = "none";
defparam \r3[3]~I .oe_power_up = "low";
defparam \r3[3]~I .oe_register_mode = "none";
defparam \r3[3]~I .oe_sync_reset = "none";
defparam \r3[3]~I .operation_mode = "output";
defparam \r3[3]~I .output_async_reset = "none";
defparam \r3[3]~I .output_power_up = "low";
defparam \r3[3]~I .output_register_mode = "none";
defparam \r3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[4]~I (
	.datain(\R3|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[4]));
// synopsys translate_off
defparam \r3[4]~I .input_async_reset = "none";
defparam \r3[4]~I .input_power_up = "low";
defparam \r3[4]~I .input_register_mode = "none";
defparam \r3[4]~I .input_sync_reset = "none";
defparam \r3[4]~I .oe_async_reset = "none";
defparam \r3[4]~I .oe_power_up = "low";
defparam \r3[4]~I .oe_register_mode = "none";
defparam \r3[4]~I .oe_sync_reset = "none";
defparam \r3[4]~I .operation_mode = "output";
defparam \r3[4]~I .output_async_reset = "none";
defparam \r3[4]~I .output_power_up = "low";
defparam \r3[4]~I .output_register_mode = "none";
defparam \r3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[5]~I (
	.datain(\R3|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[5]));
// synopsys translate_off
defparam \r3[5]~I .input_async_reset = "none";
defparam \r3[5]~I .input_power_up = "low";
defparam \r3[5]~I .input_register_mode = "none";
defparam \r3[5]~I .input_sync_reset = "none";
defparam \r3[5]~I .oe_async_reset = "none";
defparam \r3[5]~I .oe_power_up = "low";
defparam \r3[5]~I .oe_register_mode = "none";
defparam \r3[5]~I .oe_sync_reset = "none";
defparam \r3[5]~I .operation_mode = "output";
defparam \r3[5]~I .output_async_reset = "none";
defparam \r3[5]~I .output_power_up = "low";
defparam \r3[5]~I .output_register_mode = "none";
defparam \r3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[6]~I (
	.datain(\R3|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[6]));
// synopsys translate_off
defparam \r3[6]~I .input_async_reset = "none";
defparam \r3[6]~I .input_power_up = "low";
defparam \r3[6]~I .input_register_mode = "none";
defparam \r3[6]~I .input_sync_reset = "none";
defparam \r3[6]~I .oe_async_reset = "none";
defparam \r3[6]~I .oe_power_up = "low";
defparam \r3[6]~I .oe_register_mode = "none";
defparam \r3[6]~I .oe_sync_reset = "none";
defparam \r3[6]~I .operation_mode = "output";
defparam \r3[6]~I .output_async_reset = "none";
defparam \r3[6]~I .output_power_up = "low";
defparam \r3[6]~I .output_register_mode = "none";
defparam \r3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[7]~I (
	.datain(\R3|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[7]));
// synopsys translate_off
defparam \r3[7]~I .input_async_reset = "none";
defparam \r3[7]~I .input_power_up = "low";
defparam \r3[7]~I .input_register_mode = "none";
defparam \r3[7]~I .input_sync_reset = "none";
defparam \r3[7]~I .oe_async_reset = "none";
defparam \r3[7]~I .oe_power_up = "low";
defparam \r3[7]~I .oe_register_mode = "none";
defparam \r3[7]~I .oe_sync_reset = "none";
defparam \r3[7]~I .operation_mode = "output";
defparam \r3[7]~I .output_async_reset = "none";
defparam \r3[7]~I .output_power_up = "low";
defparam \r3[7]~I .output_register_mode = "none";
defparam \r3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[8]~I (
	.datain(\R3|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[8]));
// synopsys translate_off
defparam \r3[8]~I .input_async_reset = "none";
defparam \r3[8]~I .input_power_up = "low";
defparam \r3[8]~I .input_register_mode = "none";
defparam \r3[8]~I .input_sync_reset = "none";
defparam \r3[8]~I .oe_async_reset = "none";
defparam \r3[8]~I .oe_power_up = "low";
defparam \r3[8]~I .oe_register_mode = "none";
defparam \r3[8]~I .oe_sync_reset = "none";
defparam \r3[8]~I .operation_mode = "output";
defparam \r3[8]~I .output_async_reset = "none";
defparam \r3[8]~I .output_power_up = "low";
defparam \r3[8]~I .output_register_mode = "none";
defparam \r3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[9]~I (
	.datain(\R3|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[9]));
// synopsys translate_off
defparam \r3[9]~I .input_async_reset = "none";
defparam \r3[9]~I .input_power_up = "low";
defparam \r3[9]~I .input_register_mode = "none";
defparam \r3[9]~I .input_sync_reset = "none";
defparam \r3[9]~I .oe_async_reset = "none";
defparam \r3[9]~I .oe_power_up = "low";
defparam \r3[9]~I .oe_register_mode = "none";
defparam \r3[9]~I .oe_sync_reset = "none";
defparam \r3[9]~I .operation_mode = "output";
defparam \r3[9]~I .output_async_reset = "none";
defparam \r3[9]~I .output_power_up = "low";
defparam \r3[9]~I .output_register_mode = "none";
defparam \r3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[10]~I (
	.datain(\R3|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[10]));
// synopsys translate_off
defparam \r3[10]~I .input_async_reset = "none";
defparam \r3[10]~I .input_power_up = "low";
defparam \r3[10]~I .input_register_mode = "none";
defparam \r3[10]~I .input_sync_reset = "none";
defparam \r3[10]~I .oe_async_reset = "none";
defparam \r3[10]~I .oe_power_up = "low";
defparam \r3[10]~I .oe_register_mode = "none";
defparam \r3[10]~I .oe_sync_reset = "none";
defparam \r3[10]~I .operation_mode = "output";
defparam \r3[10]~I .output_async_reset = "none";
defparam \r3[10]~I .output_power_up = "low";
defparam \r3[10]~I .output_register_mode = "none";
defparam \r3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[11]~I (
	.datain(\R3|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[11]));
// synopsys translate_off
defparam \r3[11]~I .input_async_reset = "none";
defparam \r3[11]~I .input_power_up = "low";
defparam \r3[11]~I .input_register_mode = "none";
defparam \r3[11]~I .input_sync_reset = "none";
defparam \r3[11]~I .oe_async_reset = "none";
defparam \r3[11]~I .oe_power_up = "low";
defparam \r3[11]~I .oe_register_mode = "none";
defparam \r3[11]~I .oe_sync_reset = "none";
defparam \r3[11]~I .operation_mode = "output";
defparam \r3[11]~I .output_async_reset = "none";
defparam \r3[11]~I .output_power_up = "low";
defparam \r3[11]~I .output_register_mode = "none";
defparam \r3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[12]~I (
	.datain(\R3|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[12]));
// synopsys translate_off
defparam \r3[12]~I .input_async_reset = "none";
defparam \r3[12]~I .input_power_up = "low";
defparam \r3[12]~I .input_register_mode = "none";
defparam \r3[12]~I .input_sync_reset = "none";
defparam \r3[12]~I .oe_async_reset = "none";
defparam \r3[12]~I .oe_power_up = "low";
defparam \r3[12]~I .oe_register_mode = "none";
defparam \r3[12]~I .oe_sync_reset = "none";
defparam \r3[12]~I .operation_mode = "output";
defparam \r3[12]~I .output_async_reset = "none";
defparam \r3[12]~I .output_power_up = "low";
defparam \r3[12]~I .output_register_mode = "none";
defparam \r3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[13]~I (
	.datain(\R3|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[13]));
// synopsys translate_off
defparam \r3[13]~I .input_async_reset = "none";
defparam \r3[13]~I .input_power_up = "low";
defparam \r3[13]~I .input_register_mode = "none";
defparam \r3[13]~I .input_sync_reset = "none";
defparam \r3[13]~I .oe_async_reset = "none";
defparam \r3[13]~I .oe_power_up = "low";
defparam \r3[13]~I .oe_register_mode = "none";
defparam \r3[13]~I .oe_sync_reset = "none";
defparam \r3[13]~I .operation_mode = "output";
defparam \r3[13]~I .output_async_reset = "none";
defparam \r3[13]~I .output_power_up = "low";
defparam \r3[13]~I .output_register_mode = "none";
defparam \r3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[14]~I (
	.datain(\R3|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[14]));
// synopsys translate_off
defparam \r3[14]~I .input_async_reset = "none";
defparam \r3[14]~I .input_power_up = "low";
defparam \r3[14]~I .input_register_mode = "none";
defparam \r3[14]~I .input_sync_reset = "none";
defparam \r3[14]~I .oe_async_reset = "none";
defparam \r3[14]~I .oe_power_up = "low";
defparam \r3[14]~I .oe_register_mode = "none";
defparam \r3[14]~I .oe_sync_reset = "none";
defparam \r3[14]~I .operation_mode = "output";
defparam \r3[14]~I .output_async_reset = "none";
defparam \r3[14]~I .output_power_up = "low";
defparam \r3[14]~I .output_register_mode = "none";
defparam \r3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[15]~I (
	.datain(\R3|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[15]));
// synopsys translate_off
defparam \r3[15]~I .input_async_reset = "none";
defparam \r3[15]~I .input_power_up = "low";
defparam \r3[15]~I .input_register_mode = "none";
defparam \r3[15]~I .input_sync_reset = "none";
defparam \r3[15]~I .oe_async_reset = "none";
defparam \r3[15]~I .oe_power_up = "low";
defparam \r3[15]~I .oe_register_mode = "none";
defparam \r3[15]~I .oe_sync_reset = "none";
defparam \r3[15]~I .operation_mode = "output";
defparam \r3[15]~I .output_async_reset = "none";
defparam \r3[15]~I .output_power_up = "low";
defparam \r3[15]~I .output_register_mode = "none";
defparam \r3[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
