Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Feb 12 14:28:06 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_btn_methodology_drc_routed.rpt -pb top_btn_methodology_drc_routed.pb -rpx top_btn_methodology_drc_routed.rpx
| Design       : top_btn
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 3          |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin u_button_debounce/u1_D_FF/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin u_button_debounce/u2_D_FF/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin u_led_toggle/r_led_toggle_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>


