# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui work.testbench -do "questa.tcl" -voptargs="+acc" -l 02_truth_table/out/sim.log -wlf 02_truth_table/out/sim.wlf 
# Start time: 20:33:22 on May 07,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.truth_table(fast)
# do questa.tcl
# a = 0, b = 1, c = 1
# a = 1, b = 1, c = 1
# ** Note: $stop    : 02_truth_table/generator.svh(9)
#    Time: 80 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at 02_truth_table/generator.svh line 9
# Saving coverage database on exit...
# End time: 20:33:47 on May 07,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
