INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/register_new/register_new.srcs/sources_1/new/ALU_RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/register_new/register_new.srcs/sources_1/new/SMG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/register_new/register_new.srcs/sources_1/new/delay_5ms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_5ms
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/register_new/register_new.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/register_new/register_new.srcs/sources_1/new/shumaguan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shumaguan
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/register_new/register_new.srcs/sim_1/new/ALU_RegisterFile_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_RegisterFile_Test
