{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 82,
   "metadata": {},
   "outputs": [],
   "source": [
    "from asl.ARMParser import get_parser\n",
    "from asl.ARMAST import Instruction\n",
    "from ARMIntrinsics import EncodingFields\n",
    "# from ARMTypes import *\n",
    "from ARMAST import *\n",
    "import json\n",
    "\n",
    "with open(\"intr.json\", 'r') as fi:\n",
    "    I = json.load(fi)\n",
    "with open(\"asl/arm_instrs.sexpr\") as f:\n",
    "    data = f.read()\n",
    "parser = get_parser()\n",
    "Instrs: List[Instruction] = parser.parse(data)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[StmtCall(qid=QualifiedIdentifier(archQualifier='ANY', id='CheckFPAdvSIMDEnabled64'), exprs=[]), StmtVarDeclInit(symboldecl=SymbolDecl(id='operand1', ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')))), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='V')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='n')))])), StmtVarDeclInit(symboldecl=SymbolDecl(id='operand2', ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')))), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='V')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='m')))])), StmtVarsDecl(ids=['result'], ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')))), StmtVarsDecl(ids=['element1'], ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))), StmtVarsDecl(ids=['element2'], ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))), StmtFor(id='e', expr0=ExprLitInt(integer=0), expr1=ExprBinOp(binop='\"-\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='elements')), rhs=ExprLitInt(integer=1)), stmts=[StmtAssign(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element1')), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='operand1'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))])), StmtAssign(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element2')), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='operand2'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))])), StmtIf(stmtifcases=[StmtIfCase(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='sub_op')), stmts=[StmtAssign(lvalexpr=LValArrayIndex(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='result'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))]), expr=ExprBinOp(binop='\"-\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element1')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element2'))))])], maybe_stmts=[StmtAssign(lvalexpr=LValArrayIndex(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='result'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))]), expr=ExprBinOp(binop='\"+\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element1')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element2'))))])]), StmtAssign(lvalexpr=LValArrayIndex(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='V')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='d')))]), expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='result')))] InstructionEncoding(encName='aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_simd', encInstrSet='A64', encFields=[InstructionField(instFieldName='Q', instFieldBegin=30, instFieldOffset=1), InstructionField(instFieldName='U', instFieldBegin=29, instFieldOffset=1), InstructionField(instFieldName='size', instFieldBegin=22, instFieldOffset=2), InstructionField(instFieldName='Rm', instFieldBegin=16, instFieldOffset=5), InstructionField(instFieldName='Rn', instFieldBegin=5, instFieldOffset=5), InstructionField(instFieldName='Rd', instFieldBegin=0, instFieldOffset=5)], encOpcodeMask='0xx01110 xx1xxxxx 100001xx xxxxxxxx', encGuard=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='TRUE')), encUnpredictable=[], encDecode=[StmtVarDeclInit(symboldecl=SymbolDecl(id='d', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Rd'))])), StmtVarDeclInit(symboldecl=SymbolDecl(id='n', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Rn'))])), StmtVarDeclInit(symboldecl=SymbolDecl(id='m', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Rm'))])), StmtIf(stmtifcases=[StmtIfCase(expr=ExprBinOp(binop='\"==\"', lhs=ExprBinOp(binop='\":\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='size')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Q'))), rhs=ExprLitBin(bitvector='110')), stmts=[StmtUndefined()])], maybe_stmts=Nothing()), StmtVarDeclInit(symboldecl=SymbolDecl(id='esize', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprBinOp(binop='\"<<\"', lhs=ExprLitInt(integer=8), rhs=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='size'))]))), StmtVarDeclInit(symboldecl=SymbolDecl(id='datasize', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprIf(exprtest=ExprBinOp(binop='\"==\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Q')), rhs=ExprLitBin(bitvector='1')), exprresult=ExprLitInt(integer=128), exprelse=ExprLitInt(integer=64))), StmtVarDeclInit(symboldecl=SymbolDecl(id='elements', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprBinOp(binop='\"DIV\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))), StmtVarDeclInit(symboldecl=SymbolDecl(id='sub_op', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='boolean'))), expr=ExprBinOp(binop='\"==\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='U')), rhs=ExprLitBin(bitvector='1')))])\n",
      "[StmtCall(qid=QualifiedIdentifier(archQualifier='ANY', id='CheckFPAdvSIMDEnabled64'), exprs=[]), StmtVarDeclInit(symboldecl=SymbolDecl(id='operand1', ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')))), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='V')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='n')))])), StmtVarDeclInit(symboldecl=SymbolDecl(id='operand2', ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')))), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='V')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='m')))])), StmtVarsDecl(ids=['result'], ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')))), StmtVarsDecl(ids=['element1'], ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))), StmtVarsDecl(ids=['element2'], ty=TypeFun(id='bits', expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))), StmtFor(id='e', expr0=ExprLitInt(integer=0), expr1=ExprBinOp(binop='\"-\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='elements')), rhs=ExprLitInt(integer=1)), stmts=[StmtAssign(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element1')), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='operand1'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))])), StmtAssign(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element2')), expr=ExprIndex(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='operand2'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))])), StmtIf(stmtifcases=[StmtIfCase(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='sub_op')), stmts=[StmtAssign(lvalexpr=LValArrayIndex(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='result'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))]), expr=ExprBinOp(binop='\"-\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element1')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element2'))))])], maybe_stmts=[StmtAssign(lvalexpr=LValArrayIndex(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Elem')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='result'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='e'))), SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))]), expr=ExprBinOp(binop='\"+\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element1')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='element2'))))])]), StmtAssign(lvalexpr=LValArrayIndex(lvalexpr=LValVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='V')), slices=[SliceSingle(expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='d')))]), expr=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='result')))] InstructionEncoding(encName='aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_simd', encInstrSet='A64', encFields=[InstructionField(instFieldName='Q', instFieldBegin=30, instFieldOffset=1), InstructionField(instFieldName='U', instFieldBegin=29, instFieldOffset=1), InstructionField(instFieldName='size', instFieldBegin=22, instFieldOffset=2), InstructionField(instFieldName='Rm', instFieldBegin=16, instFieldOffset=5), InstructionField(instFieldName='Rn', instFieldBegin=5, instFieldOffset=5), InstructionField(instFieldName='Rd', instFieldBegin=0, instFieldOffset=5)], encOpcodeMask='0xx01110 xx1xxxxx 100001xx xxxxxxxx', encGuard=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='TRUE')), encUnpredictable=[], encDecode=[StmtVarDeclInit(symboldecl=SymbolDecl(id='d', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Rd'))])), StmtVarDeclInit(symboldecl=SymbolDecl(id='n', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Rn'))])), StmtVarDeclInit(symboldecl=SymbolDecl(id='m', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Rm'))])), StmtIf(stmtifcases=[StmtIfCase(expr=ExprBinOp(binop='\"==\"', lhs=ExprBinOp(binop='\":\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='size')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Q'))), rhs=ExprLitBin(bitvector='110')), stmts=[StmtUndefined()])], maybe_stmts=Nothing()), StmtVarDeclInit(symboldecl=SymbolDecl(id='esize', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprBinOp(binop='\"<<\"', lhs=ExprLitInt(integer=8), rhs=ExprCall(qid=QualifiedIdentifier(archQualifier='ANY', id='UInt'), exprs=[ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='size'))]))), StmtVarDeclInit(symboldecl=SymbolDecl(id='datasize', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprIf(exprtest=ExprBinOp(binop='\"==\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='Q')), rhs=ExprLitBin(bitvector='1')), exprresult=ExprLitInt(integer=128), exprelse=ExprLitInt(integer=64))), StmtVarDeclInit(symboldecl=SymbolDecl(id='elements', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='integer'))), expr=ExprBinOp(binop='\"DIV\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='datasize')), rhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='esize')))), StmtVarDeclInit(symboldecl=SymbolDecl(id='sub_op', ty=TypeRef(qid=QualifiedIdentifier(archQualifier='ANY', id='boolean'))), expr=ExprBinOp(binop='\"==\"', lhs=ExprVarRef(qid=QualifiedIdentifier(archQualifier='ANY', id='U')), rhs=ExprLitBin(bitvector='1')))])\n"
     ]
    }
   ],
   "source": [
    "enc = \"aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_simd\"\n",
    "field = EncodingFields[enc]\n",
    "op = None\n",
    "encoding = None\n",
    "for i in Instrs:\n",
    "    for j in i.instEncodings:\n",
    "        if j.encName == enc:\n",
    "            op = i.instExecute\n",
    "            encoding = j\n",
    "            print(op, encoding)\n",
    "            break\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 99,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 148,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "8\n",
      "{'Q': '0', 'U': '1', 'size': '0', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} {'d': 0, 'n': 0, 'm': 0, 'esize': 8, 'datasize': 64, 'elements': 8, 'sub_op': True}\n",
      "{'Q': '1', 'U': '1', 'size': '0', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} {'d': 0, 'n': 0, 'm': 0, 'esize': 8, 'datasize': 128, 'elements': 16, 'sub_op': True}\n",
      "{'Q': '0', 'U': '1', 'size': '1', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} {'d': 0, 'n': 0, 'm': 0, 'esize': 16, 'datasize': 64, 'elements': 4, 'sub_op': True}\n",
      "{'Q': '1', 'U': '1', 'size': '1', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} {'d': 0, 'n': 0, 'm': 0, 'esize': 16, 'datasize': 128, 'elements': 8, 'sub_op': True}\n",
      "{'Q': '0', 'U': '1', 'size': '10', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} {'d': 0, 'n': 0, 'm': 0, 'esize': 32, 'datasize': 64, 'elements': 2, 'sub_op': True}\n",
      "{'Q': '1', 'U': '1', 'size': '10', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} {'d': 0, 'n': 0, 'm': 0, 'esize': 32, 'datasize': 128, 'elements': 4, 'sub_op': True}\n",
      "{'Q': '0', 'U': '1', 'size': '11', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} undefined\n",
      "{'Q': '1', 'U': '1', 'size': '11', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'} {'d': 0, 'n': 0, 'm': 0, 'esize': 64, 'datasize': 128, 'elements': 2, 'sub_op': True}\n"
     ]
    }
   ],
   "source": [
    "\n",
    "\n",
    "opcd = genPossibleOpcode({'Q': 'x', 'U': '1', 'size': 'xx', 'Rm': 'xxxxx',\n",
    "                          'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'})\n",
    "print(len(opcd))\n",
    "for i in opcd:\n",
    "    D = DecodeContext(i)\n",
    "    D.walk(newAST)\n",
    "    if D.undefined:\n",
    "        print(i, 'undefined')\n",
    "    else:\n",
    "        print(i, D.result)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 192,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "aarch64_vector_arithmetic_binary_uniform_add_fp16\n",
      "aarch64_vector_arithmetic_binary_uniform_add_fp\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_dmacc_sisd\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_dmacc_simd\n",
      "aarch64_vector_arithmetic_unary_special_recip_int\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_vector_shift_right_narrow_logical\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_wide\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_single\n",
      "aarch64_vector_arithmetic_unary_fp16_round\n",
      "aarch64_vector_arithmetic_unary_float_round\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_accum\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp_simd\n",
      "aarch64_vector_crypto_sm3_sm3tt1a\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_accum_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_accum_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_1985\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_1985\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_mul_norounding_lower\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_mul_norounding_upper\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_pair\n",
      "aarch64_vector_reduce_fp16_maxnm_sisd\n",
      "aarch64_vector_reduce_fp_maxnm_sisd\n",
      "aarch64_vector_logical\n",
      "aarch64_vector_transfer_vector_cpy_dup_sisd\n",
      "aarch64_vector_transfer_vector_cpy_dup_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_simd\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_long\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_narrow\n",
      "aarch64_vector_arithmetic_binary_uniform_add_fp16\n",
      "aarch64_vector_arithmetic_binary_uniform_add_fp\n",
      "aarch64_vector_arithmetic_binary_uniform_add_halving_rounding\n",
      "aarch64_vector_arithmetic_unary_diff_neg_fp16\n",
      "aarch64_vector_arithmetic_unary_diff_neg_float\n",
      "aarch64_vector_shift_conv_int_sisd\n",
      "aarch64_vector_shift_conv_int_simd\n",
      "aarch64_vector_crypto_sha3_bcax\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_pair\n",
      "aarch64_vector_crypto_sha3_rax1\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp16_extended_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_extended_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp16_extended_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_extended_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_fp_complex\n",
      "aarch64_vector_shift_right_narrow_uniform_sisd\n",
      "aarch64_vector_shift_right_narrow_uniform_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_single\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_accum\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_double_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_double_simd\n",
      "aarch64_vector_crypto_sha512_sha512h\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_int\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_binary_uniform_diff\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd\n",
      "aarch64_vector_shift_right_narrow_logical\n",
      "aarch64_vector_reduce_int_max\n",
      "aarch64_vector_arithmetic_unary_special_frecpx_fp16\n",
      "aarch64_vector_arithmetic_unary_special_frecpx\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_pair\n",
      "aarch64_vector_crypto_sm3_sm3tt2b\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_narrow\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_1985\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_1985\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_bsl_eor\n",
      "aarch64_vector_arithmetic_unary_add_pairwise\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_simd\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_unary_diff_neg_int_sisd\n",
      "aarch64_vector_arithmetic_unary_diff_neg_int_simd\n",
      "aarch64_vector_crypto_sha2op_sha1_hash\n",
      "aarch64_vector_crypto_sha512_sha512h2\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_double_sisd\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_double_simd\n",
      "aarch64_vector_arithmetic_unary_clsz\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_narrow\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_mul_norounding_i_lower\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_mul_norounding_i_upper\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_vector_crypto_sha3op_sha256_sched1\n",
      "aarch64_vector_crypto_sha3op_sha1_sched0\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_rsqrts_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_rsqrts_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_rsqrts_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_rsqrts_simd\n",
      "aarch64_vector_transfer_vector_permute_unzip\n",
      "aarch64_vector_arithmetic_unary_add_saturating_sisd\n",
      "aarch64_vector_arithmetic_unary_add_saturating_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp16_fused\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_fused\n",
      "aarch64_vector_crypto_aes_mix\n",
      "aarch64_vector_arithmetic_binary_uniform_add_saturating_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_saturating_simd\n",
      "aarch64_vector_crypto_sha3op_sha256_hash\n",
      "aarch64_vector_shift_conv_float_sisd\n",
      "aarch64_vector_shift_conv_float_simd\n",
      "aarch64_vector_shift_right_narrow_nonuniform_sisd\n",
      "aarch64_vector_shift_right_narrow_nonuniform_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_halving_rounding\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_wide\n",
      "aarch64_vector_arithmetic_binary_element_mul_long\n",
      "aarch64_vector_arithmetic_unary_clsz\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_and_orr\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_int\n",
      "aarch64_vector_arithmetic_unary_float_round_frint_32_64\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_saturating_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_saturating_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_fp16_round\n",
      "aarch64_vector_arithmetic_unary_float_round\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_special_sqrt_est_fp16_sisd\n",
      "aarch64_vector_arithmetic_unary_special_sqrt_est_float_sisd\n",
      "aarch64_vector_arithmetic_unary_special_sqrt_est_fp16_simd\n",
      "aarch64_vector_arithmetic_unary_special_sqrt_est_float_simd\n",
      "aarch64_vector_arithmetic_unary_shift\n",
      "aarch64_vector_shift_right_narrow_uniform_sisd\n",
      "aarch64_vector_shift_right_narrow_uniform_simd\n",
      "aarch64_vector_arithmetic_binary_element_dotp\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_reduce_fp16_add_sisd\n",
      "aarch64_vector_reduce_fp_add_sisd\n",
      "aarch64_vector_arithmetic_unary_diff_neg_sat_sisd\n",
      "aarch64_vector_arithmetic_unary_diff_neg_sat_simd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_int_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_int_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_int_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_int_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_bitwise_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_bitwise_simd\n",
      "aarch64_vector_arithmetic_unary_fp16_round\n",
      "aarch64_vector_arithmetic_unary_float_round\n",
      "aarch64_vector_reduce_add_sisd\n",
      "aarch64_vector_transfer_integer_move_signed\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_double_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_double_simd\n",
      "aarch64_vector_crypto_sha512_sha512su0\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_complex\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_vector_reduce_fp16_max_sisd\n",
      "aarch64_vector_reduce_fp_max_sisd\n",
      "aarch64_vector_reduce_add_long\n",
      "aarch64_vector_crypto_sha3op_sha1_hash_majority\n",
      "aarch64_vector_shift_left_sat_sisd\n",
      "aarch64_vector_shift_left_sat_simd\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_accum\n",
      "aarch64_vector_arithmetic_unary_fp16_round\n",
      "aarch64_vector_arithmetic_unary_float_round\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_binary_disparate_diff\n",
      "aarch64_vector_arithmetic_binary_disparate_diff\n",
      "aarch64_vector_shift_right_narrow_nonuniform_sisd\n",
      "aarch64_vector_shift_right_narrow_nonuniform_simd\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_bsl_eor\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_mul_norounding_i_lower\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_mul_norounding_i_upper\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_and_orr\n",
      "aarch64_vector_arithmetic_binary_element_mul_high_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_high_simd\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_wide\n",
      "aarch64_vector_transfer_vector_permute_zip\n",
      "aarch64_vector_crypto_aes_mix\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_bitwise_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_bitwise_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_2008\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_2008\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp_simd\n",
      "aarch64_vector_shift_left_sat_sisd\n",
      "aarch64_vector_shift_left_sat_simd\n",
      "aarch64_vector_arithmetic_unary_add_saturating_sisd\n",
      "aarch64_vector_arithmetic_unary_add_saturating_simd\n",
      "aarch64_vector_reduce_add_long\n",
      "aarch64_vector_arithmetic_unary_extract_nosat\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_high_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_high_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_product\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_poly\n",
      "aarch64_vector_shift_right_narrow_uniform_sisd\n",
      "aarch64_vector_shift_right_narrow_uniform_simd\n",
      "aarch64_vector_logical\n",
      "aarch64_vector_arithmetic_binary_disparate_diff\n",
      "aarch64_vector_logical\n",
      "aarch64_vector_crypto_aes_round\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_long\n",
      "aarch64_vector_transfer_vector_permute_transpose\n",
      "aarch64_vector_shift_right_insert_sisd\n",
      "aarch64_vector_shift_right_insert_simd\n",
      "aarch64_vector_transfer_integer_move_unsigned\n",
      "aarch64_vector_arithmetic_unary_float_round_frint_32_64\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_2008\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_2008\n",
      "aarch64_vector_arithmetic_unary_rbit\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_dotp\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_transfer_vector_permute_transpose\n",
      "aarch64_vector_reduce_fp16_max_simd\n",
      "aarch64_vector_reduce_fp_max_simd\n",
      "aarch64_vector_crypto_sha3op_sha256_hash\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_pair\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_wide\n",
      "aarch64_vector_crypto_aes_round\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_product\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_simd\n",
      "aarch64_vector_arithmetic_binary_element_dotp\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp16_product\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_product\n",
      "aarch64_vector_arithmetic_binary_disparate_diff\n",
      "aarch64_vector_transfer_vector_permute_unzip\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_dmacc_sisd\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_dmacc_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_dotp\n",
      "aarch64_vector_transfer_vector_insert\n",
      "aarch64_vector_arithmetic_binary_uniform_recps_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_recps_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_recps_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_recps_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_high_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_high_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_int\n",
      "aarch64_vector_shift_left_insert_sisd\n",
      "aarch64_vector_shift_left_insert_simd\n",
      "aarch64_vector_arithmetic_unary_special_sqrt_est_int\n",
      "aarch64_vector_transfer_vector_permute_zip\n",
      "aarch64_vector_crypto_sm3_sm3tt1b\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_accum\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_1985\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_1985\n",
      "aarch64_vector_crypto_sm4_sm4enc\n",
      "aarch64_vector_crypto_sha3op_sha1_hash_parity\n",
      "aarch64_vector_reduce_int_max\n",
      "aarch64_vector_arithmetic_unary_extract_sat_sisd\n",
      "aarch64_vector_arithmetic_unary_extract_sat_simd\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_vector_reduce_fp16_maxnm_simd\n",
      "aarch64_vector_reduce_fp_maxnm_simd\n",
      "aarch64_vector_arithmetic_unary_rev\n",
      "aarch64_vector_arithmetic_unary_rev\n",
      "aarch64_vector_arithmetic_unary_rev\n",
      "aarch64_vector_reduce_fp16_max_simd\n",
      "aarch64_vector_reduce_fp_max_simd\n",
      "aarch64_vector_arithmetic_unary_extract_sat_sisd\n",
      "aarch64_vector_arithmetic_unary_extract_sat_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_fp_simd\n",
      "aarch64_vector_arithmetic_unary_add_pairwise\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_simd\n",
      "aarch64_vector_transfer_vector_table\n",
      "aarch64_vector_crypto_sha3op_sha1_hash_choose\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_double_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_double_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_binary_uniform_add_halving_truncating\n",
      "aarch64_vector_crypto_sha2op_sha1_sched1\n",
      "aarch64_vector_shift_left_long\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_simd\n",
      "aarch64_vector_crypto_sha512_sha512su1\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_simd\n",
      "aarch64_vector_shift_right_narrow_uniform_sisd\n",
      "aarch64_vector_shift_right_narrow_uniform_simd\n",
      "aarch64_vector_arithmetic_unary_fp16_round\n",
      "aarch64_vector_arithmetic_unary_float_round\n",
      "aarch64_vector_arithmetic_unary_not\n",
      "aarch64_vector_arithmetic_unary_float_round_frint_32_64\n",
      "aarch64_vector_arithmetic_unary_fp16_round\n",
      "aarch64_vector_arithmetic_unary_float_round\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_simd\n",
      "aarch64_vector_shift_conv_int_sisd\n",
      "aarch64_vector_shift_conv_int_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_mul_norounding_lower\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_mul_norounding_upper\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_simd\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_2008\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_2008\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_int\n",
      "aarch64_vector_arithmetic_unary_extract_sqxtun_sisd\n",
      "aarch64_vector_arithmetic_unary_extract_sqxtun_simd\n",
      "aarch64_vector_transfer_vector_extract\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_high_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_high_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_saturating_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_add_saturating_simd\n",
      "aarch64_vector_transfer_integer_dup\n",
      "aarch64_vector_arithmetic_unary_float_narrow\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_2008\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_2008\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_accum\n",
      "aarch64_vector_arithmetic_unary_float_widen\n",
      "aarch64_vector_arithmetic_unary_add_pairwise\n",
      "aarch64_vector_transfer_integer_insert\n",
      "aarch64_vector_arithmetic_binary_uniform_diff\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_bsl_eor\n",
      "aarch64_vector_crypto_sm3_sm3tt2a\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_and_orr\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_complex\n",
      "aarch64_vector_arithmetic_unary_special_sqrt_fp16\n",
      "aarch64_vector_arithmetic_unary_special_sqrt\n",
      "aarch64_vector_arithmetic_unary_float_round_frint_32_64\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_simd\n",
      "aarch64_vector_arithmetic_unary_diff_neg_int_sisd\n",
      "aarch64_vector_arithmetic_unary_diff_neg_int_simd\n",
      "aarch64_vector_arithmetic_unary_float_xtn_sisd\n",
      "aarch64_vector_arithmetic_unary_float_xtn_simd\n",
      "aarch64_vector_shift_left_sisd\n",
      "aarch64_vector_shift_left_simd\n",
      "aarch64_vector_crypto_sm3_sm3partw1\n",
      "aarch64_vector_arithmetic_binary_uniform_add_halving_truncating\n",
      "aarch64_memory_vector_multiple_no_wb\n",
      "aarch64_memory_vector_multiple_post_inc\n",
      "aarch64_vector_arithmetic_unary_cnt\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_long\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_arithmetic_unary_diff_neg_sat_sisd\n",
      "aarch64_vector_arithmetic_unary_diff_neg_sat_simd\n",
      "aarch64_vector_arithmetic_unary_fp16_round\n",
      "aarch64_vector_arithmetic_unary_float_round\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_and_orr\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_fp_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_single\n",
      "aarch64_vector_fp16_movi\n",
      "aarch64_vector_logical\n",
      "aarch64_vector_arithmetic_binary_uniform_diff\n",
      "aarch64_vector_arithmetic_unary_add_pairwise\n",
      "aarch64_vector_reduce_int_max\n",
      "aarch64_vector_arithmetic_unary_diff_neg_fp16\n",
      "aarch64_vector_arithmetic_unary_diff_neg_float\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_long\n",
      "aarch64_vector_reduce_add_simd\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_vector_crypto_sm3_sm3ss1\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp_simd\n",
      "aarch64_vector_transfer_vector_table\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp16_1985\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_fp_1985\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp16_fused\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_fused\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_single\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_long\n",
      "aarch64_vector_reduce_int_max\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_long\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_shift_simd\n",
      "aarch64_vector_shift_left_sat_sisd\n",
      "aarch64_vector_shift_left_sat_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_product\n",
      "aarch64_vector_crypto_sha3_eor3\n",
      "aarch64_vector_crypto_sha2op_sha256_sched0\n",
      "aarch64_vector_crypto_sm3_sm3partw2\n",
      "aarch64_vector_arithmetic_binary_disparate_mul_accum\n",
      "aarch64_vector_arithmetic_binary_uniform_diff\n",
      "aarch64_vector_shift_left_long\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_saturating_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_saturating_simd\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_long\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_int\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_accum_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_accum_simd\n",
      "aarch64_vector_reduce_fp16_maxnm_sisd\n",
      "aarch64_vector_reduce_fp_maxnm_sisd\n",
      "aarch64_vector_reduce_fp16_max_sisd\n",
      "aarch64_vector_reduce_fp_max_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_product\n",
      "aarch64_vector_crypto_sha3_xar\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_narrow\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_int_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_int_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_int_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_int_simd\n",
      "aarch64_vector_logical\n",
      "aarch64_vector_shift_right_sisd\n",
      "aarch64_vector_shift_right_simd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_simd\n",
      "aarch64_memory_vector_single_no_wb\n",
      "aarch64_memory_vector_single_post_inc\n",
      "aarch64_vector_shift_conv_float_sisd\n",
      "aarch64_vector_shift_conv_float_simd\n",
      "aarch64_vector_reduce_fp16_maxnm_simd\n",
      "aarch64_vector_reduce_fp_maxnm_simd\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_long\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_simd\n",
      "aarch64_vector_arithmetic_unary_special_recip_fp16_sisd\n",
      "aarch64_vector_arithmetic_unary_special_recip_float_sisd\n",
      "aarch64_vector_arithmetic_unary_special_recip_fp16_simd\n",
      "aarch64_vector_arithmetic_unary_special_recip_float_simd\n",
      "aarch64_vector_crypto_sm4_sm4enckey\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_sisd\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_int_doubling_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_bsl_eor\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_max_min_pair\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_sisd\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_simd\n",
      "aarch64_vector_arithmetic_binary_uniform_div_fp16\n",
      "aarch64_vector_arithmetic_binary_uniform_div\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_long\n"
     ]
    }
   ],
   "source": [
    "class CaseBase(ASTNode):\n",
    "    body: List[ASTNode]\n",
    "    id: str\n",
    "\n",
    "    def __init__(self, body: List[ASTNode], id: str):\n",
    "        self.body, self.id = body, id\n",
    "\n",
    "    def __repr__(self):\n",
    "        return f\"CaseBase({self.body}, {self.id})\"\n",
    "\n",
    "\n",
    "class Case(CaseBase):\n",
    "    val: ASTNode\n",
    "    body: List[ASTNode]\n",
    "    id: str\n",
    "\n",
    "    def __init__(self, val: ASTNode, body: List[ASTNode], id: str):\n",
    "        self.val, self.body, self.id = val, body, id\n",
    "\n",
    "    def __repr__(self):\n",
    "        return f\"Case({self.val}, {self.body}, {self.id})\"\n",
    "\n",
    "\n",
    "class Match(ASTNode):\n",
    "    val: ASTNode\n",
    "    cases: List[CaseBase]\n",
    "    id: str\n",
    "\n",
    "    def __init__(self, val: ASTNode, cases: List[CaseBase], id: str):\n",
    "        self.val, self.cases, self.id = val, cases, id\n",
    "\n",
    "    def __repr__(self):\n",
    "        return f\"Match({self.val}, {self.cases}, {self.id})\"\n",
    "\n",
    "\n",
    "def ASTShrink(AST):\n",
    "    if isinstance(AST, list):\n",
    "        w = [ASTShrink(i) for i in AST]\n",
    "        return [i for i in w if i is not None]\n",
    "    if isinstance(AST, asl.StmtCall):\n",
    "        return None  # Assume StmtCall useless\n",
    "    elif isinstance(AST, asl.StmtVarDeclInit):\n",
    "        return VarDeclInit(ASTShrink(AST.symboldecl), ASTShrink(AST.expr), GenUniqueID())\n",
    "    elif isinstance(AST, asl.SymbolDecl):\n",
    "        return VarsDecl([Var(AST.id, GenUniqueID())], ASTShrink(AST.ty), GenUniqueID())\n",
    "    elif isinstance(AST, asl.StmtVarsDecl):\n",
    "        return VarsDecl([Var(i, GenUniqueID()) for i in AST.ids], ASTShrink(AST.ty), GenUniqueID())\n",
    "    elif isinstance(AST, asl.TypeFun):  # Only Returns Type width\n",
    "        if AST.id == \"bits\":\n",
    "            return ASTShrink(AST.expr)\n",
    "        assert False\n",
    "    elif isinstance(AST, asl.ExprVarRef):\n",
    "        return Var(ASTShrink(AST.qid), GenUniqueID())\n",
    "    elif isinstance(AST, asl.LValVarRef):\n",
    "        return Var(ASTShrink(AST.qid), GenUniqueID())\n",
    "    elif isinstance(AST, asl.LValArrayIndex):\n",
    "        return ArrayIndex(ASTShrink(AST.lvalexpr), ASTShrink(AST.slices), GenUniqueID())\n",
    "    elif isinstance(AST, asl.QualifiedIdentifier):\n",
    "        return AST.id\n",
    "    elif isinstance(AST, asl.ExprIndex):\n",
    "        return ArrayIndex(ASTShrink(AST.expr), ASTShrink(AST.slices), GenUniqueID())\n",
    "    elif isinstance(AST, asl.ExprSlice):\n",
    "        assert len(AST.slices) == 1\n",
    "        return ArraySlice(ASTShrink(AST.expr), ASTShrink(AST.slices[0]), GenUniqueID())\n",
    "    elif isinstance(AST, asl.SliceRange):\n",
    "        return [ASTShrink(AST.expr0), ASTShrink(AST.expr1)]\n",
    "    elif isinstance(AST, asl.SliceSingle):\n",
    "        return [ASTShrink(AST.expr)]\n",
    "    elif isinstance(AST, asl.StmtFor):\n",
    "        return For(Var(AST.id, GenUniqueID()), ASTShrink(AST.expr0), ASTShrink(AST.expr1), ASTShrink(AST.stmts), 1, GenUniqueID())\n",
    "    elif isinstance(AST, asl.ExprLitInt):\n",
    "        return Number(AST.integer)\n",
    "    elif isinstance(AST, asl.ExprBinOp):\n",
    "        return BinaryExpr(AST.binop[1:-1], ASTShrink(AST.lhs), ASTShrink(AST.rhs), GenUniqueID())\n",
    "    elif isinstance(AST, asl.ExprUnOp):\n",
    "        return UnaryExpr(AST.unop[1:-1], ASTShrink(AST.expr), GenUniqueID())\n",
    "    elif isinstance(AST, asl.StmtAssign):\n",
    "        return Update(ASTShrink(AST.lvalexpr), ASTShrink(AST.expr))\n",
    "    elif isinstance(AST, asl.ExprCall):\n",
    "        return Call(ASTShrink(AST.qid), ASTShrink(AST.exprs), GenUniqueID())\n",
    "    elif isinstance(AST, asl.StmtIf):\n",
    "        if AST.maybe_stmts != asl.Nothing():\n",
    "            if len(AST.stmtifcases) == 1:\n",
    "                return IfElse(ASTShrink(AST.stmtifcases[0].expr), ASTShrink(AST.stmtifcases[0].stmts), ASTShrink(AST.maybe_stmts), GenUniqueID())\n",
    "            else:\n",
    "                print(AST)\n",
    "                assert False\n",
    "        else:\n",
    "            if len(AST.stmtifcases) == 1:\n",
    "                return If(ASTShrink(AST.stmtifcases[0].expr), ASTShrink(AST.stmtifcases[0].stmts), GenUniqueID())\n",
    "            else:\n",
    "                print(AST)\n",
    "                assert False\n",
    "    elif isinstance(AST, asl.TypeRef):\n",
    "        return 32\n",
    "    elif isinstance(AST, asl.ExprLitBin):\n",
    "        return BitVec(AST.bitvector)\n",
    "    elif isinstance(AST, asl.StmtUndefined):\n",
    "        return Undefiend()\n",
    "    elif isinstance(AST, asl.ExprIf):\n",
    "        return IfElse(ASTShrink(AST.exprtest), ASTShrink(AST.exprresult), ASTShrink(AST.exprelse), GenUniqueID())\n",
    "    elif isinstance(AST, asl.ExprUnknown):\n",
    "        return Number(0)\n",
    "    elif isinstance(AST, asl.StmtCase):\n",
    "        return Match(ASTShrink(AST.expr), ASTShrink(AST.casealternatives), GenUniqueID())\n",
    "    elif isinstance(AST, asl.CaseWhen):\n",
    "        return Case(ASTShrink(AST.casepatterns), ASTShrink(AST.stmts), GenUniqueID())\n",
    "    elif isinstance(AST, asl.CaseOtherwise):\n",
    "        return CaseBase(ASTShrink(AST.stmts), GenUniqueID())\n",
    "    elif isinstance(AST, asl.CasePatternMask):\n",
    "        return BitVec(AST.mask)\n",
    "    elif isinstance(AST, asl.CasePatternBin):\n",
    "        return BitVec(AST.bitvector)\n",
    "    elif isinstance(AST, asl.CasePatternInt):\n",
    "        return Number(AST.integer)\n",
    "    elif isinstance(AST, asl.ExprLitMask):\n",
    "        return BitVec(AST.mask)\n",
    "    else:\n",
    "        print(AST)\n",
    "        assert False\n",
    "\n",
    "\n",
    "zzzz = set(EncodingFields.keys())\n",
    "map2AST = {}\n",
    "for i in Instrs:\n",
    "    for j in i.instEncodings:\n",
    "        if j.encName in zzzz:\n",
    "            print(j.encName)\n",
    "            # print(j.encDecode)\n",
    "            wholeCode = j.encDecode\n",
    "            if type(j.encDecode) != asl.Nothing:\n",
    "                wholeCode += i.instPostDecode\n",
    "            map2AST[j.encName] = ((i.instExecute), ASTShrink(wholeCode))\n",
    "assert len(map2AST) == len(zzzz)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 175,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'Q': '0', 'U': '1', 'size': '00', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "{'Q': '1', 'U': '1', 'size': '00', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "{'Q': '0', 'U': '1', 'size': '01', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "{'Q': '1', 'U': '1', 'size': '01', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "{'Q': '0', 'U': '1', 'size': '10', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "{'Q': '1', 'U': '1', 'size': '10', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "{'Q': '0', 'U': '1', 'size': '11', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "{'Q': '1', 'U': '1', 'size': '11', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n"
     ]
    }
   ],
   "source": [
    "def genPossibleOpcode(fields):\n",
    "    qwq = [fields]\n",
    "    for i, v in fields.items():\n",
    "        if i.startswith('R'):\n",
    "            continue\n",
    "        if 'x' in v:\n",
    "            # print(fields[i])\n",
    "            # assert fields[i] == 'x'*len(fields[i])\n",
    "            ln = fields[i].count('x')\n",
    "            nqwq = []\n",
    "            zz = fields[i]\n",
    "            for z in range(2**ln):\n",
    "                z = bin(z)[2:]\n",
    "                z = '0'*(ln-len(z)) + z\n",
    "                zz = fields[i]\n",
    "                for j in z:\n",
    "                    zz = zz.replace('x', j, 1)\n",
    "                nqwq = nqwq + [dict(q, **{i: zz})for q in qwq]\n",
    "            qwq = nqwq\n",
    "    return qwq\n",
    "\n",
    "\n",
    "opcd = genPossibleOpcode({'Q': 'x', 'U': '1', 'size': 'xx', 'Rm': 'xxxxx',\n",
    "                          'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'})\n",
    "for i in opcd:\n",
    "    print(i)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 198,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "aarch64_vector_arithmetic_unary_diff_neg_int_sisd {'U': '1', 'size': 'xx', 'opcode': '01011', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_diff_neg_int_simd {'Q': 'x', 'U': '1', 'size': 'xx', 'opcode': '01011', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_sisd {'U': '1', 'size': 'xx', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_single_simd {'Q': 'x', 'U': '1', 'size': 'xx', 'Rm': 'xxxxx', 'opcode': '10000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_disparate_add_sub_narrow {'Q': 'x', 'U': '0', 'size': 'xx', 'Rm': 'xxxxx', 'o1': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_reduce_add_sisd {'U': '0', 'size': 'xx', 'opcode': '11011', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_add_wrapping_pair {'Q': 'x', 'U': '0', 'size': 'xx', 'Rm': 'xxxxx', 'opcode': '10111', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_reduce_add_simd {'Q': 'x', 'U': '0', 'size': 'xx', 'opcode': '11011', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_crypto_aes_round {'size': '00', 'D': '0', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_crypto_aes_mix {'size': '00', 'D': '0', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_and_orr {'Q': 'x', 'U': '0', 'size': '10', 'Rm': 'xxxxx', 'opcode': '00011', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_and_orr Symbol LogicalOp_ORR not found\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_and_orr Symbol LogicalOp_ORR not found\n",
      "aarch64_vector_crypto_sha3_bcax {'Op0': '01', 'Rm': 'xxxxx', 'Ra': 'xxxxx', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_logical_bsl_eor {'Q': 'x', 'U': '1', 'opc2': '00', 'Rm': 'xxxxx', 'opcode': '00011', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_clsz {'Q': 'x', 'U': '1', 'size': 'xx', 'opcode': '00100', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_clsz Symbol CountOp_CLZ not found\n",
      "aarch64_vector_arithmetic_unary_clsz Symbol CountOp_CLZ not found\n",
      "aarch64_vector_arithmetic_unary_clsz Symbol CountOp_CLZ not found\n",
      "aarch64_vector_arithmetic_unary_clsz Symbol CountOp_CLZ not found\n",
      "aarch64_vector_arithmetic_unary_clsz Symbol CountOp_CLZ not found\n",
      "aarch64_vector_arithmetic_unary_clsz Symbol CountOp_CLZ not found\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_bitwise_sisd {'U': '0', 'size': 'xx', 'Rm': 'xxxxx', 'opcode': '10001', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_bitwise_simd {'Q': 'x', 'U': '0', 'size': 'xx', 'Rm': 'xxxxx', 'opcode': '10001', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_sisd {'U': '1', 'size': 'xx', 'op': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_int_bulk_simd {'Q': 'x', 'U': '1', 'size': 'xx', 'op': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_sisd {'U': '1', 'size': 'xx', 'Rm': 'xxxxx', 'eq': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_int_simd {'Q': 'x', 'U': '1', 'size': 'xx', 'Rm': 'xxxxx', 'eq': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_sisd {'U': '0', 'size': 'xx', 'opcode': '01010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_sisd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd {'Q': 'x', 'U': '0', 'size': 'xx', 'opcode': '01010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_int_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cnt {'Q': 'x', 'U': '0', 'size': 'xx', 'opcode': '00101', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_transfer_vector_cpy_dup_sisd {'op': '0', 'imm5': 'xxxxx', 'imm4': '0000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_transfer_vector_cpy_dup_simd {'Q': 'x', 'op': '0', 'imm5': 'xxxxx', 'imm4': '0000', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_transfer_integer_dup {'Q': 'x', 'op': '0', 'imm5': 'xxxxx', 'imm4': '0001', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_crypto_sha3_eor3 {'Op0': '00', 'Rm': 'xxxxx', 'Ra': 'xxxxx', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_transfer_vector_extract {'Q': 'x', 'op2': '00', 'Rm': 'xxxxx', 'imm4': 'xxxx', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp16_sisd {'U': '1', 'a': '1', 'Rm': 'xxxxx', 'opcode': '010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp16_sisd Symbol TRUE not found\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp_sisd {'U': '1', 'sz': 'x', 'Rm': 'xxxxx', 'opcode': '11010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp_sisd Symbol TRUE not found\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp_sisd Symbol TRUE not found\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp16_simd {'Q': 'x', 'U': '0', 'a': '1', 'Rm': 'xxxxx', 'opcode': '010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_sub_fp_simd {'Q': 'x', 'U': '0', 'sz': 'x', 'Rm': 'xxxxx', 'opcode': '11010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_diff_neg_fp16 {'Q': 'x', 'U': '1', 'a': '1', 'opcode': '01111', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_diff_neg_float {'Q': 'x', 'U': '1', 'sz': 'x', 'opcode': '01111', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_sisd {'U': '1', 'E': '1', 'Rm': 'xxxxx', 'ac': '0', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_sisd {'U': '1', 'E': '1', 'sz': 'x', 'Rm': 'xxxxx', 'ac': '0', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp16_simd {'Q': 'x', 'U': '1', 'E': '1', 'Rm': 'xxxxx', 'ac': '0', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_cmp_fp_simd {'Q': 'x', 'U': '1', 'E': '1', 'sz': 'x', 'Rm': 'xxxxx', 'ac': '0', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_add_fp16 {'Q': 'x', 'U': '1', 'a': '0', 'Rm': 'xxxxx', 'opcode': '010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_add_fp {'Q': 'x', 'U': '1', 'sz': 'x', 'Rm': 'xxxxx', 'opcode': '11010', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_reduce_fp16_add_sisd {'U': '0', 'sz': '0', 'opcode': '01101', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_reduce_fp_add_sisd {'U': '1', 'sz': 'x', 'opcode': '01101', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_add_fp_complex {'Q': 'x', 'U': '1', 'size': 'xx', 'Rm': 'xxxxx', 'rot': 'x', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_sisd {'U': '1', 'a': '1', 'op': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_sisd {'U': '1', 'sz': 'x', 'op': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_bulk_simd {'Q': 'x', 'U': '1', 'a': '1', 'op': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_float_bulk_simd {'Q': 'x', 'U': '1', 'sz': 'x', 'op': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_element_mul_acc_complex {'Q': 'x', 'U': '1', 'size': 'xx', 'L': 'x', 'M': 'x', 'Rm': 'xxxx', 'rot': 'xx', 'H': 'x', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_binary_uniform_mul_fp_complex {'Q': 'x', 'U': '1', 'size': 'xx', 'Rm': 'xxxxx', 'rot': 'xx', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_sisd {'U': '0', 'a': '1', 'opcode': '01110', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_sisd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_sisd {'U': '0', 'sz': 'x', 'opcode': '01110', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_sisd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_sisd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_simd {'Q': 'x', 'U': '0', 'a': '1', 'opcode': '01110', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_fp16_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_simd {'Q': 'x', 'U': '0', 'sz': 'x', 'opcode': '01110', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_cmp_float_lessthan_simd Symbol CompareOp_LT not found\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_sisd {'U': '1', 'size<1>': '0', 'opcode': '11100', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_sisd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_sisd {'U': '1', 'sz': 'x', 'opcode': '11100', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_sisd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_sisd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_simd {'Q': 'x', 'U': '1', 'a': '0', 'opcode': '11100', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_simd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_tieaway_simd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_simd {'Q': 'x', 'U': '1', 'sz': 'x', 'opcode': '11100', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_simd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_simd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_float_conv_float_tieaway_simd Symbol FPRounding_TIEAWAY not found\n",
      "aarch64_vector_arithmetic_unary_float_widen {'Q': 'x', 'U': '0', 'sz': 'x', 'opcode': '10111', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "aarch64_vector_arithmetic_unary_fp16_conv_float_bulk_sisd {'U': '1', 'o2': '1', 'o1': '1', 'Rn': 'xxxxx', 'Rd': 'xxxxx'}\n",
      "Call(FPDecodeRounding, [BinaryExpr(:, Var(o1, 206768), Var(o2, 206769), 206770)], 206771)\n"
     ]
    },
    {
     "ename": "AssertionError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAssertionError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[198], line 192\u001b[0m\n\u001b[1;32m    190\u001b[0m D \u001b[39m=\u001b[39m DecodeContext(i)\n\u001b[1;32m    191\u001b[0m \u001b[39m# print(encodings, i)\u001b[39;00m\n\u001b[0;32m--> 192\u001b[0m D\u001b[39m.\u001b[39;49mwalk(map2AST[encodings][\u001b[39m1\u001b[39;49m])\n\u001b[1;32m    193\u001b[0m \u001b[39mif\u001b[39;00m D\u001b[39m.\u001b[39mundefined:\n\u001b[1;32m    194\u001b[0m     \u001b[39mpass\u001b[39;00m\n",
      "Cell \u001b[0;32mIn[198], line 174\u001b[0m, in \u001b[0;36mDecodeContext.walk\u001b[0;34m(self, AST)\u001b[0m\n\u001b[1;32m    172\u001b[0m \u001b[39mdef\u001b[39;00m \u001b[39mwalk\u001b[39m(\u001b[39mself\u001b[39m, AST: ASTNode):\n\u001b[1;32m    173\u001b[0m     \u001b[39mtry\u001b[39;00m:\n\u001b[0;32m--> 174\u001b[0m         \u001b[39mreturn\u001b[39;00m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mwalkConstExprStmt(AST)\n\u001b[1;32m    175\u001b[0m     \u001b[39mexcept\u001b[39;00m \u001b[39mLookupError\u001b[39;00m \u001b[39mas\u001b[39;00m e:\n\u001b[1;32m    176\u001b[0m         \u001b[39mself\u001b[39m\u001b[39m.\u001b[39msymbolnotfound \u001b[39m=\u001b[39m e\n",
      "Cell \u001b[0;32mIn[198], line 141\u001b[0m, in \u001b[0;36mDecodeContext.walkConstExprStmt\u001b[0;34m(self, AST)\u001b[0m\n\u001b[1;32m    139\u001b[0m \u001b[39mif\u001b[39;00m \u001b[39misinstance\u001b[39m(AST, \u001b[39mlist\u001b[39m):\n\u001b[1;32m    140\u001b[0m     \u001b[39mfor\u001b[39;00m i \u001b[39min\u001b[39;00m AST:\n\u001b[0;32m--> 141\u001b[0m         \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mwalkConstExprStmt(i)\n\u001b[1;32m    142\u001b[0m \u001b[39melif\u001b[39;00m \u001b[39misinstance\u001b[39m(AST, VarDeclInit):\n\u001b[1;32m    143\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mresult[\u001b[39mself\u001b[39m\u001b[39m.\u001b[39mwalkConstExprLV(\n\u001b[1;32m    144\u001b[0m         AST\u001b[39m.\u001b[39mdecl\u001b[39m.\u001b[39mids[\u001b[39m0\u001b[39m])] \u001b[39m=\u001b[39m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mwalkConstExprRV(AST\u001b[39m.\u001b[39mexpr)\n",
      "Cell \u001b[0;32mIn[198], line 144\u001b[0m, in \u001b[0;36mDecodeContext.walkConstExprStmt\u001b[0;34m(self, AST)\u001b[0m\n\u001b[1;32m    141\u001b[0m         \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mwalkConstExprStmt(i)\n\u001b[1;32m    142\u001b[0m \u001b[39melif\u001b[39;00m \u001b[39misinstance\u001b[39m(AST, VarDeclInit):\n\u001b[1;32m    143\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mresult[\u001b[39mself\u001b[39m\u001b[39m.\u001b[39mwalkConstExprLV(\n\u001b[0;32m--> 144\u001b[0m         AST\u001b[39m.\u001b[39mdecl\u001b[39m.\u001b[39mids[\u001b[39m0\u001b[39m])] \u001b[39m=\u001b[39m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mwalkConstExprRV(AST\u001b[39m.\u001b[39;49mexpr)\n\u001b[1;32m    145\u001b[0m \u001b[39melif\u001b[39;00m \u001b[39misinstance\u001b[39m(AST, Update):\n\u001b[1;32m    146\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mresult[\u001b[39mself\u001b[39m\u001b[39m.\u001b[39mwalkConstExprLV(\n\u001b[1;32m    147\u001b[0m         AST\u001b[39m.\u001b[39mlhs)] \u001b[39m=\u001b[39m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mwalkConstExprRV(AST\u001b[39m.\u001b[39mrhs)\n",
      "Cell \u001b[0;32mIn[198], line 54\u001b[0m, in \u001b[0;36mDecodeContext.walkConstExprRV\u001b[0;34m(self, AST)\u001b[0m\n\u001b[1;32m     52\u001b[0m         \u001b[39mreturn\u001b[39;00m LowestSetBit(\u001b[39mself\u001b[39m\u001b[39m.\u001b[39mwalkConstExprRV(AST\u001b[39m.\u001b[39margs[\u001b[39m0\u001b[39m]))\n\u001b[1;32m     53\u001b[0m     \u001b[39mprint\u001b[39m(AST)\n\u001b[0;32m---> 54\u001b[0m     \u001b[39massert\u001b[39;00m \u001b[39mFalse\u001b[39;00m\n\u001b[1;32m     55\u001b[0m \u001b[39melif\u001b[39;00m \u001b[39misinstance\u001b[39m(AST, BitVec):\n\u001b[1;32m     56\u001b[0m     \u001b[39mreturn\u001b[39;00m AST\u001b[39m.\u001b[39mbv\n",
      "\u001b[0;31mAssertionError\u001b[0m: "
     ]
    }
   ],
   "source": [
    "\n",
    "def LowestSetBit(x: str):\n",
    "    N = len(x)\n",
    "    for i in range(N):\n",
    "        if x[N-i-1] == '1':\n",
    "            return i\n",
    "    return N\n",
    "\n",
    "\n",
    "class DecodeContext:\n",
    "    undefined = None\n",
    "    symbolnotfound = None\n",
    "\n",
    "    def __init__(self, fields):\n",
    "        self.fields = fields\n",
    "        self.result = {}\n",
    "\n",
    "    def EQ(self, a, b):\n",
    "        return a == b\n",
    "\n",
    "    def symtable(self):\n",
    "        # print(self.fields, self.result)\n",
    "        return dict(self.fields, **self.result)\n",
    "\n",
    "    def lookup(self, name):\n",
    "        Z = self.symtable()\n",
    "        if name not in Z:\n",
    "            raise LookupError(f\"Symbol {name} not found\")\n",
    "        return self.symtable()[name]\n",
    "\n",
    "    def walkConstExprLV(self, AST: ASTNode):\n",
    "        if isinstance(AST, Var):\n",
    "            if AST.name.startswith(\"R\"):\n",
    "                assert False\n",
    "            else:\n",
    "                return AST.name\n",
    "        else:\n",
    "            print(AST)\n",
    "            assert False\n",
    "\n",
    "    def walkConstExprRV(self, AST: ASTNode):\n",
    "        if isinstance(AST, Var):\n",
    "            if AST.name.startswith(\"R\"):\n",
    "                return '00000'  # We just don't care about register\n",
    "            else:\n",
    "                return self.lookup(AST.name)\n",
    "        elif isinstance(AST, Call):\n",
    "            if AST.funcname == \"UInt\":\n",
    "                return int(self.walkConstExprRV(AST.args[0]), 2)\n",
    "            elif AST.funcname.startswith(\"Have\"):\n",
    "                return True\n",
    "            elif AST.funcname == \"LowestSetBit\":\n",
    "                return LowestSetBit(self.walkConstExprRV(AST.args[0]))\n",
    "            print(AST)\n",
    "            assert False\n",
    "        elif isinstance(AST, BitVec):\n",
    "            return AST.bv\n",
    "        elif isinstance(AST, ArraySlice):\n",
    "            obj = self.walkConstExprRV(AST.bv)\n",
    "            assert type(obj) == str\n",
    "            sliceRV = [self.walkConstExprRV(i) for i in AST.slices]\n",
    "            wid = len(obj)\n",
    "            if len(sliceRV) == 1:\n",
    "                return obj[wid-sliceRV[0]-1]\n",
    "            if len(sliceRV) == 2:\n",
    "                return obj[wid-sliceRV[0]-1:wid-sliceRV[1]]\n",
    "            print(sliceRV)\n",
    "            assert False\n",
    "        elif isinstance(AST, Number):\n",
    "            return AST.val\n",
    "        elif isinstance(AST, IfElse):\n",
    "            cond = self.walkConstExprRV(AST.cond)\n",
    "            assert type(cond) == bool\n",
    "            if cond:\n",
    "                return self.walkConstExprRV(AST.then)\n",
    "            else:\n",
    "                return self.walkConstExprRV(AST.otherwise)\n",
    "        elif isinstance(AST, UnaryExpr):\n",
    "            a = self.walkConstExprRV(AST.a)\n",
    "            if AST.op == \"!\":\n",
    "                assert type(a) == bool\n",
    "                return not a\n",
    "            else:\n",
    "                print(AST)\n",
    "                assert False\n",
    "        elif isinstance(AST, BinaryExpr):\n",
    "            a = self.walkConstExprRV(AST.a)\n",
    "            b = self.walkConstExprRV(AST.b)\n",
    "            if AST.op == \"<<\":\n",
    "                assert type(a) == int and type(b) == int\n",
    "                return a << b\n",
    "            elif AST.op == \">>\":\n",
    "                assert type(a) == int and type(b) == int\n",
    "                return a >> b\n",
    "            elif AST.op == \"&&\":\n",
    "                assert type(a) == bool and type(b) == bool\n",
    "                return a and b\n",
    "            elif AST.op == \"||\":\n",
    "                assert type(a) == bool and type(b) == bool\n",
    "                return a or b\n",
    "            # elif AST.op == \"^\":\n",
    "            #     return a ^ b\n",
    "            elif AST.op == \"+\":\n",
    "                assert type(a) == int and type(b) == int\n",
    "                return a + b\n",
    "            elif AST.op == \"-\":\n",
    "                assert type(a) == int and type(b) == int\n",
    "                return a - b\n",
    "            elif AST.op == \"*\":\n",
    "                assert type(a) == int and type(b) == int\n",
    "                return a*b\n",
    "            elif AST.op == \"DIV\":\n",
    "                assert type(a) == int and type(b) == int\n",
    "                assert a % b == 0\n",
    "                return a//b\n",
    "            elif AST.op == \":\":\n",
    "                assert type(a) == str and type(b) == str\n",
    "                return a+b\n",
    "            elif AST.op == \">\":\n",
    "                assert type(a) == int and type(b) == int\n",
    "                return a > b\n",
    "            elif AST.op == \"==\":\n",
    "                assert type(a) == type(b)\n",
    "                if type(a) == str:\n",
    "                    assert 'x' not in a and 'x' not in b\n",
    "                return self.EQ(a, b)\n",
    "            elif AST.op == \"!=\":\n",
    "                assert type(a) == type(b)\n",
    "                if type(a) == str:\n",
    "                    assert 'x' not in a and 'x' not in b\n",
    "                return not self.EQ(a, b)\n",
    "            else:\n",
    "                print(AST)\n",
    "                assert False\n",
    "        else:\n",
    "            print(AST)\n",
    "            assert False\n",
    "\n",
    "    def walkConstExprStmt(self, AST: ASTNode):\n",
    "        if isinstance(AST, list):\n",
    "            for i in AST:\n",
    "                self.walkConstExprStmt(i)\n",
    "        elif isinstance(AST, VarDeclInit):\n",
    "            self.result[self.walkConstExprLV(\n",
    "                AST.decl.ids[0])] = self.walkConstExprRV(AST.expr)\n",
    "        elif isinstance(AST, Update):\n",
    "            self.result[self.walkConstExprLV(\n",
    "                AST.lhs)] = self.walkConstExprRV(AST.rhs)\n",
    "        elif isinstance(AST, If):\n",
    "            if self.walkConstExprRV(AST.cond):\n",
    "                self.walkConstExprStmt(AST.then)\n",
    "        elif isinstance(AST, Undefiend):\n",
    "            raise NotImplementedError(\"Such field reaches undefined\")\n",
    "        elif isinstance(AST, VarsDecl):\n",
    "            pass\n",
    "        elif isinstance(AST, Match):\n",
    "            for c in AST.cases:\n",
    "                if isinstance(c, Case):  # not default\n",
    "                    # print(c)\n",
    "                    if len(c.val) == 1:\n",
    "                        if self.EQ(AST.val, self.walkConstExprRV(c.val[0])):\n",
    "                            self.walkConstExprStmt(c.body)\n",
    "                            break\n",
    "                    else:\n",
    "                        assert False\n",
    "                else:\n",
    "                    self.walkConstExprStmt(c.body)\n",
    "                    break\n",
    "        else:\n",
    "            print(AST)\n",
    "            assert False\n",
    "\n",
    "    def walk(self, AST: ASTNode):\n",
    "        try:\n",
    "            return self.walkConstExprStmt(AST)\n",
    "        except LookupError as e:\n",
    "            self.symbolnotfound = e\n",
    "            return {}\n",
    "        except NotImplementedError as e:\n",
    "            self.undefined = e\n",
    "            return {}\n",
    "\n",
    "\n",
    "for encodings, f in EncodingFields.items():\n",
    "    # print(encodings)\n",
    "    if encodings == \"aarch64_vector_logical\":\n",
    "        continue\n",
    "    print(encodings, f[1])\n",
    "    opcd = genPossibleOpcode(f[1])\n",
    "    for i in opcd:\n",
    "        D = DecodeContext(i)\n",
    "        # print(encodings, i)\n",
    "        D.walk(map2AST[encodings][1])\n",
    "        if D.undefined:\n",
    "            pass\n",
    "            # print(i, 'undefined')\n",
    "        elif D.symbolnotfound:\n",
    "            print(encodings, D.symbolnotfound)\n",
    "            # print(i, 'symbolnotfound')\n",
    "        else:\n",
    "            pass\n",
    "            # print(i, D.result)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
