$version Generated by VerilatedVcd $end
$date Sat Jan  7 20:07:21 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  3 % out_q [2:0] $end
  $scope module AddCounter $end
   $var wire  1 # clk $end
   $var wire  1 $ en $end
   $var wire  3 % out_q [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
1$
b000 %
#2
0#
#3
1#
b001 %
#4
0#
#5
1#
b010 %
#6
0#
#7
1#
b011 %
#8
0#
#9
1#
b100 %
#10
0#
#11
1#
b101 %
#12
0#
#13
1#
b110 %
#14
0#
#15
1#
b111 %
#16
0#
#17
