<?xml version="1.0" encoding="UTF-8" standalone="no" ?><!--
################################################################################
#
#  TaksunTech for AlinX Definition File
#  https://taksuntech.ir
#  Saeid Alghasi
#  Taksuntech@gmail.com
#
################################################################################-->

<board name="Alinx_AX7z020B" schema_version="2.1" vendor="Artemiskaria.ir" display_name="Alinx AX7z020B with SoM" url="http://Artemiskaria.ir" preset_file="preset.xml">
	<images>
		<image name="AX7Z020.png" display_name="AX7z020B" sub_type="board">
			<description>Alinx AX7z020B top image</description> 
		</image>
	</images>
	<description>Artemis Karia ALINX FPGA Board. Powererd by TaksunTech</description>
	<file_version>1.0</file_version>
	<compatible_board_revisions>
		<revision id="0">4</revision>
	</compatible_board_revisions>
	<components>
		<component name="part0" display_name="Artemis Karia - ALINX FPGA" type="fpga" part_name="xc7z020clg400-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://Artemiskaria.ir">
			<description>FPGA part on the board</description>
			<interfaces>
				<interface name="ps7_fixedio" mode="master" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset" />
				<interface name="leds" mode="master" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds" preset_proc="leds_preset">
					<preferred_ips>
						<preferred_ip name="axi_gpio" vendor="xilinx.com" library="ip" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="leds_tri_o" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="leds_tri_o_0" />
								<pin_map port_index="1" component_pin="leds_tri_o_1" />
								<pin_map port_index="2" component_pin="leds_tri_o_2" />
								<pin_map port_index="3" component_pin="leds_tri_o_3" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface name="keys" mode="master" type="xilinx.com:interface:gpio_rtl:1.0" of_component="keys" preset_proc="keys_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0" />
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="keys_tri_i" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="keys_tri_i_0" />
								<pin_map port_index="1" component_pin="keys_tri_i_1" />
								<pin_map port_index="2" component_pin="keys_tri_i_2" />
								<pin_map port_index="3" component_pin="keys_tri_i_3" />
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				<interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
				  <parameters>
					<parameter name="frequency" value="50000000"/>
				  </parameters>
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="CLK" physical_port="clk" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="SYSCLK"/>
					  </pin_maps>
					</port_map>
				  </port_maps>
				</interface>
			</interfaces>
	<!--		<ports>
			 <port dir="in" name="sys_clock" type="clk" of_component="sys_clock" preset_proc="sys_clock_preset">
				  <parameters>
					<parameter name="frequency" value="50000000"/>
				  </parameters>
				  <preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
				  </preferred_ips>
				  <port_maps>
					<port_map logical_port="CLK" physical_port="clk" dir="in">
					  <pin_maps>
						<pin_map port_index="0" component_pin="SYSCLK"/>
					  </pin_maps>
					</port_map>
				  </port_maps>
			 </port>
			</ports> -->
		</component>
		<component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group="" />
		<component name="leds" display_name="4 LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>4 LEDs, 3 to 0, Active Low </description>
		</component>
		<component name="keys" display_name="DIP keys" type="chip" sub_type="switch" major_group="General Purpose Input or Output">
			<description>DIP keys, 3 to 0  Active Low</description>
		</component>
		<component name="sys_clock" display_name="System clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT9102AI" vendor="Si Time" spec_url="www.sitime.com">
		  <description>50 MHz oscillator used as system clock on the board</description>
			<parameters>
				<parameter name="frequency" value="50000000"/>
			</parameters>
		</component>
	</components>
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0" />
		</jtag_chain>
	</jtag_chains>
	<connections>
		<connection name="part0_leds" component1="part0" component2="leds">
			<connection_map name="part0_leds_1" c1_st_index="4" c1_end_index="7" c2_st_index="0" c2_end_index="3" />
		</connection>
		<connection name="part0_keys" component1="part0" component2="keys">
			<connection_map name="part0_keys_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3" />
		</connection>
		    <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
		<connection_map name="part0_sys_clock_1" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="0" c2_end_index="0"/>
    </connection>
	</connections>
</board>