{
  "module_name": "bfi_reg.h",
  "hash_id": "dd877ba96348663abf2db8a438402d97f84329e1b95d71bfe5cf5acadafc7053",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/brocade/bna/bfi_reg.h",
  "human_readable_source": " \n \n \n\n \n\n#ifndef __BFI_REG_H__\n#define __BFI_REG_H__\n\n#define HOSTFN0_INT_STATUS\t\t0x00014000\t \n#define HOSTFN1_INT_STATUS\t\t0x00014100\t \n#define HOSTFN2_INT_STATUS\t\t0x00014300\t \n#define HOSTFN3_INT_STATUS\t\t0x00014400\t \n#define HOSTFN0_INT_MSK\t\t\t0x00014004\t \n#define HOSTFN1_INT_MSK\t\t\t0x00014104\t \n#define HOSTFN2_INT_MSK\t\t\t0x00014304\t \n#define HOSTFN3_INT_MSK\t\t\t0x00014404\t \n\n#define HOST_PAGE_NUM_FN0\t\t0x00014008\t \n#define HOST_PAGE_NUM_FN1\t\t0x00014108\t \n#define HOST_PAGE_NUM_FN2\t\t0x00014308\t \n#define HOST_PAGE_NUM_FN3\t\t0x00014408\t \n\n#define APP_PLL_LCLK_CTL_REG\t\t0x00014204\t \n#define __P_LCLK_PLL_LOCK\t\t0x80000000\n#define __APP_PLL_LCLK_SRAM_USE_100MHZ\t0x00100000\n#define __APP_PLL_LCLK_RESET_TIMER_MK\t0x000e0000\n#define __APP_PLL_LCLK_RESET_TIMER_SH\t17\n#define __APP_PLL_LCLK_RESET_TIMER(_v)\t((_v) << __APP_PLL_LCLK_RESET_TIMER_SH)\n#define __APP_PLL_LCLK_LOGIC_SOFT_RESET\t0x00010000\n#define __APP_PLL_LCLK_CNTLMT0_1_MK\t0x0000c000\n#define __APP_PLL_LCLK_CNTLMT0_1_SH\t14\n#define __APP_PLL_LCLK_CNTLMT0_1(_v)\t((_v) << __APP_PLL_LCLK_CNTLMT0_1_SH)\n#define __APP_PLL_LCLK_JITLMT0_1_MK\t0x00003000\n#define __APP_PLL_LCLK_JITLMT0_1_SH\t12\n#define __APP_PLL_LCLK_JITLMT0_1(_v)\t((_v) << __APP_PLL_LCLK_JITLMT0_1_SH)\n#define __APP_PLL_LCLK_HREF\t\t0x00000800\n#define __APP_PLL_LCLK_HDIV\t\t0x00000400\n#define __APP_PLL_LCLK_P0_1_MK\t\t0x00000300\n#define __APP_PLL_LCLK_P0_1_SH\t\t8\n#define __APP_PLL_LCLK_P0_1(_v)\t\t((_v) << __APP_PLL_LCLK_P0_1_SH)\n#define __APP_PLL_LCLK_Z0_2_MK\t\t0x000000e0\n#define __APP_PLL_LCLK_Z0_2_SH\t\t5\n#define __APP_PLL_LCLK_Z0_2(_v)\t\t((_v) << __APP_PLL_LCLK_Z0_2_SH)\n#define __APP_PLL_LCLK_RSEL200500\t0x00000010\n#define __APP_PLL_LCLK_ENARST\t\t0x00000008\n#define __APP_PLL_LCLK_BYPASS\t\t0x00000004\n#define __APP_PLL_LCLK_LRESETN\t\t0x00000002\n#define __APP_PLL_LCLK_ENABLE\t\t0x00000001\n#define APP_PLL_SCLK_CTL_REG\t\t0x00014208\t \n#define __P_SCLK_PLL_LOCK\t\t0x80000000\n#define __APP_PLL_SCLK_RESET_TIMER_MK\t0x000e0000\n#define __APP_PLL_SCLK_RESET_TIMER_SH\t17\n#define __APP_PLL_SCLK_RESET_TIMER(_v)\t((_v) << __APP_PLL_SCLK_RESET_TIMER_SH)\n#define __APP_PLL_SCLK_LOGIC_SOFT_RESET\t0x00010000\n#define __APP_PLL_SCLK_CNTLMT0_1_MK\t0x0000c000\n#define __APP_PLL_SCLK_CNTLMT0_1_SH\t14\n#define __APP_PLL_SCLK_CNTLMT0_1(_v)\t((_v) << __APP_PLL_SCLK_CNTLMT0_1_SH)\n#define __APP_PLL_SCLK_JITLMT0_1_MK\t0x00003000\n#define __APP_PLL_SCLK_JITLMT0_1_SH\t12\n#define __APP_PLL_SCLK_JITLMT0_1(_v)\t((_v) << __APP_PLL_SCLK_JITLMT0_1_SH)\n#define __APP_PLL_SCLK_HREF\t\t0x00000800\n#define __APP_PLL_SCLK_HDIV\t\t0x00000400\n#define __APP_PLL_SCLK_P0_1_MK\t\t0x00000300\n#define __APP_PLL_SCLK_P0_1_SH\t\t8\n#define __APP_PLL_SCLK_P0_1(_v)\t\t((_v) << __APP_PLL_SCLK_P0_1_SH)\n#define __APP_PLL_SCLK_Z0_2_MK\t\t0x000000e0\n#define __APP_PLL_SCLK_Z0_2_SH\t\t5\n#define __APP_PLL_SCLK_Z0_2(_v)\t\t((_v) << __APP_PLL_SCLK_Z0_2_SH)\n#define __APP_PLL_SCLK_RSEL200500\t0x00000010\n#define __APP_PLL_SCLK_ENARST\t\t0x00000008\n#define __APP_PLL_SCLK_BYPASS\t\t0x00000004\n#define __APP_PLL_SCLK_LRESETN\t\t0x00000002\n#define __APP_PLL_SCLK_ENABLE\t\t0x00000001\n#define __ENABLE_MAC_AHB_1\t\t0x00800000\t \n#define __ENABLE_MAC_AHB_0\t\t0x00400000\t \n#define __ENABLE_MAC_1\t\t\t0x00200000\t \n#define __ENABLE_MAC_0\t\t\t0x00100000\t \n\n#define HOST_SEM0_REG\t\t\t0x00014230\t \n#define HOST_SEM1_REG\t\t\t0x00014234\t \n#define HOST_SEM2_REG\t\t\t0x00014238\t \n#define HOST_SEM3_REG\t\t\t0x0001423c\t \n#define HOST_SEM4_REG\t\t\t0x00014610\t \n#define HOST_SEM5_REG\t\t\t0x00014614\t \n#define HOST_SEM6_REG\t\t\t0x00014618\t \n#define HOST_SEM7_REG\t\t\t0x0001461c\t \n#define HOST_SEM0_INFO_REG\t\t0x00014240\t \n#define HOST_SEM1_INFO_REG\t\t0x00014244\t \n#define HOST_SEM2_INFO_REG\t\t0x00014248\t \n#define HOST_SEM3_INFO_REG\t\t0x0001424c\t \n#define HOST_SEM4_INFO_REG\t\t0x00014620\t \n#define HOST_SEM5_INFO_REG\t\t0x00014624\t \n#define HOST_SEM6_INFO_REG\t\t0x00014628\t \n#define HOST_SEM7_INFO_REG\t\t0x0001462c\t \n\n#define HOSTFN0_LPU0_CMD_STAT\t\t0x00019000\t \n#define HOSTFN0_LPU1_CMD_STAT\t\t0x00019004\t \n#define HOSTFN1_LPU0_CMD_STAT\t\t0x00019010\t \n#define HOSTFN1_LPU1_CMD_STAT\t\t0x00019014\t \n#define HOSTFN2_LPU0_CMD_STAT\t\t0x00019150\t \n#define HOSTFN2_LPU1_CMD_STAT\t\t0x00019154\t \n#define HOSTFN3_LPU0_CMD_STAT\t\t0x00019160\t \n#define HOSTFN3_LPU1_CMD_STAT\t\t0x00019164\t \n#define LPU0_HOSTFN0_CMD_STAT\t\t0x00019008\t \n#define LPU1_HOSTFN0_CMD_STAT\t\t0x0001900c\t \n#define LPU0_HOSTFN1_CMD_STAT\t\t0x00019018\t \n#define LPU1_HOSTFN1_CMD_STAT\t\t0x0001901c\t \n#define LPU0_HOSTFN2_CMD_STAT\t\t0x00019158\t \n#define LPU1_HOSTFN2_CMD_STAT\t\t0x0001915c\t \n#define LPU0_HOSTFN3_CMD_STAT\t\t0x00019168\t \n#define LPU1_HOSTFN3_CMD_STAT\t\t0x0001916c\t \n\n#define PSS_CTL_REG\t\t\t0x00018800\t \n#define __PSS_I2C_CLK_DIV_MK\t\t0x007f0000\n#define __PSS_I2C_CLK_DIV_SH\t\t16\n#define __PSS_I2C_CLK_DIV(_v)\t\t((_v) << __PSS_I2C_CLK_DIV_SH)\n#define __PSS_LMEM_INIT_DONE\t\t0x00001000\n#define __PSS_LMEM_RESET\t\t0x00000200\n#define __PSS_LMEM_INIT_EN\t\t0x00000100\n#define __PSS_LPU1_RESET\t\t0x00000002\n#define __PSS_LPU0_RESET\t\t0x00000001\n#define PSS_ERR_STATUS_REG\t\t0x00018810\t \n#define ERR_SET_REG\t\t\t0x00018818\t \n#define PSS_GPIO_OUT_REG\t\t0x000188c0\t \n#define __PSS_GPIO_OUT_REG\t\t0x00000fff\n#define PSS_GPIO_OE_REG\t\t\t0x000188c8\t \n#define __PSS_GPIO_OE_REG\t\t0x000000ff\n\n#define HOSTFN0_LPU_MBOX0_0\t\t0x00019200\t \n#define HOSTFN1_LPU_MBOX0_8\t\t0x00019260\t \n#define LPU_HOSTFN0_MBOX0_0\t\t0x00019280\t \n#define LPU_HOSTFN1_MBOX0_8\t\t0x000192e0\t \n#define HOSTFN2_LPU_MBOX0_0\t\t0x00019400\t \n#define HOSTFN3_LPU_MBOX0_8\t\t0x00019460\t \n#define LPU_HOSTFN2_MBOX0_0\t\t0x00019480\t \n#define LPU_HOSTFN3_MBOX0_8\t\t0x000194e0\t \n\n#define HOST_MSIX_ERR_INDEX_FN0\t\t0x0001400c\t \n#define HOST_MSIX_ERR_INDEX_FN1\t\t0x0001410c\t \n#define HOST_MSIX_ERR_INDEX_FN2\t\t0x0001430c\t \n#define HOST_MSIX_ERR_INDEX_FN3\t\t0x0001440c\t \n\n#define MBIST_CTL_REG\t\t\t0x00014220\t \n#define __EDRAM_BISTR_START\t\t0x00000004\n#define MBIST_STAT_REG\t\t\t0x00014224\t \n#define ETH_MAC_SER_REG\t\t\t0x00014288\t \n#define __APP_EMS_CKBUFAMPIN\t\t0x00000020\n#define __APP_EMS_REFCLKSEL\t\t0x00000010\n#define __APP_EMS_CMLCKSEL\t\t0x00000008\n#define __APP_EMS_REFCKBUFEN2\t\t0x00000004\n#define __APP_EMS_REFCKBUFEN1\t\t0x00000002\n#define __APP_EMS_CHANNEL_SEL\t\t0x00000001\n#define FNC_PERS_REG\t\t\t0x00014604\t \n#define __F3_FUNCTION_ACTIVE\t\t0x80000000\n#define __F3_FUNCTION_MODE\t\t0x40000000\n#define __F3_PORT_MAP_MK\t\t0x30000000\n#define __F3_PORT_MAP_SH\t\t28\n#define __F3_PORT_MAP(_v)\t\t((_v) << __F3_PORT_MAP_SH)\n#define __F3_VM_MODE\t\t\t0x08000000\n#define __F3_INTX_STATUS_MK\t\t0x07000000\n#define __F3_INTX_STATUS_SH\t\t24\n#define __F3_INTX_STATUS(_v)\t\t((_v) << __F3_INTX_STATUS_SH)\n#define __F2_FUNCTION_ACTIVE\t\t0x00800000\n#define __F2_FUNCTION_MODE\t\t0x00400000\n#define __F2_PORT_MAP_MK\t\t0x00300000\n#define __F2_PORT_MAP_SH\t\t20\n#define __F2_PORT_MAP(_v)\t\t((_v) << __F2_PORT_MAP_SH)\n#define __F2_VM_MODE\t\t\t0x00080000\n#define __F2_INTX_STATUS_MK\t\t0x00070000\n#define __F2_INTX_STATUS_SH\t\t16\n#define __F2_INTX_STATUS(_v)\t\t((_v) << __F2_INTX_STATUS_SH)\n#define __F1_FUNCTION_ACTIVE\t\t0x00008000\n#define __F1_FUNCTION_MODE\t\t0x00004000\n#define __F1_PORT_MAP_MK\t\t0x00003000\n#define __F1_PORT_MAP_SH\t\t12\n#define __F1_PORT_MAP(_v)\t\t((_v) << __F1_PORT_MAP_SH)\n#define __F1_VM_MODE\t\t\t0x00000800\n#define __F1_INTX_STATUS_MK\t\t0x00000700\n#define __F1_INTX_STATUS_SH\t\t8\n#define __F1_INTX_STATUS(_v)\t\t((_v) << __F1_INTX_STATUS_SH)\n#define __F0_FUNCTION_ACTIVE\t\t0x00000080\n#define __F0_FUNCTION_MODE\t\t0x00000040\n#define __F0_PORT_MAP_MK\t\t0x00000030\n#define __F0_PORT_MAP_SH\t\t4\n#define __F0_PORT_MAP(_v)\t\t((_v) << __F0_PORT_MAP_SH)\n#define __F0_VM_MODE\t\t\t0x00000008\n#define __F0_INTX_STATUS\t\t0x00000007\nenum {\n\t__F0_INTX_STATUS_MSIX = 0x0,\n\t__F0_INTX_STATUS_INTA = 0x1,\n\t__F0_INTX_STATUS_INTB = 0x2,\n\t__F0_INTX_STATUS_INTC = 0x3,\n\t__F0_INTX_STATUS_INTD = 0x4,\n};\n\n#define OP_MODE\t\t\t\t0x0001460c\n#define __APP_ETH_CLK_LOWSPEED\t\t0x00000004\n#define __GLOBAL_CORECLK_HALFSPEED\t0x00000002\n#define __GLOBAL_FCOE_MODE\t\t0x00000001\n#define FW_INIT_HALT_P0\t\t\t0x000191ac\n#define __FW_INIT_HALT_P\t\t0x00000001\n#define FW_INIT_HALT_P1\t\t\t0x000191bc\n#define PMM_1T_RESET_REG_P0\t\t0x0002381c\n#define __PMM_1T_RESET_P\t\t0x00000001\n#define PMM_1T_RESET_REG_P1\t\t0x00023c1c\n\n \n#define CT2_PCI_CPQ_BASE\t\t0x00030000\n#define CT2_PCI_APP_BASE\t\t0x00030100\n#define CT2_PCI_ETH_BASE\t\t0x00030400\n\n \n#define CT2_HOSTFN_INT_STATUS\t\t(CT2_PCI_APP_BASE + 0x00)\n#define CT2_HOSTFN_INTR_MASK\t\t(CT2_PCI_APP_BASE + 0x04)\n#define CT2_HOSTFN_PERSONALITY0\t\t(CT2_PCI_APP_BASE + 0x08)\n#define __PME_STATUS_\t\t\t0x00200000\n#define __PF_VF_BAR_SIZE_MODE__MK\t0x00180000\n#define __PF_VF_BAR_SIZE_MODE__SH\t19\n#define __PF_VF_BAR_SIZE_MODE_(_v)\t((_v) << __PF_VF_BAR_SIZE_MODE__SH)\n#define __FC_LL_PORT_MAP__MK\t\t0x00060000\n#define __FC_LL_PORT_MAP__SH\t\t17\n#define __FC_LL_PORT_MAP_(_v)\t\t((_v) << __FC_LL_PORT_MAP__SH)\n#define __PF_VF_ACTIVE_\t\t\t0x00010000\n#define __PF_VF_CFG_RDY_\t\t0x00008000\n#define __PF_VF_ENABLE_\t\t\t0x00004000\n#define __PF_DRIVER_ACTIVE_\t\t0x00002000\n#define __PF_PME_SEND_ENABLE_\t\t0x00001000\n#define __PF_EXROM_OFFSET__MK\t\t0x00000ff0\n#define __PF_EXROM_OFFSET__SH\t\t4\n#define __PF_EXROM_OFFSET_(_v)\t\t((_v) << __PF_EXROM_OFFSET__SH)\n#define __FC_LL_MODE_\t\t\t0x00000008\n#define __PF_INTX_PIN_\t\t\t0x00000007\n#define CT2_HOSTFN_PERSONALITY1\t\t(CT2_PCI_APP_BASE + 0x0C)\n#define __PF_NUM_QUEUES1__MK\t\t0xff000000\n#define __PF_NUM_QUEUES1__SH\t\t24\n#define __PF_NUM_QUEUES1_(_v)\t\t((_v) << __PF_NUM_QUEUES1__SH)\n#define __PF_VF_QUE_OFFSET1__MK\t\t0x00ff0000\n#define __PF_VF_QUE_OFFSET1__SH\t\t16\n#define __PF_VF_QUE_OFFSET1_(_v)\t((_v) << __PF_VF_QUE_OFFSET1__SH)\n#define __PF_VF_NUM_QUEUES__MK\t\t0x0000ff00\n#define __PF_VF_NUM_QUEUES__SH\t\t8\n#define __PF_VF_NUM_QUEUES_(_v)\t\t((_v) << __PF_VF_NUM_QUEUES__SH)\n#define __PF_VF_QUE_OFFSET_\t\t0x000000ff\n#define CT2_HOSTFN_PAGE_NUM\t\t(CT2_PCI_APP_BASE + 0x18)\n#define CT2_HOSTFN_MSIX_VT_INDEX_MBOX_ERR\t(CT2_PCI_APP_BASE + 0x38)\n\n \n#define CT2_HOSTFN_LPU0_MBOX0\t\t(CT2_PCI_CPQ_BASE + 0x00)\n#define CT2_HOSTFN_LPU1_MBOX0\t\t(CT2_PCI_CPQ_BASE + 0x20)\n#define CT2_LPU0_HOSTFN_MBOX0\t\t(CT2_PCI_CPQ_BASE + 0x40)\n#define CT2_LPU1_HOSTFN_MBOX0\t\t(CT2_PCI_CPQ_BASE + 0x60)\n#define CT2_HOSTFN_LPU0_CMD_STAT\t(CT2_PCI_CPQ_BASE + 0x80)\n#define CT2_HOSTFN_LPU1_CMD_STAT\t(CT2_PCI_CPQ_BASE + 0x84)\n#define CT2_LPU0_HOSTFN_CMD_STAT\t(CT2_PCI_CPQ_BASE + 0x88)\n#define CT2_LPU1_HOSTFN_CMD_STAT\t(CT2_PCI_CPQ_BASE + 0x8c)\n#define CT2_HOSTFN_LPU0_READ_STAT\t(CT2_PCI_CPQ_BASE + 0x90)\n#define CT2_HOSTFN_LPU1_READ_STAT\t(CT2_PCI_CPQ_BASE + 0x94)\n#define CT2_LPU0_HOSTFN_MBOX0_MSK\t(CT2_PCI_CPQ_BASE + 0x98)\n#define CT2_LPU1_HOSTFN_MBOX0_MSK\t(CT2_PCI_CPQ_BASE + 0x9C)\n#define CT2_HOST_SEM0_REG\t\t0x000148f0\n#define CT2_HOST_SEM1_REG\t\t0x000148f4\n#define CT2_HOST_SEM2_REG\t\t0x000148f8\n#define CT2_HOST_SEM3_REG\t\t0x000148fc\n#define CT2_HOST_SEM4_REG\t\t0x00014900\n#define CT2_HOST_SEM5_REG\t\t0x00014904\n#define CT2_HOST_SEM6_REG\t\t0x00014908\n#define CT2_HOST_SEM7_REG\t\t0x0001490c\n#define CT2_HOST_SEM0_INFO_REG\t\t0x000148b0\n#define CT2_HOST_SEM1_INFO_REG\t\t0x000148b4\n#define CT2_HOST_SEM2_INFO_REG\t\t0x000148b8\n#define CT2_HOST_SEM3_INFO_REG\t\t0x000148bc\n#define CT2_HOST_SEM4_INFO_REG\t\t0x000148c0\n#define CT2_HOST_SEM5_INFO_REG\t\t0x000148c4\n#define CT2_HOST_SEM6_INFO_REG\t\t0x000148c8\n#define CT2_HOST_SEM7_INFO_REG\t\t0x000148cc\n\n#define CT2_APP_PLL_LCLK_CTL_REG\t0x00014808\n#define __APP_LPUCLK_HALFSPEED\t\t0x40000000\n#define __APP_PLL_LCLK_LOAD\t\t0x20000000\n#define __APP_PLL_LCLK_FBCNT_MK\t\t0x1fe00000\n#define __APP_PLL_LCLK_FBCNT_SH\t\t21\n#define __APP_PLL_LCLK_FBCNT(_v)\t((_v) << __APP_PLL_SCLK_FBCNT_SH)\nenum {\n\t__APP_PLL_LCLK_FBCNT_425_MHZ = 6,\n\t__APP_PLL_LCLK_FBCNT_468_MHZ = 4,\n};\n#define __APP_PLL_LCLK_EXTFB\t\t0x00000800\n#define __APP_PLL_LCLK_ENOUTS\t\t0x00000400\n#define __APP_PLL_LCLK_RATE\t\t0x00000010\n#define CT2_APP_PLL_SCLK_CTL_REG\t0x0001480c\n#define __P_SCLK_PLL_LOCK\t\t0x80000000\n#define __APP_PLL_SCLK_REFCLK_SEL\t0x40000000\n#define __APP_PLL_SCLK_CLK_DIV2\t\t0x20000000\n#define __APP_PLL_SCLK_LOAD\t\t0x10000000\n#define __APP_PLL_SCLK_FBCNT_MK\t\t0x0ff00000\n#define __APP_PLL_SCLK_FBCNT_SH\t\t20\n#define __APP_PLL_SCLK_FBCNT(_v)\t((_v) << __APP_PLL_SCLK_FBCNT_SH)\nenum {\n\t__APP_PLL_SCLK_FBCNT_NORM = 6,\n\t__APP_PLL_SCLK_FBCNT_10G_FC = 10,\n};\n#define __APP_PLL_SCLK_EXTFB\t\t0x00000800\n#define __APP_PLL_SCLK_ENOUTS\t\t0x00000400\n#define __APP_PLL_SCLK_RATE\t\t0x00000010\n#define CT2_PCIE_MISC_REG\t\t0x00014804\n#define __ETH_CLK_ENABLE_PORT1\t\t0x00000010\n#define CT2_CHIP_MISC_PRG\t\t0x000148a4\n#define __ETH_CLK_ENABLE_PORT0\t\t0x00004000\n#define __APP_LPU_SPEED\t\t\t0x00000002\n#define CT2_MBIST_STAT_REG\t\t0x00014818\n#define CT2_MBIST_CTL_REG\t\t0x0001481c\n#define CT2_PMM_1T_CONTROL_REG_P0\t0x0002381c\n#define __PMM_1T_PNDB_P\t\t\t0x00000002\n#define CT2_PMM_1T_CONTROL_REG_P1\t0x00023c1c\n#define CT2_WGN_STATUS\t\t\t0x00014990\n#define __A2T_AHB_LOAD\t\t\t0x00000800\n#define __WGN_READY\t\t\t0x00000400\n#define __GLBL_PF_VF_CFG_RDY\t\t0x00000200\n#define CT2_NFC_CSR_CLR_REG             0x00027420\n#define CT2_NFC_CSR_SET_REG\t\t0x00027424\n#define __HALT_NFC_CONTROLLER\t\t0x00000002\n#define __NFC_CONTROLLER_HALTED\t\t0x00001000\n\n#define CT2_RSC_GPR15_REG\t\t0x0002765c\n#define CT2_CSI_FW_CTL_REG              0x00027080\n#define __RESET_AND_START_SCLK_LCLK_PLLS 0x00010000\n#define CT2_CSI_FW_CTL_SET_REG          0x00027088\n\n#define CT2_CSI_MAC0_CONTROL_REG\t0x000270d0\n#define __CSI_MAC_RESET\t\t\t0x00000010\n#define __CSI_MAC_AHB_RESET\t\t0x00000008\n#define CT2_CSI_MAC1_CONTROL_REG\t0x000270d4\n#define CT2_CSI_MAC_CONTROL_REG(__n) \\\n\t(CT2_CSI_MAC0_CONTROL_REG + \\\n\t(__n) * (CT2_CSI_MAC1_CONTROL_REG - CT2_CSI_MAC0_CONTROL_REG))\n\n \n#define BFA_IOC0_HBEAT_REG\t\tHOST_SEM0_INFO_REG\n#define BFA_IOC0_STATE_REG\t\tHOST_SEM1_INFO_REG\n#define BFA_IOC1_HBEAT_REG\t\tHOST_SEM2_INFO_REG\n#define BFA_IOC1_STATE_REG\t\tHOST_SEM3_INFO_REG\n#define BFA_FW_USE_COUNT\t\tHOST_SEM4_INFO_REG\n#define BFA_IOC_FAIL_SYNC\t\tHOST_SEM5_INFO_REG\n\n \n#define CT2_BFA_IOC0_HBEAT_REG\t\tCT2_HOST_SEM0_INFO_REG\n#define CT2_BFA_IOC0_STATE_REG\t\tCT2_HOST_SEM1_INFO_REG\n#define CT2_BFA_IOC1_HBEAT_REG\t\tCT2_HOST_SEM2_INFO_REG\n#define CT2_BFA_IOC1_STATE_REG\t\tCT2_HOST_SEM3_INFO_REG\n#define CT2_BFA_FW_USE_COUNT\t\tCT2_HOST_SEM4_INFO_REG\n#define CT2_BFA_IOC_FAIL_SYNC\t\tCT2_HOST_SEM5_INFO_REG\n\n#define CPE_Q_NUM(__fn, __q)\t(((__fn) << 2) + (__q))\n#define RME_Q_NUM(__fn, __q)\t(((__fn) << 2) + (__q))\n\n \n#define __HFN_INT_CPE_Q0\t0x00000001U\n#define __HFN_INT_CPE_Q1\t0x00000002U\n#define __HFN_INT_CPE_Q2\t0x00000004U\n#define __HFN_INT_CPE_Q3\t0x00000008U\n#define __HFN_INT_CPE_Q4\t0x00000010U\n#define __HFN_INT_CPE_Q5\t0x00000020U\n#define __HFN_INT_CPE_Q6\t0x00000040U\n#define __HFN_INT_CPE_Q7\t0x00000080U\n#define __HFN_INT_RME_Q0\t0x00000100U\n#define __HFN_INT_RME_Q1\t0x00000200U\n#define __HFN_INT_RME_Q2\t0x00000400U\n#define __HFN_INT_RME_Q3\t0x00000800U\n#define __HFN_INT_RME_Q4\t0x00001000U\n#define __HFN_INT_RME_Q5\t0x00002000U\n#define __HFN_INT_RME_Q6\t0x00004000U\n#define __HFN_INT_RME_Q7\t0x00008000U\n#define __HFN_INT_ERR_EMC\t0x00010000U\n#define __HFN_INT_ERR_LPU0\t0x00020000U\n#define __HFN_INT_ERR_LPU1\t0x00040000U\n#define __HFN_INT_ERR_PSS\t0x00080000U\n#define __HFN_INT_MBOX_LPU0\t0x00100000U\n#define __HFN_INT_MBOX_LPU1\t0x00200000U\n#define __HFN_INT_MBOX1_LPU0\t0x00400000U\n#define __HFN_INT_MBOX1_LPU1\t0x00800000U\n#define __HFN_INT_LL_HALT\t0x01000000U\n#define __HFN_INT_CPE_MASK\t0x000000ffU\n#define __HFN_INT_RME_MASK\t0x0000ff00U\n#define __HFN_INT_ERR_MASK\t\\\n\t(__HFN_INT_ERR_EMC | __HFN_INT_ERR_LPU0 | __HFN_INT_ERR_LPU1 | \\\n\t __HFN_INT_ERR_PSS | __HFN_INT_LL_HALT)\n#define __HFN_INT_FN0_MASK\t\\\n\t(__HFN_INT_CPE_Q0 | __HFN_INT_CPE_Q1 | __HFN_INT_CPE_Q2 | \\\n\t __HFN_INT_CPE_Q3 | __HFN_INT_RME_Q0 | __HFN_INT_RME_Q1 | \\\n\t __HFN_INT_RME_Q2 | __HFN_INT_RME_Q3 | __HFN_INT_MBOX_LPU0)\n#define __HFN_INT_FN1_MASK\t\\\n\t(__HFN_INT_CPE_Q4 | __HFN_INT_CPE_Q5 | __HFN_INT_CPE_Q6 | \\\n\t __HFN_INT_CPE_Q7 | __HFN_INT_RME_Q4 | __HFN_INT_RME_Q5 | \\\n\t __HFN_INT_RME_Q6 | __HFN_INT_RME_Q7 | __HFN_INT_MBOX_LPU1)\n\n \n#define __HFN_INT_MBOX_LPU0_CT2\t0x00010000U\n#define __HFN_INT_MBOX_LPU1_CT2\t0x00020000U\n#define __HFN_INT_ERR_PSS_CT2\t0x00040000U\n#define __HFN_INT_ERR_LPU0_CT2\t0x00080000U\n#define __HFN_INT_ERR_LPU1_CT2\t0x00100000U\n#define __HFN_INT_CPQ_HALT_CT2\t0x00200000U\n#define __HFN_INT_ERR_WGN_CT2\t0x00400000U\n#define __HFN_INT_ERR_LEHRX_CT2\t0x00800000U\n#define __HFN_INT_ERR_LEHTX_CT2\t0x01000000U\n#define __HFN_INT_ERR_MASK_CT2\t\\\n\t(__HFN_INT_ERR_PSS_CT2 | __HFN_INT_ERR_LPU0_CT2 | \\\n\t __HFN_INT_ERR_LPU1_CT2 | __HFN_INT_CPQ_HALT_CT2 | \\\n\t __HFN_INT_ERR_WGN_CT2 | __HFN_INT_ERR_LEHRX_CT2 | \\\n\t __HFN_INT_ERR_LEHTX_CT2)\n#define __HFN_INT_FN0_MASK_CT2\t\\\n\t(__HFN_INT_CPE_Q0 | __HFN_INT_CPE_Q1 | __HFN_INT_CPE_Q2 | \\\n\t __HFN_INT_CPE_Q3 | __HFN_INT_RME_Q0 | __HFN_INT_RME_Q1 | \\\n\t __HFN_INT_RME_Q2 | __HFN_INT_RME_Q3 | __HFN_INT_MBOX_LPU0_CT2)\n#define __HFN_INT_FN1_MASK_CT2\t\\\n\t(__HFN_INT_CPE_Q4 | __HFN_INT_CPE_Q5 | __HFN_INT_CPE_Q6 | \\\n\t __HFN_INT_CPE_Q7 | __HFN_INT_RME_Q4 | __HFN_INT_RME_Q5 | \\\n\t __HFN_INT_RME_Q6 | __HFN_INT_RME_Q7 | __HFN_INT_MBOX_LPU1_CT2)\n\n \n#define PSS_SMEM_PAGE_START\t\t0x8000\n#define PSS_SMEM_PGNUM(_pg0, _ma)\t((_pg0) + ((_ma) >> 15))\n#define PSS_SMEM_PGOFF(_ma)\t\t((_ma) & 0x7fff)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}