# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/imports/new/16_bit_reg.vhd" \
"../../../../Assignment2.srcs/sources_1/new/Arithmetic Circuit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/B_input_logic.vhd" \
"../../../../Assignment2.srcs/sources_1/new/alu_16bit.vhd" \
"../../../../Assignment2.srcs/sources_1/imports/new/decoder_3to8.vhd" \
"../../../../Assignment2.srcs/sources_1/new/full_adder.vhd" \
"../../../../Assignment2.srcs/sources_1/new/functional_unit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/logic_circuit_16bits.vhd" \
"../../../../Assignment2.srcs/sources_1/new/logic_circuit_bitslice.vhd" \
"../../../../Assignment2.srcs/sources_1/imports/new/mux2_16bit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/mux2_1bit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/mux3_1bit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/mux4_1bit.vhd" \
"../../../../Assignment2.srcs/sources_1/imports/new/mux8_16bit.vhd" \
"../../../../Assignment2.srcs/sources_1/imports/new/register_file.vhd" \
"../../../../Assignment2.srcs/sources_1/new/ripple_adder_16bit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/shifter_unit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/zero_detector_16bit.vhd" \
"../../../../Assignment2.srcs/sources_1/new/datapath.vhd" \
"../../../../Assignment2.srcs/logic_circuit_bitslice_sim/new/logic_circuit_bitslice_tb.vhd" \

# Do not sort compile order
nosort
