$date
	Sat Jun 14 22:19:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_demux_1x4 $end
$var wire 4 ! y [3:0] $end
$var reg 1 " a $end
$var reg 2 # s [1:0] $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 2 $ s [1:0] $end
$var wire 4 % y [3:0] $end
$var wire 2 & i [1:0] $end
$scope module D1 $end
$var wire 1 " a $end
$var wire 1 ' s $end
$var wire 1 ( sn $end
$var wire 2 ) y [1:0] $end
$upscope $end
$scope module D2 $end
$var wire 1 * a $end
$var wire 1 + s $end
$var wire 1 , sn $end
$var wire 2 - y [1:0] $end
$upscope $end
$scope module D3 $end
$var wire 1 . a $end
$var wire 1 / s $end
$var wire 1 0 sn $end
$var wire 2 1 y [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 1
10
0/
0.
b0 -
1,
0+
0*
b0 )
1(
0'
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10000
0,
00
1+
1/
b1 #
b1 $
#20000
0(
1,
10
1'
0+
0/
b10 #
b10 $
#30000
0,
00
1+
1/
b11 #
b11 $
#40000
b1 -
1*
b1 !
b1 %
b0 1
1(
1,
10
0.
0'
0+
0/
b1 &
b1 )
b0 #
b0 $
1"
#50000
0,
b10 !
b10 %
b10 -
00
1+
1/
b1 #
b1 $
#60000
0*
b1 1
1.
0(
b10 &
b10 )
1,
b100 !
b100 %
b0 -
10
1'
0+
0/
b10 #
b10 $
#70000
0,
00
b1000 !
b1000 %
b10 1
1+
1/
b11 #
b11 $
#80000
