# Project_Work_Yashodhan_Deshpande

**Repository:** Project_Work_Yashodhan_Deshpande  
**Owner:** Yashodhandesh  

---

## ğŸ“˜ Overview

This project repository contains all final deliverables of a hardwareâ€“software hands-on implementation developed using Xilinx Vivado and Vitis tools. It includes source code, documentation, presentations, and FPGA bitstreams.

---

## ğŸ”— External Resources

- A complete archive (Vivado & Vitis implementation) is available via Google Drive:  
  https://drive.google.com/file/d/1eFonqv2SfjiLCx7hkm8LaXCC8C919VRm/view?usp=drive_link :contentReference[oaicite:1]{index=1}

---

## ğŸ—„ï¸ Repository Structure

- `helloworld.c` â€“ Main C code for Vitis (found in the Vitis â€œhelloworldâ€ project folder).  
- `Final_vitis_code.txt` â€“ Plain-text version of the Vitis project code.  
- `Yashodhan_Vishvesh_Deshpande_ProjectWork_Documentation_2024.pdf` â€“ Detailed project documentation.  
- `Yashodhan_Vishvesh_Deshpande_ProjectWork_Presentation_2024.pdf` & `.pptx` â€“ Slides for project presentation.  
- `ip.zip` â€“ IP core packages used in the design.  

---

## âš™ï¸ Setup & Usage

### Prerequisites

- Xilinx Vivado (version X.X or later)  
- Xilinx Vitis (version X.X or later)  
- Supported FPGA board (e.g., Zynqâ€‘7000 series, Versal, etc.)  

