<html><head>
<meta http-equiv="content-type" content="text/html; charset=windows-1252"> <title>CSE 460 Project - Phase I</title> </head>
<body>
<h2>Project - Phase I: Assembler &amp; Virtual Machine</h2>
<h3>
CSE 460: Operating Systems
<br>
Spring 2016, Zemoudeh
<br>
School of Computer Science and Engineering
<br>
California State University, San Bernardino
</h3>

<br>
Write a C++ program
to simulate a simple 16-bit CPU or Virtual Machine (VM)
consisting of 4 general purpose
registers (<tt>r[0]-r[3]</tt>) a program counter (<tt>pc</tt>),
an instruction register (<tt>ir</tt>),
a status register (<tt>sr</tt>), a stack pointer (<tt>sp</tt>),
a <tt>clock</tt>, an arithmetic and logic unit (ALU),
a 256 word memory (<tt>mem</tt>)
with <tt>base</tt> and <tt>limit</tt> registers,
 and a disk.

<br>
The general purpose registers are represented by a vector of 4 integers, 
<tt>mem</tt> is represented by a vector of 256 integers, <tt>pc</tt> is represented by an integer,
<tt>ir</tt> is represented by an integer, etc:

<pre>           class VirtualMachine {
           private:
               static const int REG_FILE_SIZE = 4;
               static const int MEM_SIZE = 256;
               vector &lt;int&gt; r;
               vector &lt;int&gt; mem;
               int pc;
               int ir;
     	       ...
           public:
               VirtualMachine();
               ...
	   };

           VirtualMachine()
           {
               r = vector &lt;int&gt; (REG_FILE_SIZE);
               mem = vector &lt;int&gt; (MEM_SIZE);
               ...
           }
</pre>

The least significant five bits of <tt>sr</tt> are reserved for
OVERFLOW, LESS, EQUAL, GREATER, and CARRY
status in that order, the rest are "don't-care" (d):

<br>
<br>

<table class="sample1">
<tbody><tr>
<th> &nbsp; d &nbsp; </th>
<th> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ... &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </th>
<th> &nbsp; d &nbsp; </th>
<th> &nbsp; V &nbsp; </th>
<th> &nbsp; L &nbsp; </th>
<th> &nbsp; E &nbsp; </th>
<th> &nbsp; G &nbsp; </th>
<th> &nbsp; C &nbsp; </th>
</tr>
<tr>
<td> 15  </td>
<td>     </td>
<td> &nbsp; 5  </td>
<td> &nbsp; 4  </td>
<td> &nbsp; 3  </td>
<td> &nbsp; 2  </td>
<td> &nbsp; 1  </td>
<td> &nbsp; 0  </td>
</tr>
</tbody></table>

<br>
ALU is part of the logic of your program, disk
is represented by a
collection of files, and the rest of the components
are represented by simple variables in your program:
<pre>	int pc, ir, sr, sp, base, limit, clock;
</pre>
We only use the lower 16 bits of the variables. <tt>clock</tt> could be alternatively represented by
a class.

<p>
The VM supports two instruction formats.

<style type="text/css">
table.sample1 {
	border-width: 0px;
	border-spacing: ;
	border-style: outset;
	border-color: gray;
	border-collapse: collapse;
	background-color: white;
}
table.sample1 th {
	border-width: 1px;
	padding: 1px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: ;
}
table.sample1 td {
	border-width: 0px;
	padding: 5px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: ;
}
</style>

<br>
<br>
Format 1:
<table class="sample1">
<tbody><tr>
<th> &nbsp; &nbsp; &nbsp; OP &nbsp; &nbsp; &nbsp; </th>
<th> RD </th>
<th> I </th>
<th> RS </th>
<th>  &nbsp; &nbsp; &nbsp; UNUSED &nbsp; &nbsp; &nbsp; &nbsp; </th>
</tr>
<tr>
<td> &nbsp; &nbsp; &nbsp; 15:11 &nbsp; &nbsp; &nbsp; </td>
<td> 10:9 </td>
<td> 8 </td>
<td> 7:6 </td>
<td>  &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 5:0 &nbsp; &nbsp; &nbsp; </td>
</tr>
</tbody></table>

<br>
Format 2:
<table class="sample1">
<tbody><tr>
<th> &nbsp; &nbsp; &nbsp; OP &nbsp; &nbsp; &nbsp; </th>
<th> RD </th>
<th> I </th>
<th> &nbsp; &nbsp; &nbsp; ADDR/CONST &nbsp; &nbsp; &nbsp; </th>
</tr>
<tr>
<td> &nbsp; &nbsp; &nbsp; 15:11 &nbsp; &nbsp; &nbsp; </td>
<td> 10:9 </td>
<td> 8 </td>
<td> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 7:0 &nbsp; &nbsp; &nbsp; </td>
</tr>
</tbody></table>

<br>
where OP (bits 11 to 15 from right to left) stands for opcode,
<br> RD (bits 9 and 10) stands for register-destination,
<br> I (bit 8) stands for immediate,
<br> and RS (bits 6 and 7) stands for register-source.
<br>
<br>
When I is 0, the next 2 bits specify the source register and the next 6 bits
are unused.
<br> When I is 1, immediate address mode is in effect:
depending on the instruction, the next 8 bits are treated as either 
an unsigned 8 bit address (ADDR), or
an 8 bit two's complement constant (CONST).
This implies 0 &lt;= ADDR &lt; 256 and
-128 &lt;= CONST &lt; 128.
<br>
<br>
<tt>load</tt> and <tt>loadi</tt> are special instructions, they both use format 2:
when I = 0, we use ADDR, when I = 1, we use CONST.
<br>
<br>
If a field is unused, it is considered don't-care, and it can be set to
any bit pattern, but in this project we will set don't-cares to all zeros.

<style type="text/css">
table.sample {
	border-width: 1px;
	border-spacing: ;
	border-style: outset;
	border-color: gray;
	border-collapse: collapse;
	background-color: white;
}
table.sample th {
	border-width: 1px;
	padding: 1px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: ;
}
table.sample td {
	border-width: 1px;
	padding: 5px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: ;
}
</style>

<br>
<br>
To simplify writing programs for the VM, we need an assembly language
and its corresponding assembler.
The following table lists all instructions supported by the
Assembler and in turn VM.
<br>
<br>
<!--table border="1"-->
<table class="sample">
<tbody><tr> <th colspan="5">VM Instruction Set</th></tr>
<tr> <th> OP </th><th> I </th><th> Instruction </th><th> Semantic in Pseudo C++ Syntax </th><th>Additional Action</th></tr>
<tr><td>00000</td><td>0</td><td>        load RD ADDR</td><td>         r[RD] = mem[ADDR]</td><td>&nbsp;</td></tr>
<tr><td>00000</td><td>1</td><td>        loadi RD CONST</td><td>r[RD] = CONST</td><td>&nbsp;</td></tr>
<tr><td>00001</td><td>1</td><td>        store RD ADDR</td><td>        mem[ADDR] = r[RD]</td><td>&nbsp;</td></tr>
<tr><td>00010</td><td>0</td><td>        add RD RS</td><td>        r[RD] = r[RD] + r[RS]</td><td>                Set CARRY</td></tr>
<tr><td>00010</td><td>1</td><td>        addi RD CONST</td><td>        r[RD] = r[RD] + CONST</td><td>                Set CARRY</td></tr>
<tr><td>00011</td><td>0</td><td>        addc RD RS</td><td>        r[RD] = r[RD] + r[RS] + CARRY</td><td>        Set CARRY</td></tr>
<tr><td>00011</td><td>1</td><td>        addci RD CONST</td><td>        r[RD] = r[RD] + CONST + CARRY</td><td>        Set CARRY</td></tr>
<tr><td>00100</td><td>0</td><td>        sub RD RS</td><td>        r[RD] = r[RD] - r[RS]</td><td>        Set CARRY</td></tr>
<tr><td>00100</td><td>1</td><td>        subi RD CONST</td><td>        r[RD] = r[RD] - CONST</td><td>        Set CARRY</td></tr>
<tr><td>00101</td><td>0</td><td>        subc RD RS</td><td>        r[RD] = r[RD] - r[RS] - CARRY</td><td> Set CARRY</td></tr>
<tr><td>00101</td><td>1</td><td>        subci RD CONST</td><td>        r[RD] = r[RD] - CONST - CARRY</td><td> Set CARRY</td></tr>
<tr><td>00110</td><td>0</td><td>        and RD RS</td><td>        r[RD] = r[RD] &amp; r[RS]</td><td>&nbsp;</td></tr>
<tr><td>00110</td><td>1</td><td>        andi RD CONST</td><td>        r[RD] = r[RD] &amp; CONST</td><td>&nbsp;</td></tr>
<tr><td>00111</td><td>0</td><td>        xor RD RS</td><td>        r[RD] = r[RD] ^ r[RS]</td><td>&nbsp;</td></tr>
<tr><td>00111</td><td>1</td><td>        xori RD CONST</td><td>        r[RD] = r[RD] ^ CONST</td><td>&nbsp;</td></tr>
<tr><td>01000</td><td>d</td><td>        compl RD</td><td>        r[RD] = ~ r[RD]</td><td>&nbsp;</td></tr>
<tr><td>01001</td><td>d</td><td>        shl RD</td><td>        r[RD] = r[RD] &lt;&lt; 1, shift-in-bit = 0</td><td> Set CARRY</td></tr>
<tr><td>01010</td><td>d</td><td>        shla RD</td><td>        shl arithmetic </td><td> Set CARRY &amp; Sign Extend</td></tr>
<tr><td>01011</td><td>d</td><td>        shr RD</td><td>        r[RD] = r[RD] &gt;&gt; 1, shift-in-bit = 0</td><td> Set CARRY</td></tr>
<tr><td>01100</td><td>d</td><td>        shra RD</td><td>        shr arithmetic </td><td> Set CARRY &amp; Sign Extend</td></tr>
<tr><td>01101</td><td>0</td><td>		compr RD RS</td><td>        if r[RD] &lt; r[RS] set LESS reset EQUAL and GREATER; 
<br>
if r[RD] == r[RS] set EQUAL reset LESS and GREATER;
<br>
if r[RD] &gt; r[RS] set GREATER reset EQUAL and LESS</td><td>&nbsp;</td></tr>
<tr><td>01101</td><td>1</td><td>        compri RD CONST &nbsp;</td><td> if r[RD] &lt; CONST set LESS reset EQUAL and GREATER;
<br>
if r[RD] == CONST set EQUAL reset LESS and GREATER;
<br>
if r[RD] &gt; CONST set GREATER reset EQUAL and LESS</td><td>&nbsp;</td></tr>
<tr><td>01110</td><td>d</td><td>        getstat RD</td><td>        r[RD] = SR</td><td>&nbsp;</td></tr>
<tr><td>01111</td><td>d</td><td>        putstat RD</td><td>        SR = r[RD]</td><td>&nbsp;</td></tr>
<tr><td>10000</td><td>1</td><td>        jump  ADDR</td><td>        pc = ADDR</td><td>&nbsp;</td></tr>
<tr><td>10001</td><td>1</td><td>        jumpl ADDR</td><td>        if LESS == 1, pc = ADDR, else do nothing</td><td>&nbsp;</td></tr>
<tr><td>10010</td><td>1</td><td>        jumpe ADDR</td><td>         if EQUAL == 1, pc = ADDR, else do nothing</td><td>&nbsp;</td></tr>
<tr><td>10011</td><td>1</td><td>        jumpg ADDR</td><td>         if GREATER == 1, pc = ADDR, else do nothing</td><td>&nbsp;</td></tr>
<tr><td>10100</td><td>1</td><td>        call ADDR</td><td>        push VM status; pc = ADDR</td><td>&nbsp;</td></tr>
<tr><td>10101</td><td>d</td><td>        return</td><td>        pop and restore VM status</td><td>&nbsp;</td></tr>
<tr><td>10110</td><td>d</td><td>        read RD</td><td>        read new content of r[RD] from .in file</td><td>&nbsp;</td></tr>
<tr><td>10111</td><td>d</td><td>        write RD</td><td>        write r[RD] into .out file</td><td>&nbsp;</td></tr>
<tr><td>11000</td><td>d</td><td>        halt</td><td>                halt execution</td><td>&nbsp;</td></tr>
<tr><td>11001</td><td>d</td><td>        noop</td><td>                no operation</td><td>&nbsp;</td></tr>
</tbody></table>


<br>
Since <tt>mem</tt> consist of a set of integers (bits), any 
program written in the above language has to be translated to its equivalent 
object program to be loaded in <tt>mem</tt> and run by the VM.
An object program consists of a sequence of object codes.
Each assembly instruction translates to an object code.

<br><br>
Write an assembler for the above assembly language.

<br><br>
For example, when the Assembler encounters

</p><pre>           loadi 2 71</pre>

it translates the instruction to

<pre>           0000010101000111</pre>

where from left to right
<br>
00000 is the opcode for loadi or load
<br>
10 represents r[2]
<br>
1 represent immediate addressing or I == 1 and therefore loadi is the opcode
<br>
and 01000111 is the CONST. 
<p>
1351 is the object code for this instruction, since
0000010101000111<sub>2</sub> = 1351<sub>10</sub>.
</p><p>
As an example, your assembler should produce the 
object program on the right from the
assembly program on the left.
This program does not perform anything meaningful!
It is intended to compare some related instructions.
Note you may comment the rest of a line using an exclamation point (!).
Your assembler should ignore comments.

<br>
<br>
<table border="0">
<tbody><tr><th>Assembly Prog </th><th>Object Prog</th></tr>
<tr><td>        load 1 69 &nbsp; &nbsp; ! runtime error </td><td align="right"> 581</td></tr>
<tr><td>        load 2 69 &nbsp; &nbsp; ! runtime error </td><td align="right"> 1093</td></tr>
<tr><td>        loadi 2 -123 ! set register 2 </td><td align="right">        1413</td></tr>
<tr><td>        loadi 2 71 </td><td align="right"> 1351</td></tr>
<tr><td>        add 0 3 </td><td align="right"> 4288</td></tr>
<tr><td>        addi 0 -56 </td><td align="right"> 4552</td></tr>
<tr><td>        jump 10 &nbsp; &nbsp; &nbsp; ! runtime error &nbsp; &nbsp; </td><td align="right">      33034</td></tr>
<tr><td>        store 2 20 &nbsp; &nbsp; ! runtime error &nbsp; &nbsp; </td><td align="right">      3348</td></tr>
<tr><td>        halt </td><td align="right"> 49152</td></tr>
<tr><td>        noop </td><td align="right"> 51200</td></tr>
</tbody></table>

<br>
<br>
The Assembler reads an assembly program and outputs its 
corresponding object program.
An assembly program must have a <tt>.s</tt> suffix, and
its corresponding object program must have the same name with a <tt>.o</tt> suffix.
Assembler creates a <tt>.o</tt> file. VM reads in this <tt>.o</tt>
file, stores it in memory, and starts executing it.
Assembler should catch any out-of-range error for ADDR and
CONST and stop producing object codes. Also any value other than 0, 1, 2, or 3
for RD or RS is illegal; and
any opcode other than the ones listed in the above VM Instruction Table 
is illegal.
The Assembler should be designed and implemented as a C++ class.

<br>
<br>
Design and implement a C++ class for the virtual machine (<tt>VirtualMachine</tt>) to interpret
object programs.
Store the object program to be run in the top of the memory, this implies 
setting <tt>pc</tt> and <tt>base</tt> registers to 0 and <tt>limit</tt> register
to the size of object program.
VM then enters into instruction fetch-execute cycle (an infinite loop):

<br>
<br>
<table border="0">
<tbody><tr><td>TOP: </td><td> &nbsp; ir &#8592; mem[pc] <i>(instruction fetch)</i></td></tr>
<tr><td></td><td> &nbsp; pc++</td></tr>
<tr><td></td><td> &nbsp; set OP, RD, I, RS, ADDR, CONST from ir</td></tr>
<tr><td></td><td> &nbsp; execute the instruction specified by OP and I <i>(instruction execute)</i></td></tr>
<tr><td></td><td> &nbsp; go to TOP</td></tr>
</tbody></table>

<br>
This loop terminates when a halt instruction is executed or some unexpected
error occurs.
Following the above file suffix convention, when executing a <tt>.o</tt>
program and a
read instruction is encountered, the input is read from a <tt>.in</tt> file
with the same name.
In case of a write instruction the output is printed into a <tt>.out</tt> file.

<br>
<br>
VM initializes the <tt>clock</tt> to 0 after loading the object program in memory.
<br>
Each of load, store, call, and return instructions take 4 clock ticks to execute.
<br>
Each of read and write instructions take 28 clock ticks to execute.
<br>
The rest of the instructions take 1 clock tick each to execute.
<br>
Note that <tt>loadi</tt>, which is the set instruction and uses 
an immediate operand, takes 1 clock tick and not 4 ticks. This is because <tt>loadi</tt> does not access memory.
<br>
<strong>Print the final value of clock in <tt>.out</tt> file.</strong>

<br>
<br>
Be careful when handling sign extension. For example, if in <tt>loadi</tt> instruction
CONST = 11111100<sub>2</sub> = -4<sub>10</sub>, then to store it in some r[RD] register,
it must be sign extended to
1111111111111100<sub>2</sub> (still -4<sub>10</sub>).
Sign extension occurs every time a short constant (in this case 8 bits)
is assigned to a longer register (in this case 16 bits); look for
this every time negative numbers are involved.

<br>
<br>
<tt>call</tt> and <tt>return</tt> instructions need special attention.
As part of the execution of <tt>call</tt> instruction
the status of VM must be pushed on to stack.
Status of VM consists of <tt>pc, r[0]-r[3],</tt> and <tt>sr.</tt> 
The stack grows from the bottom of memory up, therefore initially <tt>sp = 256.</tt>
After a call, <tt>sp</tt> is decremented by 6 as the values of 
<tt>pc, r[0]-r[3],</tt> and <tt>sr</tt> in the VM are pushed on to stack.
When a <tt>return</tt> instruction is executed, <tt>sp</tt> is incremented by 6
as values of
<tt>pc, r[0]-r[3],</tt> and <tt>sr</tt> are popped from stack and restored in
VM registers.
When <tt>sp &gt;= 256</tt>  stack is empty, and when  
<tt>sp &lt; limit+6</tt> stack is full.

<br>
<br>
<tt>noop</tt> instruction can be used as a place holder in memory
to store a temporary value and later retrieving it.

<br>
<br>
Write your Assembler, VM, and OS
in an object oriented and extensible fashion!
This is specially the case as
new requirements are added in the next two phases.
Use separate compilation for this (large) project.
This means class <tt>Assembler</tt> must be defined in files:
</p><pre>	Assembler.h
	Assembler.cpp
</pre>
and class <tt>VirtualMachine</tt> must be defined in files:
<pre>	VirtualMachine.h
	VirtualMachine.cpp
</pre>
Compile 
<tt>Assembler.cpp</tt> and
<tt>VirtualMachine.cpp</tt> separately using the <tt>-c</tt> option:
<pre>	$ g++ -c Assembler.cpp
	$ g++ -c VirtualMachine.cpp
</pre>
These two commands produce
<tt>Assembler.o</tt> and <tt>VirtualMachine.o</tt>.
<br>
<tt>os.cpp</tt> includes: 
<pre>	#include "Assembler.h"
	#include "VirtualMachine.h"
	main()
</pre>
where <tt>main()</tt> declares instances of
<tt>Assembler</tt> and
<tt>VirtualMachine</tt> and makes the proper calls:
<pre>        ...
        #include "Assembler.h"
        #include "VirtualMachine.h"
        ...
        main(int argc, char *argv[])
        {
                Assembler as;
                VirtualMachine vm;
                ...
        } // main
</pre>


Compile and link to make your rudimentary OS (rudimentary only in this phase!):

<pre>	$ g++ -o os os.cpp Assembler.o VirtualMachine.o</pre>


and run <tt>prog.s</tt> in your OS environment:

<pre>	$ os prog.s</pre>

which assembles <tt>prog.s</tt> into <tt>prog.o</tt>, loads <tt>prog.o</tt> into memory, and finally invokes VM to run the program. 
<br>
Make sure that your program works correctly for <tt>test.s</tt> program:

<pre>        read  0
        loadi 1 -2
        add   0 1      ! subtract 2 from value read
        write 0
        halt
</pre>

for <tt>add5.s</tt> program:

<pre>        read 0
        call 5
        load 0 8
        write 0
        halt
        addi 0 5       ! add5 function
        store 0 8
        return
        noop           ! location for return value
</pre>

and for <tt>fact.s</tt> program:

<pre>! main for factorial program
        loadi  0 1     ! line 0, R0 = fact(R1)
        read   1       ! input R1
        call   6       ! call fact
        load   0 33    ! receive result of fact
        write  0
        halt
! fact function
        compri 1 1     ! line 6
        jumpe  14      ! jump over the recursive call to fact if
        jumpl  14      ! R1 is less than or equal 1
        call   16      ! call mult (R0 = R0 * R1)
        load   0 34    ! receive result of mult
        subi   1 1     ! decrement multiplier (R1) and multiply again
        call   6       ! call fact
        load   0 33
        store  0 33    ! line 14, return R0 (result of fact)
        return
! mult function
        loadi  2 8     ! line 16, init R2 (counter)
        loadi  3 0     ! init R3 (result of mult)
        shr    1       ! line 18 (loop), shift right multiplier set CARRY
        store  2 35    ! save counter
        getstat 2      ! to find CARRY's value        
        andi   2 1
        compri 2 1
        jumpe  25      ! if CARRY==1 add
        jump   26      ! otherwise do nothing
        add    3 0
        shl    0       ! make multiplicand ready for next add
        load   2 35    ! restore counter
        subi   2 1     ! decrement counter        
        compri 2 0     ! if counter &gt; 0 jump to loop
        jumpg  18
        store  3 34    ! return R3 (result of mult)
        return
        noop           ! line 33, fact return value
        noop           ! line 34, mult return value
        noop           ! line 35, mult counter
</pre>

On the due date hand in print-outs of: 
<pre>	Assembler.h
	Assembler.cpp
	VirtualMachine.h
	VirtualMachine.cpp
	os.cpp
</pre>
and demonstrate your program for the above assembly programs.
Your grade will be based on:
<br>
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 40% correctness and efficiency
<br>
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 20% clarity and conciseness
<br>
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 20% documentation and proper indentation
<br>
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; 20% "object oriented-ness" and extensibility


</body></html>