{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/pavel/FPGA/add/add.v " "Source file: /home/pavel/FPGA/add/add.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1366051952251 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1366051952251 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/pavel/FPGA/add/add.v " "Source file: /home/pavel/FPGA/add/add.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1366051952260 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1366051952260 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/pavel/FPGA/add/add.v " "Source file: /home/pavel/FPGA/add/add.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1366051952269 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1366051952269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366051955972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366051955974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:52:35 2013 " "Processing started: Mon Apr 15 19:52:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366051955974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366051955974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add -c add " "Command: quartus_map --read_settings_files=on --write_settings_files=off add -c add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366051955975 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366051956365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 2 2 " "Found 2 design units, including 2 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366051956504 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366051956504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366051956504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add " "Elaborating entity \"add\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366051956595 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clock_switch add.v(35) " "Verilog HDL Always Construct warning at add.v(35): inferring latch(es) for variable \"clock_switch\", which holds its previous value in one or more paths through the always construct" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1366051956601 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add.v(51) " "Verilog HDL assignment warning at add.v(51): truncated value with size 32 to match size of target (4)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956601 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add.v(54) " "Verilog HDL assignment warning at add.v(54): truncated value with size 32 to match size of target (4)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956603 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(72) " "Verilog HDL assignment warning at add.v(72): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956605 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(73) " "Verilog HDL assignment warning at add.v(73): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956605 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(74) " "Verilog HDL assignment warning at add.v(74): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956606 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(75) " "Verilog HDL assignment warning at add.v(75): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956606 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(81) " "Verilog HDL assignment warning at add.v(81): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956607 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(82) " "Verilog HDL assignment warning at add.v(82): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956607 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(83) " "Verilog HDL assignment warning at add.v(83): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956608 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(84) " "Verilog HDL assignment warning at add.v(84): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956608 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 add.v(91) " "Verilog HDL assignment warning at add.v(91): truncated value with size 32 to match size of target (3)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956610 "|add"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[6\]\[7\] 0 add.v(10) " "Net \"data\[6\]\[7\]\" at add.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366051956615 "|add"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[2\]\[7\] 0 add.v(10) " "Net \"data\[2\]\[7\]\" at add.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366051956615 "|add"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "kkk add.v(2) " "Output port \"kkk\" at add.v(2) has no driver" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1366051956618 "|add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_switch add.v(35) " "Inferred latch for \"clock_switch\" at add.v(35)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366051956625 "|add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "add.v" "c1" { Text "/home/pavel/FPGA/add/add.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366051956670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 add.v(120) " "Verilog HDL assignment warning at add.v(120): truncated value with size 32 to match size of target (16)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956671 "|add|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 add.v(132) " "Verilog HDL assignment warning at add.v(132): truncated value with size 32 to match size of target (25)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366051956671 "|add|counter:c1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "kkk\[0\] GND " "Pin \"kkk\[0\]\" is stuck at GND" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366051957843 "|add|kkk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "kkk\[1\] GND " "Pin \"kkk\[1\]\" is stuck at GND" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366051957843 "|add|kkk[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366051957843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366051958453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366051958453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366051958527 "|add|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366051958527 "|add|sw2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366051958527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366051958528 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366051958528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "316 " "Implemented 316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1366051958528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366051958528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366051958542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:52:38 2013 " "Processing ended: Mon Apr 15 19:52:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366051958542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366051958542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366051958542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051958542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366051961212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366051961214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:52:40 2013 " "Processing started: Mon Apr 15 19:52:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366051961214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366051961214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off add -c add --check_ios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off add -c add --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366051961215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366051961399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "add EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"add\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1366051961421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366051961481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366051961481 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1366051961852 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366051962069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366051962069 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366051962069 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1366051962069 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 685 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366051962081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 686 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366051962081 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 687 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366051962081 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1366051962081 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 24 " "No exact pin location assignment(s) for 2 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kkk\[0\] " "Pin kkk\[0\] not assigned to an exact location on the device" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { kkk[0] } } } { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 0 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { kkk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366051962129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kkk\[1\] " "Pin kkk\[1\] not assigned to an exact location on the device" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { kkk[1] } } } { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 0 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { kkk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366051962129 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1366051962129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366051962174 ""}  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/pavel/altera/12.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pavel/altera/12.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 4 0 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366051962174 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:c1\|out2  " "Automatically promoted node counter:c1\|out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366051962175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c1\|out2~0 " "Destination node counter:c1\|out2~0" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 116 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366051962175 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366051962175 ""}  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 116 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366051962175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:c1\|out_clk  " "Automatically promoted node counter:c1\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366051962175 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c1\|out_clk~0 " "Destination node counter:c1\|out_clk~0" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 115 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366051962175 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366051962175 ""}  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 115 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366051962175 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1366051962193 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1366051962193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366051962193 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051962195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051962195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 35 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051962195 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 18 18 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051962195 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366051962195 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1366051962195 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366051962226 ""}
{ "Info" "IQFIT_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 121043 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "" 0 -1 1366051962458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366051962477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:52:42 2013 " "Processing ended: Mon Apr 15 19:52:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366051962477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366051962477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366051962477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051962477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366051964707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366051964709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:52:44 2013 " "Processing started: Mon Apr 15 19:52:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366051964709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366051964709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp add -c add --netlist_type=sgate " "Command: quartus_rpp add -c add --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366051964710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366051964811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:52:44 2013 " "Processing ended: Mon Apr 15 19:52:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366051964811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366051964811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366051964811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051964811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366051967001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366051967003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:52:46 2013 " "Processing started: Mon Apr 15 19:52:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366051967003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366051967003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp add -c add --netlist_type=atom_map " "Command: quartus_rpp add -c add --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366051967004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366051967139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:52:47 2013 " "Processing ended: Mon Apr 15 19:52:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366051967139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366051967139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366051967139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051967139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366051969763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366051969766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:52:49 2013 " "Processing started: Mon Apr 15 19:52:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366051969766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366051969766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off add -c add " "Command: quartus_fit --read_settings_files=off --write_settings_files=off add -c add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366051969767 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366051969913 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "add EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"add\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1366051969935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366051969998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366051969998 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1366051970326 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1366051970357 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366051970580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366051970580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366051970580 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1366051970580 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 688 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366051970596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 689 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366051970596 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 690 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366051970596 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1366051970596 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 24 " "No exact pin location assignment(s) for 2 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kkk\[0\] " "Pin kkk\[0\] not assigned to an exact location on the device" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { kkk[0] } } } { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 0 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { kkk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366051970652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "kkk\[1\] " "Pin kkk\[1\] not assigned to an exact location on the device" {  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { kkk[1] } } } { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 0 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { kkk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366051970652 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1366051970652 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add.sdc " "Synopsys Design Constraints File file not found: 'add.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1366051970778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1366051970779 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "clock_switch~0\|combout " "Node \"clock_switch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1366051970785 ""} { "Warning" "WSTA_SCC_NODE" "clock_switch~0\|datac " "Node \"clock_switch~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1366051970785 ""}  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1366051970785 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1366051970791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366051970842 ""}  } { { "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pavel/altera/12.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/pavel/altera/12.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pavel/altera/12.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 4 0 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366051970842 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:c1\|out2  " "Automatically promoted node counter:c1\|out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366051970843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c1\|out2~0 " "Destination node counter:c1\|out2~0" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 116 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366051970843 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366051970843 ""}  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 116 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366051970843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:c1\|out_clk  " "Automatically promoted node counter:c1\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366051970843 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c1\|out_clk~0 " "Destination node counter:c1\|out_clk~0" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 115 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366051970843 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366051970843 ""}  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 115 -1 0 } } { "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/pavel/altera/12.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter:c1|out_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/pavel/FPGA/add/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366051970843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1366051970942 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366051970944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366051970945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366051970948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366051970950 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1366051970952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1366051970952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1366051970953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1366051970980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1366051970981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1366051970981 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1366051970986 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1366051970986 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366051970986 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051970988 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051970988 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 35 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051970988 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 18 18 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366051970988 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366051970988 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1366051970988 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366051971008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1366051971584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366051971852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1366051971860 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1366051972727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366051972728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1366051972983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "/home/pavel/FPGA/add/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1366051973634 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1366051973634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366051974503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1366051974506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1366051974506 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366051974533 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[0\] 0 " "Pin \"dataa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[1\] 0 " "Pin \"dataa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[2\] 0 " "Pin \"dataa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[3\] 0 " "Pin \"dataa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[4\] 0 " "Pin \"dataa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[5\] 0 " "Pin \"dataa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[6\] 0 " "Pin \"dataa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataa\[7\] 0 " "Pin \"dataa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kkk\[0\] 0 " "Pin \"kkk\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "kkk\[1\] 0 " "Pin \"kkk\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366051974555 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1366051974555 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1366051974803 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366051974846 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1366051975120 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366051975275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pavel/FPGA/add/add.fit.smsg " "Generated suppressed messages file /home/pavel/FPGA/add/add.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366051975449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "574 " "Peak virtual memory: 574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366051975645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:52:55 2013 " "Processing ended: Mon Apr 15 19:52:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366051975645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366051975645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366051975645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051975645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366051984669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366051984671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:53:04 2013 " "Processing started: Mon Apr 15 19:53:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366051984671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366051984671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off add -c add " "Command: quartus_asm --read_settings_files=off --write_settings_files=off add -c add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366051984672 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1366051985326 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1366051985347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366051985588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:53:05 2013 " "Processing ended: Mon Apr 15 19:53:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366051985588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366051985588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366051985588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051985588 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1366051985700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366051987973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366051987974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:53:07 2013 " "Processing started: Mon Apr 15 19:53:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366051987974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366051987974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta add -c add " "Command: quartus_sta add -c add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366051987975 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1366051988021 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366051988242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366051988302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366051988302 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add.sdc " "Synopsys Design Constraints File file not found: 'add.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1366051988468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1366051988469 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:c1\|out2 counter:c1\|out2 " "create_clock -period 1.000 -name counter:c1\|out2 counter:c1\|out2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1366051988473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1366051988473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:c1\|out_clk counter:c1\|out_clk " "create_clock -period 1.000 -name counter:c1\|out_clk counter:c1\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1366051988473 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1366051988473 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "clock_switch~0\|combout " "Node \"clock_switch~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1366051988475 ""} { "Warning" "WSTA_SCC_NODE" "clock_switch~0\|dataa " "Node \"clock_switch~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1366051988475 ""}  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1366051988475 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1366051988482 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1366051988490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1366051988502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.143 " "Worst-case setup slack is -11.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.143      -486.597 counter:c1\|out2  " "  -11.143      -486.597 counter:c1\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.992      -109.053 clk  " "   -3.992      -109.053 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816       -32.648 counter:c1\|out_clk  " "   -2.816       -32.648 counter:c1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366051988503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.581 " "Worst-case hold slack is -2.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.581        -5.147 clk  " "   -2.581        -5.147 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 counter:c1\|out2  " "    0.499         0.000 counter:c1\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 counter:c1\|out_clk  " "    0.499         0.000 counter:c1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366051988507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366051988508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366051988509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -65.753 clk  " "   -1.941       -65.753 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -142.464 counter:c1\|out2  " "   -0.742      -142.464 counter:c1\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -28.196 counter:c1\|out_clk  " "   -0.742       -28.196 counter:c1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366051988510 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1366051988617 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1366051988619 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1366051988652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.740 " "Worst-case setup slack is -2.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.740       -88.566 counter:c1\|out2  " "   -2.740       -88.566 counter:c1\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836       -12.048 clk  " "   -0.836       -12.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544        -3.205 counter:c1\|out_clk  " "   -0.544        -3.205 counter:c1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366051988657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.389 " "Worst-case hold slack is -1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389        -2.761 clk  " "   -1.389        -2.761 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter:c1\|out2  " "    0.215         0.000 counter:c1\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter:c1\|out_clk  " "    0.215         0.000 counter:c1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366051988665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366051988670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1366051988675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -44.380 clk  " "   -1.380       -44.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -96.000 counter:c1\|out2  " "   -0.500       -96.000 counter:c1\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -19.000 counter:c1\|out_clk  " "   -0.500       -19.000 counter:c1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366051988680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366051988680 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1366051988816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1366051988855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1366051988856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366051988951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:53:08 2013 " "Processing ended: Mon Apr 15 19:53:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366051988951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366051988951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366051988951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051988951 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366051989294 ""}
