{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497906584919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497906584927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 23:09:44 2017 " "Processing started: Mon Jun 19 23:09:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497906584927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497906584927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off light -c light " "Command: quartus_map --read_settings_files=on --write_settings_files=off light -c light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497906584927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497906585384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497906585384 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "light.v(22) " "Verilog HDL information at light.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "light.v" "" { Text "E:/fpga_fun/light3/light.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497906614591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.v 2 2 " "Found 2 design units, including 2 entities, in source file light.v" { { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "light.v" "" { Text "E:/fpga_fun/light3/light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497906614622 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "light.v" "" { Text "E:/fpga_fun/light3/light.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497906614622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497906614622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "light " "Elaborating entity \"light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497906614804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:ff " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:ff\"" {  } { { "light.v" "ff" { Text "E:/fpga_fun/light3/light.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497906615239 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "counter light.v(18) " "Verilog HDL error at light.v(18): variable \"counter\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "light.v" "" { Text "E:/fpga_fun/light3/light.v" 18 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1497906615267 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "d_ff:ff " "Can't elaborate user hierarchy \"d_ff:ff\"" {  } { { "light.v" "ff" { Text "E:/fpga_fun/light3/light.v" 6 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497906615269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpga_fun/light3/output_files/light.map.smsg " "Generated suppressed messages file E:/fpga_fun/light3/output_files/light.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497906615515 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497906615807 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 19 23:10:15 2017 " "Processing ended: Mon Jun 19 23:10:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497906615807 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497906615807 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497906615807 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497906615807 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497906619806 ""}
