simVerilogNetlistFileList = '((("16nm_Tests" "6T_MultiBank_8K_4K_Test") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("16nm_Tests")
simVerilogNetlistFileCellList = '(("16nm_Tests" 
	("6T_MultiBank_8K_4K_Test")
    )
)
hnlIncrementalDirectory = '"ihnl"
