INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:56:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 buffer10/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        10.254ns  (logic 2.303ns (22.459%)  route 7.951ns (77.541%))
  Logic Levels:           24  (CARRY4=5 LUT2=5 LUT3=2 LUT4=2 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2871, unset)         0.508     0.508    buffer10/clk
    SLICE_X33Y69         FDRE                                         r  buffer10/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer10/outs_reg[3]/Q
                         net (fo=10, routed)          0.446     1.170    buffer10/control/Q[3]
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.043     1.213 r  buffer10/control/result0_i_1/O
                         net (fo=1, routed)           0.335     1.548    cmpi0/DI[1]
    SLICE_X32Y69         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.254     1.802 f  cmpi0/result0/CO[2]
                         net (fo=17, routed)          0.407     2.208    buffer10/control/CO[0]
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.123     2.331 r  buffer10/control/minusOp_carry_i_6__2/O
                         net (fo=11, routed)          0.345     2.676    control_merge2/tehb/control/count_stores.counter_reg[3]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.043     2.719 f  control_merge2/tehb/control/minusOp_carry_i_7__2/O
                         net (fo=5, routed)           0.174     2.893    buffer27/control/transmitValue_reg_42
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.043     2.936 f  buffer27/control/minusOp_carry_i_6__1/O
                         net (fo=7, routed)           0.266     3.202    buffer27/control/transmitValue_reg_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.043     3.245 f  buffer27/control/fullReg_i_2__24/O
                         net (fo=5, routed)           0.305     3.549    buffer27/control/fullReg_reg_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I0_O)        0.043     3.592 f  buffer27/control/transmitValue_i_2__38/O
                         net (fo=9, routed)           0.352     3.944    control_merge1/tehb/control/transmitValue_reg_12
    SLICE_X29Y74         LUT4 (Prop_lut4_I2_O)        0.043     3.987 f  control_merge1/tehb/control/fullReg_i_4__11/O
                         net (fo=4, routed)           0.233     4.220    control_merge1/tehb/control/fullReg_reg_3
    SLICE_X28Y74         LUT2 (Prop_lut2_I0_O)        0.054     4.274 f  control_merge1/tehb/control/transmitValue_i_2__59/O
                         net (fo=15, routed)          0.158     4.432    fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.131     4.563 r  fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_3/O
                         net (fo=1, routed)           0.304     4.868    control_merge1/tehb/control/fork14_outs_2_valid
    SLICE_X26Y74         LUT6 (Prop_lut6_I1_O)        0.043     4.911 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=71, routed)          0.715     5.625    control_merge1/tehb/control/outputValid_reg
    SLICE_X21Y55         LUT6 (Prop_lut6_I2_O)        0.043     5.668 f  control_merge1/tehb/control/level4_c1[12]_i_2/O
                         net (fo=11, routed)          0.595     6.264    control_merge1/tehb/control/buffer11_outs[9]
    SLICE_X21Y60         LUT6 (Prop_lut6_I1_O)        0.043     6.307 r  control_merge1/tehb/control/ltOp_carry__2_i_28/O
                         net (fo=1, routed)           0.523     6.830    control_merge1/tehb/control/ltOp_carry__2_i_28_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.043     6.873 r  control_merge1/tehb/control/ltOp_carry__2_i_9/O
                         net (fo=5, routed)           0.245     7.118    control_merge1/tehb/control/addf0/ieee2nfloat_0/infinity__0
    SLICE_X14Y63         LUT3 (Prop_lut3_I0_O)        0.047     7.165 r  control_merge1/tehb/control/ltOp_carry__2_i_24/O
                         net (fo=1, routed)           0.302     7.466    mulf0/operator/RoundingAdder/ltOp_carry__2
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.127     7.593 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.593    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X14Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     7.766 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.766    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     7.888 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=91, routed)          0.449     8.338    control_merge1/tehb/control/level4_c1_reg[3][0]
    SLICE_X16Y64         LUT2 (Prop_lut2_I0_O)        0.127     8.465 r  control_merge1/tehb/control/i__carry_i_1/O
                         net (fo=1, routed)           0.354     8.819    addf0/operator/p_1_in[3]
    SLICE_X11Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     9.003 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.003    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.107 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.353     9.460    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X10Y65         LUT6 (Prop_lut6_I3_O)        0.120     9.580 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.240     9.820    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X10Y65         LUT3 (Prop_lut3_I0_O)        0.043     9.863 r  mulf0/operator/RoundingAdder/ps_c1[4]_i_1/O
                         net (fo=21, routed)          0.418    10.281    mulf0/operator/_inferred__1/i__carry__0[0]
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.048    10.329 r  mulf0/operator/RightShifterComponent/level4_c1[18]_i_1/O
                         net (fo=7, routed)           0.433    10.762    addf0/operator/RightShifterComponent/level4_c1_reg[18]_0
    SLICE_X11Y60         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=2871, unset)         0.483    13.183    addf0/operator/RightShifterComponent/clk
    SLICE_X11Y60         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X11Y60         FDRE (Setup_fdre_C_R)       -0.378    12.769    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  2.007    




