

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'
================================================================
* Date:           Fri May 24 15:44:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.178 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_6  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    793|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|     310|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     310|    939|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U25  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln317_fu_253_p2               |         +|   0|  0|   14|           9|           8|
    |add_ln42_fu_183_p2                |         +|   0|  0|   38|          31|           1|
    |result_2_fu_290_p2                |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_267_p2                |         -|   0|  0|   15|           7|           8|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter2  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op45_read_state2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln42_fu_177_p2               |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln43_fu_201_p2               |      icmp|   0|  0|   38|          31|           2|
    |icmp_ln45_fu_311_p2               |      icmp|   0|  0|   31|          24|           1|
    |lshr_ln18_fu_367_p2               |      lshr|   0|  0|  242|          79|          79|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |or_ln45_fu_334_p2                 |        or|   0|  0|    2|           1|           1|
    |result_fu_295_p3                  |    select|   0|  0|   32|           1|          32|
    |select_ln18_fu_277_p3             |    select|   0|  0|    9|           1|           9|
    |select_ln45_1_fu_327_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln45_fu_339_p3             |    select|   0|  0|    8|           1|           8|
    |val_1_fu_399_p3                   |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_373_p2                |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  793|         304|         332|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter4_storereflowmerge_reg_155  |  14|          3|    8|         24|
    |ap_sig_allocacmp_ch_1                          |   9|          2|   31|         62|
    |ch_fu_102                                      |   9|          2|   31|         62|
    |input_r_blk_n_R                                |   9|          2|    1|          2|
    |output_r_blk_n_W                               |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  68|         15|   74|        156|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_storereflowmerge_reg_155  |   8|   0|    8|          0|
    |ch_fu_102                                      |  31|   0|   31|          0|
    |icmp_ln42_reg_413                              |   1|   0|    1|          0|
    |icmp_ln43_reg_427                              |   1|   0|    1|          0|
    |icmp_ln45_reg_462                              |   1|   0|    1|          0|
    |input_r_addr_read_reg_451                      |   8|   0|    8|          0|
    |result_reg_456                                 |  32|   0|   32|          0|
    |select_ln18_reg_446                            |   9|   0|    9|          0|
    |tmp_reg_441                                    |   1|   0|    1|          0|
    |trunc_ln342_reg_436                            |  23|   0|   23|          0|
    |val_1_reg_473                                  |  32|   0|   32|          0|
    |xs_sign_reg_431                                |   1|   0|    1|          0|
    |xs_sign_reg_431_pp0_iter1_reg                  |   1|   0|    1|          0|
    |icmp_ln42_reg_413                              |  64|  32|    1|          0|
    |icmp_ln43_reg_427                              |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 310|  64|  184|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_42_6|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|   32|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WDATA      |  out|    8|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|   32|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RDATA      |   in|    8|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RFIFONUM   |   in|   11|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|                                    input_r|       pointer|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|   32|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WDATA     |  out|    8|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|   32|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RDATA     |   in|    8|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RFIFONUM  |   in|   11|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|                                   output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|                                   output_r|       pointer|
|channels                 |   in|   32|     ap_none|                                   channels|        scalar|
|sum_0_5                  |   in|   32|     ap_none|                                    sum_0_5|        scalar|
|sum_1_5                  |   in|   32|     ap_none|                                    sum_1_5|        scalar|
|sum_2_5                  |   in|   32|     ap_none|                                    sum_2_5|        scalar|
|out_r                    |   in|   64|     ap_none|                                      out_r|        scalar|
|add_ln26_1               |   in|   64|     ap_none|                                 add_ln26_1|        scalar|
+-------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 4 2 3 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 
2 --> 3 
3 --> 5 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [Convolutie/source/Convolutie.c:42]   --->   Operation 8 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln26_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln26_1"   --->   Operation 11 'read' 'add_ln26_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 12 'read' 'out_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_2_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_5"   --->   Operation 13 'read' 'sum_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_1_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_5"   --->   Operation 14 'read' 'sum_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_0_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_0_5"   --->   Operation 15 'read' 'sum_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 16 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln42 = store i31 0, i31 %ch" [Convolutie/source/Convolutie.c:42]   --->   Operation 17 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body52"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ch_1 = load i31 %ch" [Convolutie/source/Convolutie.c:44]   --->   Operation 19 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i31 %ch_1" [Convolutie/source/Convolutie.c:42]   --->   Operation 22 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln42 = icmp_slt  i32 %zext_ln42, i32 %channels_read" [Convolutie/source/Convolutie.c:42]   --->   Operation 23 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %ch_1, i31 1" [Convolutie/source/Convolutie.c:42]   --->   Operation 24 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc89.loopexit.exitStub, void %for.body52.split" [Convolutie/source/Convolutie.c:42]   --->   Operation 25 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %out_r_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 26 'getelementptr' 'output_r_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln26_1_read" [Convolutie/source/Convolutie.c:42]   --->   Operation 27 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Convolutie/source/Convolutie.c:42]   --->   Operation 28 'specpipeline' 'specpipeline_ln42' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [Convolutie/source/Convolutie.c:42]   --->   Operation 29 'specloopname' 'specloopname_ln42' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.52ns)   --->   "%icmp_ln43 = icmp_ult  i31 %ch_1, i31 3" [Convolutie/source/Convolutie.c:43]   --->   Operation 30 'icmp' 'icmp_ln43' <Predicate = (icmp_ln42)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %if.else, void %if.then54" [Convolutie/source/Convolutie.c:43]   --->   Operation 31 'br' 'br_ln43' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %ch_1" [Convolutie/source/Convolutie.c:44]   --->   Operation 32 'trunc' 'trunc_ln44' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%dc = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %sum_0_5_read, i32 %sum_1_5_read, i32 %sum_2_5_read, i2 %trunc_ln44" [Convolutie/source/Convolutie.c:44]   --->   Operation 33 'mux' 'dc' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 34 'bitcast' 'data' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 35 'bitselect' 'xs_sign' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 36 'partselect' 'xs_exp' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 37 'trunc' 'trunc_ln342' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 38 'zext' 'zext_ln317' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 39 'add' 'add_ln317' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 41 'sub' 'sub_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 42 'sext' 'sext_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 43 'select' 'select_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln42 = store i31 %add_ln42, i31 %ch" [Convolutie/source/Convolutie.c:42]   --->   Operation 44 'store' 'store_ln42' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 2 <SV = 2> <Delay = 5.84>
ST_2 : Operation 45 [1/1] (5.84ns)   --->   "%input_r_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr" [Convolutie/source/Convolutie.c:48]   --->   Operation 45 'read' 'input_r_addr_read' <Predicate = (icmp_ln42 & !icmp_ln43)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (2.55ns)   --->   "%result_2 = sub i32 0, i32 %val_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 46 'sub' 'result_2' <Predicate = (icmp_ln42 & icmp_ln43 & xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%result = select i1 %xs_sign, i32 %result_2, i32 %val_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 47 'select' 'result' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %result, i32 8, i32 31" [Convolutie/source/Convolutie.c:45]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.31ns)   --->   "%icmp_ln45 = icmp_sgt  i24 %tmp_1, i24 0" [Convolutie/source/Convolutie.c:45]   --->   Operation 49 'icmp' 'icmp_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 3> <Delay = 2.83>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc86"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln42 & !icmp_ln43)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 31" [Convolutie/source/Convolutie.c:45]   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%trunc_ln45 = trunc i32 %result" [Convolutie/source/Convolutie.c:45]   --->   Operation 52 'trunc' 'trunc_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%select_ln45_1 = select i1 %icmp_ln45, i8 255, i8 0" [Convolutie/source/Convolutie.c:45]   --->   Operation 53 'select' 'select_ln45_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %icmp_ln45, i1 %tmp_2" [Convolutie/source/Convolutie.c:45]   --->   Operation 54 'or' 'or_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i8 %select_ln45_1, i8 %trunc_ln45" [Convolutie/source/Convolutie.c:45]   --->   Operation 55 'select' 'select_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln46 = br void %for.inc86" [Convolutie/source/Convolutie.c:46]   --->   Operation 56 'br' 'br_ln46' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 5.11>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 57 'bitconcatenate' 'mantissa' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 58 'zext' 'zext_ln15' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 59 'sext' 'sext_ln18_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 60 'zext' 'zext_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 61 'lshr' 'lshr_ln18' <Predicate = (icmp_ln42 & icmp_ln43 & tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 62 'shl' 'shl_ln18' <Predicate = (icmp_ln42 & icmp_ln43 & !tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 55" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 63 'partselect' 'tmp_4' <Predicate = (icmp_ln42 & icmp_ln43 & tmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 64 'partselect' 'tmp_5' <Predicate = (icmp_ln42 & icmp_ln43 & !tmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.69ns)   --->   "%val_1 = select i1 %tmp, i32 %tmp_4, i32 %tmp_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 65 'select' 'val_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%storereflowmerge = phi i8 %select_ln45, void %if.then54, i8 %input_r_addr_read, void %if.else" [Convolutie/source/Convolutie.c:45]   --->   Operation 66 'phi' 'storereflowmerge' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (5.84ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %storereflowmerge, i1 1" [Convolutie/source/Convolutie.c:42]   --->   Operation 67 'write' 'write_ln42' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body52" [Convolutie/source/Convolutie.c:42]   --->   Operation 68 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln26_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ch                (alloca        ) [ 010000]
specinterface_ln0 (specinterface ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
add_ln26_1_read   (read          ) [ 000000]
out_r_read        (read          ) [ 000000]
sum_2_5_read      (read          ) [ 000000]
sum_1_5_read      (read          ) [ 000000]
sum_0_5_read      (read          ) [ 000000]
channels_read     (read          ) [ 000000]
store_ln42        (store         ) [ 000000]
br_ln0            (br            ) [ 000000]
ch_1              (load          ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
zext_ln42         (zext          ) [ 000000]
icmp_ln42         (icmp          ) [ 011111]
add_ln42          (add           ) [ 000000]
br_ln42           (br            ) [ 000000]
output_r_addr     (getelementptr ) [ 011111]
input_r_addr      (getelementptr ) [ 011010]
specpipeline_ln42 (specpipeline  ) [ 000000]
specloopname_ln42 (specloopname  ) [ 000000]
icmp_ln43         (icmp          ) [ 011111]
br_ln43           (br            ) [ 000000]
trunc_ln44        (trunc         ) [ 000000]
dc                (mux           ) [ 000000]
data              (bitcast       ) [ 000000]
xs_sign           (bitselect     ) [ 011010]
xs_exp            (partselect    ) [ 000000]
trunc_ln342       (trunc         ) [ 010010]
zext_ln317        (zext          ) [ 000000]
add_ln317         (add           ) [ 000000]
tmp               (bitselect     ) [ 010010]
sub_ln18          (sub           ) [ 000000]
sext_ln18         (sext          ) [ 000000]
select_ln18       (select        ) [ 010010]
store_ln42        (store         ) [ 000000]
input_r_addr_read (read          ) [ 010101]
result_2          (sub           ) [ 000000]
result            (select        ) [ 010100]
tmp_1             (partselect    ) [ 000000]
icmp_ln45         (icmp          ) [ 010100]
br_ln0            (br            ) [ 010101]
tmp_2             (bitselect     ) [ 000000]
trunc_ln45        (trunc         ) [ 000000]
select_ln45_1     (select        ) [ 000000]
or_ln45           (or            ) [ 000000]
select_ln45       (select        ) [ 010101]
br_ln46           (br            ) [ 010101]
mantissa          (bitconcatenate) [ 000000]
zext_ln15         (zext          ) [ 000000]
sext_ln18_1       (sext          ) [ 000000]
zext_ln18         (zext          ) [ 000000]
lshr_ln18         (lshr          ) [ 000000]
shl_ln18          (shl           ) [ 000000]
tmp_4             (partselect    ) [ 000000]
tmp_5             (partselect    ) [ 000000]
val_1             (select        ) [ 011000]
storereflowmerge  (phi           ) [ 010001]
write_ln42        (write         ) [ 000000]
br_ln42           (br            ) [ 000000]
ret_ln0           (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="channels">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_0_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_1_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_2_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_ln26_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="ch_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln26_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln26_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_r_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sum_2_5_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_2_5_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_1_5_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_1_5_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_0_5_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_0_5_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="channels_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_r_addr_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="2"/>
<pin id="145" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_addr_read/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln42_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="4"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="1" slack="0"/>
<pin id="152" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="storereflowmerge_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storereflowmerge (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="storereflowmerge_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="2"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storereflowmerge/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln42_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="31" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ch_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln42_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln42_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln42_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="output_r_addr_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="input_r_addr_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln43_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="0"/>
<pin id="203" dir="0" index="1" bw="31" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln44_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="dc_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="32" slack="0"/>
<pin id="216" dir="0" index="4" bw="2" slack="0"/>
<pin id="217" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="dc/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="data_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xs_sign_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xs_exp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln342_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln317_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln317_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln18_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln18_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln18_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="0" index="2" bw="9" slack="0"/>
<pin id="281" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln42_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="0" index="1" bw="31" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="result_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="result_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="2"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="1"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln45_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="24" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln45_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln45_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_ln45_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln45_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="mantissa_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="25" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="23" slack="1"/>
<pin id="351" dir="0" index="3" bw="1" slack="0"/>
<pin id="352" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln15_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="25" slack="0"/>
<pin id="358" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln18_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln18_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lshr_ln18_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="25" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln18_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="25" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="79" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="79" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="val_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="ch_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln42_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="417" class="1005" name="output_r_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="4"/>
<pin id="419" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="input_r_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2"/>
<pin id="424" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="icmp_ln43_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="431" class="1005" name="xs_sign_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="2"/>
<pin id="433" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="436" class="1005" name="trunc_ln342_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="23" slack="1"/>
<pin id="438" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln342 "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln18_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="1"/>
<pin id="448" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="451" class="1005" name="input_r_addr_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="2"/>
<pin id="453" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_r_addr_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="result_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="462" class="1005" name="icmp_ln45_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="468" class="1005" name="select_ln45_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="473" class="1005" name="val_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="100" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="90" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="164"><net_src comp="158" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="136" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="170" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="112" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="106" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="170" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="170" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="130" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="124" pin="2"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="118" pin="2"/><net_sink comp="211" pin=3"/></net>

<net id="222"><net_src comp="207" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="226"><net_src comp="211" pin="5"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="223" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="223" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="235" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="72" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="76" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="235" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="259" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="253" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="183" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="80" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="295" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="74" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="315"><net_src comp="301" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="82" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="332"><net_src comp="84" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="86" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="317" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="327" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="324" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="353"><net_src comp="88" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="90" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="359"><net_src comp="347" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="356" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="356" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="363" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="94" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="96" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="98" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="94" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="373" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="96" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="98" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="404"><net_src comp="379" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="389" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="102" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="416"><net_src comp="177" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="189" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="425"><net_src comp="195" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="430"><net_src comp="201" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="227" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="439"><net_src comp="245" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="444"><net_src comp="259" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="449"><net_src comp="277" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="454"><net_src comp="142" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="459"><net_src comp="295" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="465"><net_src comp="311" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="471"><net_src comp="339" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="476"><net_src comp="399" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="295" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
	Port: input_r | {}
 - Input state : 
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : output_r | {}
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : input_r | {2 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : channels | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : sum_0_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : sum_1_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : sum_2_5 | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : out_r | {1 }
	Port: applyConvolution_Pipeline_VITIS_LOOP_42_6 : add_ln26_1 | {1 }
  - Chain level:
	State 1
		store_ln42 : 1
		ch_1 : 1
		zext_ln42 : 2
		icmp_ln42 : 3
		add_ln42 : 2
		br_ln42 : 4
		icmp_ln43 : 2
		br_ln43 : 3
		trunc_ln44 : 2
		dc : 3
		data : 4
		xs_sign : 5
		xs_exp : 5
		trunc_ln342 : 5
		zext_ln317 : 6
		add_ln317 : 7
		tmp : 8
		sub_ln18 : 6
		sext_ln18 : 7
		select_ln18 : 9
		store_ln42 : 3
	State 2
		result : 1
		tmp_1 : 2
		icmp_ln45 : 3
	State 3
		or_ln45 : 1
		select_ln45 : 1
	State 4
		zext_ln15 : 1
		zext_ln18 : 1
		lshr_ln18 : 2
		shl_ln18 : 2
		tmp_4 : 3
		tmp_5 : 3
		val_1 : 4
	State 5
		write_ln42 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln42_fu_177       |    0    |    39   |
|   icmp   |        icmp_ln43_fu_201       |    0    |    38   |
|          |        icmp_ln45_fu_311       |    0    |    31   |
|----------|-------------------------------|---------|---------|
|   lshr   |        lshr_ln18_fu_367       |    0    |   100   |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln18_fu_373        |    0    |   100   |
|----------|-------------------------------|---------|---------|
|          |       select_ln18_fu_277      |    0    |    9    |
|          |         result_fu_295         |    0    |    32   |
|  select  |      select_ln45_1_fu_327     |    0    |    8    |
|          |       select_ln45_fu_339      |    0    |    8    |
|          |          val_1_fu_399         |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln18_fu_267        |    0    |    15   |
|          |        result_2_fu_290        |    0    |    39   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln42_fu_183        |    0    |    38   |
|          |        add_ln317_fu_253       |    0    |    15   |
|----------|-------------------------------|---------|---------|
|    mux   |           dc_fu_211           |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    or    |         or_ln45_fu_334        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |  add_ln26_1_read_read_fu_106  |    0    |    0    |
|          |     out_r_read_read_fu_112    |    0    |    0    |
|          |    sum_2_5_read_read_fu_118   |    0    |    0    |
|   read   |    sum_1_5_read_read_fu_124   |    0    |    0    |
|          |    sum_0_5_read_read_fu_130   |    0    |    0    |
|          |   channels_read_read_fu_136   |    0    |    0    |
|          | input_r_addr_read_read_fu_142 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln42_write_fu_147    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln42_fu_173       |    0    |    0    |
|   zext   |       zext_ln317_fu_249       |    0    |    0    |
|          |        zext_ln15_fu_356       |    0    |    0    |
|          |        zext_ln18_fu_363       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln44_fu_207       |    0    |    0    |
|   trunc  |       trunc_ln342_fu_245      |    0    |    0    |
|          |       trunc_ln45_fu_324       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         xs_sign_fu_227        |    0    |    0    |
| bitselect|           tmp_fu_259          |    0    |    0    |
|          |          tmp_2_fu_317         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         xs_exp_fu_235         |    0    |    0    |
|partselect|          tmp_1_fu_301         |    0    |    0    |
|          |          tmp_4_fu_379         |    0    |    0    |
|          |          tmp_5_fu_389         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |        sext_ln18_fu_273       |    0    |    0    |
|          |       sext_ln18_1_fu_360      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|        mantissa_fu_347        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   520   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        ch_reg_406       |   31   |
|    icmp_ln42_reg_413    |    1   |
|    icmp_ln43_reg_427    |    1   |
|    icmp_ln45_reg_462    |    1   |
|input_r_addr_read_reg_451|    8   |
|   input_r_addr_reg_422  |    8   |
|  output_r_addr_reg_417  |    8   |
|      result_reg_456     |   32   |
|   select_ln18_reg_446   |    9   |
|   select_ln45_reg_468   |    8   |
| storereflowmerge_reg_155|    8   |
|       tmp_reg_441       |    1   |
|   trunc_ln342_reg_436   |   23   |
|      val_1_reg_473      |   32   |
|     xs_sign_reg_431     |    1   |
+-------------------------+--------+
|          Total          |   172  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   520  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   172  |    -   |
+-----------+--------+--------+
|   Total   |   172  |   520  |
+-----------+--------+--------+
