welcome iwia'99 
1999 
international
workshop
innovative
architecture
future
generation
high
performance
processors
systems
date
nov
1
3
1999
place
maui
hawaii
location
maui
high
performance
computing
center
program
committee
dr
utpal
banerjee
intel
prof
andrew
chien
uc
san
diego
prof
kyle
gallivan
florida
state
prof
dennis
gannon
indiana
prof
william
gropp
argonne
dr
robert
lucas
nersk
prof
brian
smith
unm
mhpcc
prof
guri
sohi
wisconsin
prof
alex
veidenbaum
uc
irvine
prof
makoto
amamiya
kyushu
prof
hiroshi
nakashima
toyohashi
tech
prof
hironori
kasahara
waseda
prof
hiroshi
nakamura
tokyo
prof
joe
nara
women's
univ
local
arrangements
chair
prof
nakajo
tokyo
agriculture
technology
workshop
description
submission
participants
local
arrangements
preliminary
program
description
invited
workshop
aims
bring
together
researchers
designers
academia
industry
discuss
directions
development
high
performance
parallel
distributed
multimedia
processors
systems
workshop
invitees
computer
architects
compiler
operating
system
application
experts
main
goal
workshop
discuss
future
trends
development
architecture
software
systems
explore
assumptions
made
architects
software
systems
software
writers
architecture
increased
complexity
areas
calls
increased
interaction
researchers
disciplines
accurately
assess
potential
directions
future
trends
architecture
systems
main
themes
workshop
application
requirements
characteristics
compiler
architecture
interaction
codesign
software
technology
driven
constrained
new
architectures
numerical
non
numerical
applications
particular
database
data
mining
web
java
based
applications
interest
cases
longer
term
view
assessment
future
interest
year
will
concentrate
computation
memory
intensive
applications
applications
requiring
cpu
power
memory
bandwidth
lower
memory
latency
present
projected
systems
can
provide
workshop
topics
interest
will
deal
type
applications
include
limited
application
characteristics
requirements
impact
system
architecture
compilation
approaches
better
map
applications
algorithms
systems
traditional
architecture
memory
hierarchy
application
community's
view
whether
architectural
limitations
fundamental
can
overcome
use
different
new
algorithms
new
architectural
approaches
application
problems
perceived
architects
modeling
benchmarking
performance
evaluation
applications
additional
workshop
areas
interest
include
perennial
favorites
preference
will
given
submissions
mentioned
topics
clusters
san
fibrechannel
based
systems
pc
based
parallel
computing
single
chip
multiprocessors
multi
chip
servers
large
scale
multiprocessors
memory
technology
system
organization
systems
chip
soc
java
based
computing
workshop
will
consist
sessions
combining
individual
presentations
discussion
presentations
will
limited
15
min
provide
sufficient
time
discussion
ideal
presentation
will
concentrate
trends
future
directions
rather
recently
obtained
results
speculation
encouraged
workshop
participation
capped
50
invitees
rsvp
sept
30th
1999
plan
attend
submission
publication
extended
abstract
3
pages
submitted
10
10
99
submissions
electronic
postscript
pdf
format
papers
will
refereed
basis
extended
abstract
accepted
either
regular
short
presentation
authors
will
notified
paper
acceptance
oct
21
1999
full
papers
will
published
ieee
computer
society
press
meeting
full
papers
will
undergo
additional
review
process
following
set
latex
macros
used
preparing
paper
additional
publication
instructions
will
made
available
later
date
participants
usa
announced
announced
