

================================================================
== Synthesis Summary Report of 'multiplier'
================================================================
+ General Information: 
    * Date:           Sun Mar 19 14:37:34 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_8
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ multiplier  |     -|  0.22|        2|  20.000|         -|        3|     -|        no|     -|  3 (1%)|  144 (~0%)|  132 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 28       |
| b         | ap_none | 28       |
| c         | ap_none | 56       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| a        | in        | ap_fixed<28, 4, AP_TRN, AP_WRAP, 0>  |
| b        | in        | ap_fixed<28, 4, AP_TRN, AP_WRAP, 0>  |
| c        | out       | ap_fixed<56, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| c        | c            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl | Latency |
+-------------------------+-----+--------+----------+-----+------+---------+
| + multiplier            | 3   |        |          |     |      |         |
|   mul_28s_28s_56_3_1_U1 | 3   |        | r_V      | mul | auto | 2       |
+-------------------------+-----+--------+----------+-----+------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------+--------------------------------------------------------------------------+
| Type      | Options        | Location                                                                 |
+-----------+----------------+--------------------------------------------------------------------------+
| interface | ap_none port=a | ../../../../OneDrive/Desktop/vitis/hls_fixedpoint.cpp:4 in multiplier, a |
| interface | ap_none port=b | ../../../../OneDrive/Desktop/vitis/hls_fixedpoint.cpp:5 in multiplier, b |
| interface | ap_none port=c | ../../../../OneDrive/Desktop/vitis/hls_fixedpoint.cpp:6 in multiplier, c |
+-----------+----------------+--------------------------------------------------------------------------+


