
EM_585.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004e0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000554  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000e  00800060  00800060  00000554  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000554  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000584  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000238  00000000  00000000  000005c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000123f  00000000  00000000  000007f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b61  00000000  00000000  00001a37  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d55  00000000  00000000  00002598  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000550  00000000  00000000  000032f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000081b  00000000  00000000  00003840  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b17  00000000  00000000  0000405b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b8  00000000  00000000  00004b72  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 70 01 	jmp	0x2e0	; 0x2e0 <__vector_1>
   8:	0c 94 97 01 	jmp	0x32e	; 0x32e <__vector_2>
   c:	0c 94 be 01 	jmp	0x37c	; 0x37c <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 38 02 	jmp	0x470	; 0x470 <__vector_6>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 11 02 	jmp	0x422	; 0x422 <__vector_10>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__vector_16>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 ee       	ldi	r30, 0xE0	; 224
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ae 36       	cpi	r26, 0x6E	; 110
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 6e 02 	jmp	0x4dc	; 0x4dc <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:
	_delay_ms(1000);
	LED_voidoff(DIO_PORTA, DIO_PIN0);
	_delay_ms(1000);
	GI_voidEnable();
	WDT_voidEnableInit();*/
	UART_voidInit();
  92:	0e 94 5f 02 	call	0x4be	; 0x4be <UART_voidInit>
	SPI_voidMasterInit();
  96:	0e 94 e5 01 	call	0x3ca	; 0x3ca <SPI_voidMasterInit>
	u8 i = 0 ;
    while (1) 
    {
		i = UART_u8RX() % 48;
  9a:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <UART_u8RX>
  9e:	28 2f       	mov	r18, r24
  a0:	9b ea       	ldi	r25, 0xAB	; 171
  a2:	89 9f       	mul	r24, r25
  a4:	91 2d       	mov	r25, r1
  a6:	11 24       	eor	r1, r1
  a8:	89 2f       	mov	r24, r25
  aa:	82 95       	swap	r24
  ac:	86 95       	lsr	r24
  ae:	87 70       	andi	r24, 0x07	; 7
  b0:	30 e3       	ldi	r19, 0x30	; 48
  b2:	83 9f       	mul	r24, r19
  b4:	20 19       	sub	r18, r0
  b6:	11 24       	eor	r1, r1
  b8:	82 2f       	mov	r24, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  ba:	9f ef       	ldi	r25, 0xFF	; 255
  bc:	20 e7       	ldi	r18, 0x70	; 112
  be:	32 e0       	ldi	r19, 0x02	; 2
  c0:	91 50       	subi	r25, 0x01	; 1
  c2:	20 40       	sbci	r18, 0x00	; 0
  c4:	30 40       	sbci	r19, 0x00	; 0
  c6:	e1 f7       	brne	.-8      	; 0xc0 <main+0x2e>
  c8:	00 c0       	rjmp	.+0      	; 0xca <main+0x38>
  ca:	00 00       	nop
		_delay_ms(50);
		SPI_voidMasterSendData(i);
  cc:	0e 94 0d 02 	call	0x41a	; 0x41a <SPI_voidMasterSendData>
  d0:	e4 cf       	rjmp	.-56     	; 0x9a <main+0x8>

000000d2 <__vector_16>:
	ADC_PTR = ptr ;
}

void __vector_16(void)__attribute__((signal));
void __vector_16(void)
{
  d2:	1f 92       	push	r1
  d4:	0f 92       	push	r0
  d6:	0f b6       	in	r0, 0x3f	; 63
  d8:	0f 92       	push	r0
  da:	11 24       	eor	r1, r1
  dc:	2f 93       	push	r18
  de:	3f 93       	push	r19
  e0:	4f 93       	push	r20
  e2:	5f 93       	push	r21
  e4:	6f 93       	push	r22
  e6:	7f 93       	push	r23
  e8:	8f 93       	push	r24
  ea:	9f 93       	push	r25
  ec:	af 93       	push	r26
  ee:	bf 93       	push	r27
  f0:	ef 93       	push	r30
  f2:	ff 93       	push	r31
	
	ADC_PTR() ;
  f4:	e0 91 60 00 	lds	r30, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
  f8:	f0 91 61 00 	lds	r31, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
  fc:	09 95       	icall
	
  fe:	ff 91       	pop	r31
 100:	ef 91       	pop	r30
 102:	bf 91       	pop	r27
 104:	af 91       	pop	r26
 106:	9f 91       	pop	r25
 108:	8f 91       	pop	r24
 10a:	7f 91       	pop	r23
 10c:	6f 91       	pop	r22
 10e:	5f 91       	pop	r21
 110:	4f 91       	pop	r20
 112:	3f 91       	pop	r19
 114:	2f 91       	pop	r18
 116:	0f 90       	pop	r0
 118:	0f be       	out	0x3f, r0	; 63
 11a:	0f 90       	pop	r0
 11c:	1f 90       	pop	r1
 11e:	18 95       	reti

00000120 <DIO_voidSetPinDir>:


void DIO_voidSetPinDir(u8 copy_u8port, u8 copy_u8pin , u8 copy_u8dir){
	
	  
	     if (copy_u8dir==OUTPUT)
 120:	41 30       	cpi	r20, 0x01	; 1
 122:	a1 f5       	brne	.+104    	; 0x18c <DIO_voidSetPinDir+0x6c>
	     {
			 
			 switch(copy_u8port){
 124:	81 30       	cpi	r24, 0x01	; 1
 126:	89 f0       	breq	.+34     	; 0x14a <DIO_voidSetPinDir+0x2a>
 128:	28 f0       	brcs	.+10     	; 0x134 <DIO_voidSetPinDir+0x14>
 12a:	82 30       	cpi	r24, 0x02	; 2
 12c:	c9 f0       	breq	.+50     	; 0x160 <DIO_voidSetPinDir+0x40>
 12e:	83 30       	cpi	r24, 0x03	; 3
 130:	11 f1       	breq	.+68     	; 0x176 <DIO_voidSetPinDir+0x56>
 132:	08 95       	ret
				 
				  case DIO_PORTA: SET_BIT(DDRA_REG,copy_u8pin) ; break;
 134:	2a b3       	in	r18, 0x1a	; 26
 136:	81 e0       	ldi	r24, 0x01	; 1
 138:	90 e0       	ldi	r25, 0x00	; 0
 13a:	02 c0       	rjmp	.+4      	; 0x140 <DIO_voidSetPinDir+0x20>
 13c:	88 0f       	add	r24, r24
 13e:	99 1f       	adc	r25, r25
 140:	6a 95       	dec	r22
 142:	e2 f7       	brpl	.-8      	; 0x13c <DIO_voidSetPinDir+0x1c>
 144:	82 2b       	or	r24, r18
 146:	8a bb       	out	0x1a, r24	; 26
 148:	08 95       	ret
				  case DIO_PORTB: SET_BIT(DDRB_REG,copy_u8pin) ; break;
 14a:	27 b3       	in	r18, 0x17	; 23
 14c:	81 e0       	ldi	r24, 0x01	; 1
 14e:	90 e0       	ldi	r25, 0x00	; 0
 150:	02 c0       	rjmp	.+4      	; 0x156 <DIO_voidSetPinDir+0x36>
 152:	88 0f       	add	r24, r24
 154:	99 1f       	adc	r25, r25
 156:	6a 95       	dec	r22
 158:	e2 f7       	brpl	.-8      	; 0x152 <DIO_voidSetPinDir+0x32>
 15a:	82 2b       	or	r24, r18
 15c:	87 bb       	out	0x17, r24	; 23
 15e:	08 95       	ret
				  case DIO_PORTC: SET_BIT(DDRC_REG,copy_u8pin) ; break;
 160:	24 b3       	in	r18, 0x14	; 20
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_voidSetPinDir+0x4c>
 168:	88 0f       	add	r24, r24
 16a:	99 1f       	adc	r25, r25
 16c:	6a 95       	dec	r22
 16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_voidSetPinDir+0x48>
 170:	82 2b       	or	r24, r18
 172:	84 bb       	out	0x14, r24	; 20
 174:	08 95       	ret
				  case DIO_PORTD: SET_BIT(DDRD_REG,copy_u8pin) ; break;
 176:	21 b3       	in	r18, 0x11	; 17
 178:	81 e0       	ldi	r24, 0x01	; 1
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	02 c0       	rjmp	.+4      	; 0x182 <DIO_voidSetPinDir+0x62>
 17e:	88 0f       	add	r24, r24
 180:	99 1f       	adc	r25, r25
 182:	6a 95       	dec	r22
 184:	e2 f7       	brpl	.-8      	; 0x17e <DIO_voidSetPinDir+0x5e>
 186:	82 2b       	or	r24, r18
 188:	81 bb       	out	0x11, r24	; 17
 18a:	08 95       	ret
			 }
			 
			 
	     }
	     else if (copy_u8dir==INPUT)
 18c:	41 11       	cpse	r20, r1
 18e:	37 c0       	rjmp	.+110    	; 0x1fe <DIO_voidSetPinDir+0xde>
	     { switch(copy_u8port){
 190:	81 30       	cpi	r24, 0x01	; 1
 192:	91 f0       	breq	.+36     	; 0x1b8 <DIO_voidSetPinDir+0x98>
 194:	28 f0       	brcs	.+10     	; 0x1a0 <DIO_voidSetPinDir+0x80>
 196:	82 30       	cpi	r24, 0x02	; 2
 198:	d9 f0       	breq	.+54     	; 0x1d0 <DIO_voidSetPinDir+0xb0>
 19a:	83 30       	cpi	r24, 0x03	; 3
 19c:	29 f1       	breq	.+74     	; 0x1e8 <DIO_voidSetPinDir+0xc8>
 19e:	08 95       	ret
		     
		     case DIO_PORTA: CLR_BIT(DDRA_REG,copy_u8pin) ; break;
 1a0:	2a b3       	in	r18, 0x1a	; 26
 1a2:	81 e0       	ldi	r24, 0x01	; 1
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	02 c0       	rjmp	.+4      	; 0x1ac <DIO_voidSetPinDir+0x8c>
 1a8:	88 0f       	add	r24, r24
 1aa:	99 1f       	adc	r25, r25
 1ac:	6a 95       	dec	r22
 1ae:	e2 f7       	brpl	.-8      	; 0x1a8 <DIO_voidSetPinDir+0x88>
 1b0:	80 95       	com	r24
 1b2:	82 23       	and	r24, r18
 1b4:	8a bb       	out	0x1a, r24	; 26
 1b6:	08 95       	ret
		     case DIO_PORTB: CLR_BIT(DDRB_REG,copy_u8pin) ; break;
 1b8:	27 b3       	in	r18, 0x17	; 23
 1ba:	81 e0       	ldi	r24, 0x01	; 1
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	02 c0       	rjmp	.+4      	; 0x1c4 <DIO_voidSetPinDir+0xa4>
 1c0:	88 0f       	add	r24, r24
 1c2:	99 1f       	adc	r25, r25
 1c4:	6a 95       	dec	r22
 1c6:	e2 f7       	brpl	.-8      	; 0x1c0 <DIO_voidSetPinDir+0xa0>
 1c8:	80 95       	com	r24
 1ca:	82 23       	and	r24, r18
 1cc:	87 bb       	out	0x17, r24	; 23
 1ce:	08 95       	ret
		     case DIO_PORTC: CLR_BIT(DDRC_REG,copy_u8pin) ; break;
 1d0:	24 b3       	in	r18, 0x14	; 20
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	02 c0       	rjmp	.+4      	; 0x1dc <DIO_voidSetPinDir+0xbc>
 1d8:	88 0f       	add	r24, r24
 1da:	99 1f       	adc	r25, r25
 1dc:	6a 95       	dec	r22
 1de:	e2 f7       	brpl	.-8      	; 0x1d8 <DIO_voidSetPinDir+0xb8>
 1e0:	80 95       	com	r24
 1e2:	82 23       	and	r24, r18
 1e4:	84 bb       	out	0x14, r24	; 20
 1e6:	08 95       	ret
		     case DIO_PORTD: CLR_BIT(DDRD_REG,copy_u8pin) ; break;
 1e8:	21 b3       	in	r18, 0x11	; 17
 1ea:	81 e0       	ldi	r24, 0x01	; 1
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	02 c0       	rjmp	.+4      	; 0x1f4 <DIO_voidSetPinDir+0xd4>
 1f0:	88 0f       	add	r24, r24
 1f2:	99 1f       	adc	r25, r25
 1f4:	6a 95       	dec	r22
 1f6:	e2 f7       	brpl	.-8      	; 0x1f0 <DIO_voidSetPinDir+0xd0>
 1f8:	80 95       	com	r24
 1fa:	82 23       	and	r24, r18
 1fc:	81 bb       	out	0x11, r24	; 17
 1fe:	08 95       	ret

00000200 <DIO_voidSetPinVal>:


void DIO_voidSetPinVal(u8 copy_u8port, u8 copy_u8pin , u8 copy_u8val){
	
	
	if (copy_u8val==HIGH)
 200:	41 30       	cpi	r20, 0x01	; 1
 202:	a1 f5       	brne	.+104    	; 0x26c <DIO_voidSetPinVal+0x6c>
	{
		
		switch(copy_u8port){
 204:	81 30       	cpi	r24, 0x01	; 1
 206:	89 f0       	breq	.+34     	; 0x22a <DIO_voidSetPinVal+0x2a>
 208:	28 f0       	brcs	.+10     	; 0x214 <DIO_voidSetPinVal+0x14>
 20a:	82 30       	cpi	r24, 0x02	; 2
 20c:	c9 f0       	breq	.+50     	; 0x240 <DIO_voidSetPinVal+0x40>
 20e:	83 30       	cpi	r24, 0x03	; 3
 210:	11 f1       	breq	.+68     	; 0x256 <DIO_voidSetPinVal+0x56>
 212:	08 95       	ret
			
			case DIO_PORTA: SET_BIT(PORTA_REG,copy_u8pin) ; break;
 214:	2b b3       	in	r18, 0x1b	; 27
 216:	81 e0       	ldi	r24, 0x01	; 1
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	02 c0       	rjmp	.+4      	; 0x220 <DIO_voidSetPinVal+0x20>
 21c:	88 0f       	add	r24, r24
 21e:	99 1f       	adc	r25, r25
 220:	6a 95       	dec	r22
 222:	e2 f7       	brpl	.-8      	; 0x21c <DIO_voidSetPinVal+0x1c>
 224:	82 2b       	or	r24, r18
 226:	8b bb       	out	0x1b, r24	; 27
 228:	08 95       	ret
			case DIO_PORTB: SET_BIT(PORTB_REG,copy_u8pin) ; break;
 22a:	28 b3       	in	r18, 0x18	; 24
 22c:	81 e0       	ldi	r24, 0x01	; 1
 22e:	90 e0       	ldi	r25, 0x00	; 0
 230:	02 c0       	rjmp	.+4      	; 0x236 <DIO_voidSetPinVal+0x36>
 232:	88 0f       	add	r24, r24
 234:	99 1f       	adc	r25, r25
 236:	6a 95       	dec	r22
 238:	e2 f7       	brpl	.-8      	; 0x232 <DIO_voidSetPinVal+0x32>
 23a:	82 2b       	or	r24, r18
 23c:	88 bb       	out	0x18, r24	; 24
 23e:	08 95       	ret
			case DIO_PORTC: SET_BIT(PORTC_REG,copy_u8pin) ; break;
 240:	25 b3       	in	r18, 0x15	; 21
 242:	81 e0       	ldi	r24, 0x01	; 1
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	02 c0       	rjmp	.+4      	; 0x24c <DIO_voidSetPinVal+0x4c>
 248:	88 0f       	add	r24, r24
 24a:	99 1f       	adc	r25, r25
 24c:	6a 95       	dec	r22
 24e:	e2 f7       	brpl	.-8      	; 0x248 <DIO_voidSetPinVal+0x48>
 250:	82 2b       	or	r24, r18
 252:	85 bb       	out	0x15, r24	; 21
 254:	08 95       	ret
			case DIO_PORTD: SET_BIT(PORTD_REG,copy_u8pin) ; break;
 256:	22 b3       	in	r18, 0x12	; 18
 258:	81 e0       	ldi	r24, 0x01	; 1
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	02 c0       	rjmp	.+4      	; 0x262 <DIO_voidSetPinVal+0x62>
 25e:	88 0f       	add	r24, r24
 260:	99 1f       	adc	r25, r25
 262:	6a 95       	dec	r22
 264:	e2 f7       	brpl	.-8      	; 0x25e <DIO_voidSetPinVal+0x5e>
 266:	82 2b       	or	r24, r18
 268:	82 bb       	out	0x12, r24	; 18
 26a:	08 95       	ret
		}
		
		
	}
	else if (copy_u8val==LOW)
 26c:	41 11       	cpse	r20, r1
 26e:	37 c0       	rjmp	.+110    	; 0x2de <DIO_voidSetPinVal+0xde>
	{ switch(copy_u8port){
 270:	81 30       	cpi	r24, 0x01	; 1
 272:	91 f0       	breq	.+36     	; 0x298 <DIO_voidSetPinVal+0x98>
 274:	28 f0       	brcs	.+10     	; 0x280 <DIO_voidSetPinVal+0x80>
 276:	82 30       	cpi	r24, 0x02	; 2
 278:	d9 f0       	breq	.+54     	; 0x2b0 <DIO_voidSetPinVal+0xb0>
 27a:	83 30       	cpi	r24, 0x03	; 3
 27c:	29 f1       	breq	.+74     	; 0x2c8 <DIO_voidSetPinVal+0xc8>
 27e:	08 95       	ret
		
		case DIO_PORTA: CLR_BIT(PORTA_REG,copy_u8pin) ; break;
 280:	2b b3       	in	r18, 0x1b	; 27
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	02 c0       	rjmp	.+4      	; 0x28c <DIO_voidSetPinVal+0x8c>
 288:	88 0f       	add	r24, r24
 28a:	99 1f       	adc	r25, r25
 28c:	6a 95       	dec	r22
 28e:	e2 f7       	brpl	.-8      	; 0x288 <DIO_voidSetPinVal+0x88>
 290:	80 95       	com	r24
 292:	82 23       	and	r24, r18
 294:	8b bb       	out	0x1b, r24	; 27
 296:	08 95       	ret
		case DIO_PORTB: CLR_BIT(PORTB_REG,copy_u8pin) ; break;
 298:	28 b3       	in	r18, 0x18	; 24
 29a:	81 e0       	ldi	r24, 0x01	; 1
 29c:	90 e0       	ldi	r25, 0x00	; 0
 29e:	02 c0       	rjmp	.+4      	; 0x2a4 <DIO_voidSetPinVal+0xa4>
 2a0:	88 0f       	add	r24, r24
 2a2:	99 1f       	adc	r25, r25
 2a4:	6a 95       	dec	r22
 2a6:	e2 f7       	brpl	.-8      	; 0x2a0 <DIO_voidSetPinVal+0xa0>
 2a8:	80 95       	com	r24
 2aa:	82 23       	and	r24, r18
 2ac:	88 bb       	out	0x18, r24	; 24
 2ae:	08 95       	ret
		case DIO_PORTC: CLR_BIT(PORTC_REG,copy_u8pin) ; break;
 2b0:	25 b3       	in	r18, 0x15	; 21
 2b2:	81 e0       	ldi	r24, 0x01	; 1
 2b4:	90 e0       	ldi	r25, 0x00	; 0
 2b6:	02 c0       	rjmp	.+4      	; 0x2bc <DIO_voidSetPinVal+0xbc>
 2b8:	88 0f       	add	r24, r24
 2ba:	99 1f       	adc	r25, r25
 2bc:	6a 95       	dec	r22
 2be:	e2 f7       	brpl	.-8      	; 0x2b8 <DIO_voidSetPinVal+0xb8>
 2c0:	80 95       	com	r24
 2c2:	82 23       	and	r24, r18
 2c4:	85 bb       	out	0x15, r24	; 21
 2c6:	08 95       	ret
		case DIO_PORTD: CLR_BIT(PORTD_REG,copy_u8pin) ; break;
 2c8:	22 b3       	in	r18, 0x12	; 18
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <DIO_voidSetPinVal+0xd4>
 2d0:	88 0f       	add	r24, r24
 2d2:	99 1f       	adc	r25, r25
 2d4:	6a 95       	dec	r22
 2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <DIO_voidSetPinVal+0xd0>
 2d8:	80 95       	com	r24
 2da:	82 23       	and	r24, r18
 2dc:	82 bb       	out	0x12, r24	; 18
 2de:	08 95       	ret

000002e0 <__vector_1>:
	
}

void __vector_1(void)__attribute__((signal));
void __vector_1(void)
{
 2e0:	1f 92       	push	r1
 2e2:	0f 92       	push	r0
 2e4:	0f b6       	in	r0, 0x3f	; 63
 2e6:	0f 92       	push	r0
 2e8:	11 24       	eor	r1, r1
 2ea:	2f 93       	push	r18
 2ec:	3f 93       	push	r19
 2ee:	4f 93       	push	r20
 2f0:	5f 93       	push	r21
 2f2:	6f 93       	push	r22
 2f4:	7f 93       	push	r23
 2f6:	8f 93       	push	r24
 2f8:	9f 93       	push	r25
 2fa:	af 93       	push	r26
 2fc:	bf 93       	push	r27
 2fe:	ef 93       	push	r30
 300:	ff 93       	push	r31
	EXPTR[0]() ;
 302:	e0 91 62 00 	lds	r30, 0x0062	; 0x800062 <EXPTR>
 306:	f0 91 63 00 	lds	r31, 0x0063	; 0x800063 <EXPTR+0x1>
 30a:	09 95       	icall
	
}
 30c:	ff 91       	pop	r31
 30e:	ef 91       	pop	r30
 310:	bf 91       	pop	r27
 312:	af 91       	pop	r26
 314:	9f 91       	pop	r25
 316:	8f 91       	pop	r24
 318:	7f 91       	pop	r23
 31a:	6f 91       	pop	r22
 31c:	5f 91       	pop	r21
 31e:	4f 91       	pop	r20
 320:	3f 91       	pop	r19
 322:	2f 91       	pop	r18
 324:	0f 90       	pop	r0
 326:	0f be       	out	0x3f, r0	; 63
 328:	0f 90       	pop	r0
 32a:	1f 90       	pop	r1
 32c:	18 95       	reti

0000032e <__vector_2>:

void __vector_2(void)__attribute__((signal));
void __vector_2(void)
{
 32e:	1f 92       	push	r1
 330:	0f 92       	push	r0
 332:	0f b6       	in	r0, 0x3f	; 63
 334:	0f 92       	push	r0
 336:	11 24       	eor	r1, r1
 338:	2f 93       	push	r18
 33a:	3f 93       	push	r19
 33c:	4f 93       	push	r20
 33e:	5f 93       	push	r21
 340:	6f 93       	push	r22
 342:	7f 93       	push	r23
 344:	8f 93       	push	r24
 346:	9f 93       	push	r25
 348:	af 93       	push	r26
 34a:	bf 93       	push	r27
 34c:	ef 93       	push	r30
 34e:	ff 93       	push	r31
	EXPTR[1]() ;
 350:	e0 91 64 00 	lds	r30, 0x0064	; 0x800064 <EXPTR+0x2>
 354:	f0 91 65 00 	lds	r31, 0x0065	; 0x800065 <EXPTR+0x3>
 358:	09 95       	icall
	
}
 35a:	ff 91       	pop	r31
 35c:	ef 91       	pop	r30
 35e:	bf 91       	pop	r27
 360:	af 91       	pop	r26
 362:	9f 91       	pop	r25
 364:	8f 91       	pop	r24
 366:	7f 91       	pop	r23
 368:	6f 91       	pop	r22
 36a:	5f 91       	pop	r21
 36c:	4f 91       	pop	r20
 36e:	3f 91       	pop	r19
 370:	2f 91       	pop	r18
 372:	0f 90       	pop	r0
 374:	0f be       	out	0x3f, r0	; 63
 376:	0f 90       	pop	r0
 378:	1f 90       	pop	r1
 37a:	18 95       	reti

0000037c <__vector_3>:

void __vector_3(void)__attribute__((signal));
void __vector_3(void)
{
 37c:	1f 92       	push	r1
 37e:	0f 92       	push	r0
 380:	0f b6       	in	r0, 0x3f	; 63
 382:	0f 92       	push	r0
 384:	11 24       	eor	r1, r1
 386:	2f 93       	push	r18
 388:	3f 93       	push	r19
 38a:	4f 93       	push	r20
 38c:	5f 93       	push	r21
 38e:	6f 93       	push	r22
 390:	7f 93       	push	r23
 392:	8f 93       	push	r24
 394:	9f 93       	push	r25
 396:	af 93       	push	r26
 398:	bf 93       	push	r27
 39a:	ef 93       	push	r30
 39c:	ff 93       	push	r31
	EXPTR[2]() ;
 39e:	e0 91 66 00 	lds	r30, 0x0066	; 0x800066 <EXPTR+0x4>
 3a2:	f0 91 67 00 	lds	r31, 0x0067	; 0x800067 <EXPTR+0x5>
 3a6:	09 95       	icall
	
 3a8:	ff 91       	pop	r31
 3aa:	ef 91       	pop	r30
 3ac:	bf 91       	pop	r27
 3ae:	af 91       	pop	r26
 3b0:	9f 91       	pop	r25
 3b2:	8f 91       	pop	r24
 3b4:	7f 91       	pop	r23
 3b6:	6f 91       	pop	r22
 3b8:	5f 91       	pop	r21
 3ba:	4f 91       	pop	r20
 3bc:	3f 91       	pop	r19
 3be:	2f 91       	pop	r18
 3c0:	0f 90       	pop	r0
 3c2:	0f be       	out	0x3f, r0	; 63
 3c4:	0f 90       	pop	r0
 3c6:	1f 90       	pop	r1
 3c8:	18 95       	reti

000003ca <SPI_voidMasterInit>:
	
	/*Slave Mode*/
	CLR_BIT(SPCR_REG, 4);
	
	/*Enable SPI*/
	SET_BIT(SPCR_REG, 6);
 3ca:	41 e0       	ldi	r20, 0x01	; 1
 3cc:	65 e0       	ldi	r22, 0x05	; 5
 3ce:	81 e0       	ldi	r24, 0x01	; 1
 3d0:	0e 94 90 00 	call	0x120	; 0x120 <DIO_voidSetPinDir>
 3d4:	41 e0       	ldi	r20, 0x01	; 1
 3d6:	67 e0       	ldi	r22, 0x07	; 7
 3d8:	81 e0       	ldi	r24, 0x01	; 1
 3da:	0e 94 90 00 	call	0x120	; 0x120 <DIO_voidSetPinDir>
 3de:	41 e0       	ldi	r20, 0x01	; 1
 3e0:	64 e0       	ldi	r22, 0x04	; 4
 3e2:	81 e0       	ldi	r24, 0x01	; 1
 3e4:	0e 94 90 00 	call	0x120	; 0x120 <DIO_voidSetPinDir>
 3e8:	40 e0       	ldi	r20, 0x00	; 0
 3ea:	64 e0       	ldi	r22, 0x04	; 4
 3ec:	81 e0       	ldi	r24, 0x01	; 1
 3ee:	0e 94 00 01 	call	0x200	; 0x200 <DIO_voidSetPinVal>
 3f2:	41 e0       	ldi	r20, 0x01	; 1
 3f4:	63 e0       	ldi	r22, 0x03	; 3
 3f6:	81 e0       	ldi	r24, 0x01	; 1
 3f8:	0e 94 90 00 	call	0x120	; 0x120 <DIO_voidSetPinDir>
 3fc:	40 e0       	ldi	r20, 0x00	; 0
 3fe:	63 e0       	ldi	r22, 0x03	; 3
 400:	81 e0       	ldi	r24, 0x01	; 1
 402:	0e 94 00 01 	call	0x200	; 0x200 <DIO_voidSetPinVal>
 406:	8d b1       	in	r24, 0x0d	; 13
 408:	80 61       	ori	r24, 0x10	; 16
 40a:	8d b9       	out	0x0d, r24	; 13
 40c:	8d b1       	in	r24, 0x0d	; 13
 40e:	83 60       	ori	r24, 0x03	; 3
 410:	8d b9       	out	0x0d, r24	; 13
 412:	8d b1       	in	r24, 0x0d	; 13
 414:	80 64       	ori	r24, 0x40	; 64
 416:	8d b9       	out	0x0d, r24	; 13
 418:	08 95       	ret

0000041a <SPI_voidMasterSendData>:
	
}

void SPI_voidMasterSendData(u8 data)
{
	SPDR_REG = data ;
 41a:	8f b9       	out	0x0f, r24	; 15
	while(GET_BIT(SPSR_REG, 7) == 0);
 41c:	77 9b       	sbis	0x0e, 7	; 14
 41e:	fe cf       	rjmp	.-4      	; 0x41c <SPI_voidMasterSendData+0x2>
}
 420:	08 95       	ret

00000422 <__vector_10>:
	}
}


ISR(TIMER0_CTC)
{
 422:	1f 92       	push	r1
 424:	0f 92       	push	r0
 426:	0f b6       	in	r0, 0x3f	; 63
 428:	0f 92       	push	r0
 42a:	11 24       	eor	r1, r1
 42c:	2f 93       	push	r18
 42e:	3f 93       	push	r19
 430:	4f 93       	push	r20
 432:	5f 93       	push	r21
 434:	6f 93       	push	r22
 436:	7f 93       	push	r23
 438:	8f 93       	push	r24
 43a:	9f 93       	push	r25
 43c:	af 93       	push	r26
 43e:	bf 93       	push	r27
 440:	ef 93       	push	r30
 442:	ff 93       	push	r31
	TIM0_PTR[1]();
 444:	e0 91 6a 00 	lds	r30, 0x006A	; 0x80006a <TIM0_PTR+0x2>
 448:	f0 91 6b 00 	lds	r31, 0x006B	; 0x80006b <TIM0_PTR+0x3>
 44c:	09 95       	icall
}
 44e:	ff 91       	pop	r31
 450:	ef 91       	pop	r30
 452:	bf 91       	pop	r27
 454:	af 91       	pop	r26
 456:	9f 91       	pop	r25
 458:	8f 91       	pop	r24
 45a:	7f 91       	pop	r23
 45c:	6f 91       	pop	r22
 45e:	5f 91       	pop	r21
 460:	4f 91       	pop	r20
 462:	3f 91       	pop	r19
 464:	2f 91       	pop	r18
 466:	0f 90       	pop	r0
 468:	0f be       	out	0x3f, r0	; 63
 46a:	0f 90       	pop	r0
 46c:	1f 90       	pop	r1
 46e:	18 95       	reti

00000470 <__vector_6>:
{
	TIM1PTR = ptr ;
}

ISR(TIMER1_CE)
{
 470:	1f 92       	push	r1
 472:	0f 92       	push	r0
 474:	0f b6       	in	r0, 0x3f	; 63
 476:	0f 92       	push	r0
 478:	11 24       	eor	r1, r1
 47a:	2f 93       	push	r18
 47c:	3f 93       	push	r19
 47e:	4f 93       	push	r20
 480:	5f 93       	push	r21
 482:	6f 93       	push	r22
 484:	7f 93       	push	r23
 486:	8f 93       	push	r24
 488:	9f 93       	push	r25
 48a:	af 93       	push	r26
 48c:	bf 93       	push	r27
 48e:	ef 93       	push	r30
 490:	ff 93       	push	r31
	TIM1PTR();
 492:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <TIM1PTR>
 496:	f0 91 6d 00 	lds	r31, 0x006D	; 0x80006d <TIM1PTR+0x1>
 49a:	09 95       	icall
 49c:	ff 91       	pop	r31
 49e:	ef 91       	pop	r30
 4a0:	bf 91       	pop	r27
 4a2:	af 91       	pop	r26
 4a4:	9f 91       	pop	r25
 4a6:	8f 91       	pop	r24
 4a8:	7f 91       	pop	r23
 4aa:	6f 91       	pop	r22
 4ac:	5f 91       	pop	r21
 4ae:	4f 91       	pop	r20
 4b0:	3f 91       	pop	r19
 4b2:	2f 91       	pop	r18
 4b4:	0f 90       	pop	r0
 4b6:	0f be       	out	0x3f, r0	; 63
 4b8:	0f 90       	pop	r0
 4ba:	1f 90       	pop	r1
 4bc:	18 95       	reti

000004be <UART_voidInit>:
void UART_voidTX(u8 copy_u8data)
{
	UDR_REG = copy_u8data ;
	
	while(GET_BIT(UCSRA_REG, 5) == 0);
}
 4be:	87 e6       	ldi	r24, 0x67	; 103
 4c0:	89 b9       	out	0x09, r24	; 9
 4c2:	86 e8       	ldi	r24, 0x86	; 134
 4c4:	80 bd       	out	0x20, r24	; 32
 4c6:	8a b1       	in	r24, 0x0a	; 10
 4c8:	88 60       	ori	r24, 0x08	; 8
 4ca:	8a b9       	out	0x0a, r24	; 10
 4cc:	8a b1       	in	r24, 0x0a	; 10
 4ce:	80 61       	ori	r24, 0x10	; 16
 4d0:	8a b9       	out	0x0a, r24	; 10
 4d2:	08 95       	ret

000004d4 <UART_u8RX>:

u8 UART_u8RX(void)
{
	while(GET_BIT(UCSRA_REG, 7) == 0);
 4d4:	5f 9b       	sbis	0x0b, 7	; 11
 4d6:	fe cf       	rjmp	.-4      	; 0x4d4 <UART_u8RX>
	
	return UDR_REG ;
 4d8:	8c b1       	in	r24, 0x0c	; 12
}
 4da:	08 95       	ret

000004dc <_exit>:
 4dc:	f8 94       	cli

000004de <__stop_program>:
 4de:	ff cf       	rjmp	.-2      	; 0x4de <__stop_program>
