
blink_app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000114c  080081e4  080081e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08009330  08009330  00002330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009354  08009354  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08009354  08009354  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009354  08009354  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009354  08009354  00002354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009358  08009358  00002358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800935c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08009368  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08009368  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002c0d  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e38  00000000  00000000  00005c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003d0  00000000  00000000  00006a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000002b9  00000000  00000000  00006e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001790f  00000000  00000000  00007109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000049b3  00000000  00000000  0001ea18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089f72  00000000  00000000  000233cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad33d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d2c  00000000  00000000  000ad380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000ae0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081e4 <__do_global_dtors_aux>:
 80081e4:	b510      	push	{r4, lr}
 80081e6:	4c05      	ldr	r4, [pc, #20]	@ (80081fc <__do_global_dtors_aux+0x18>)
 80081e8:	7823      	ldrb	r3, [r4, #0]
 80081ea:	b933      	cbnz	r3, 80081fa <__do_global_dtors_aux+0x16>
 80081ec:	4b04      	ldr	r3, [pc, #16]	@ (8008200 <__do_global_dtors_aux+0x1c>)
 80081ee:	b113      	cbz	r3, 80081f6 <__do_global_dtors_aux+0x12>
 80081f0:	4804      	ldr	r0, [pc, #16]	@ (8008204 <__do_global_dtors_aux+0x20>)
 80081f2:	f3af 8000 	nop.w
 80081f6:	2301      	movs	r3, #1
 80081f8:	7023      	strb	r3, [r4, #0]
 80081fa:	bd10      	pop	{r4, pc}
 80081fc:	2000000c 	.word	0x2000000c
 8008200:	00000000 	.word	0x00000000
 8008204:	08009318 	.word	0x08009318

08008208 <frame_dummy>:
 8008208:	b508      	push	{r3, lr}
 800820a:	4b03      	ldr	r3, [pc, #12]	@ (8008218 <frame_dummy+0x10>)
 800820c:	b11b      	cbz	r3, 8008216 <frame_dummy+0xe>
 800820e:	4903      	ldr	r1, [pc, #12]	@ (800821c <frame_dummy+0x14>)
 8008210:	4803      	ldr	r0, [pc, #12]	@ (8008220 <frame_dummy+0x18>)
 8008212:	f3af 8000 	nop.w
 8008216:	bd08      	pop	{r3, pc}
 8008218:	00000000 	.word	0x00000000
 800821c:	20000010 	.word	0x20000010
 8008220:	08009318 	.word	0x08009318

08008224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	SCB->VTOR = (uint32_t)ADDR_APP_PROGRAM ;
 8008228:	4b0a      	ldr	r3, [pc, #40]	@ (8008254 <main+0x30>)
 800822a:	4a0b      	ldr	r2, [pc, #44]	@ (8008258 <main+0x34>)
 800822c:	609a      	str	r2, [r3, #8]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800822e:	b662      	cpsie	i
}
 8008230:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008232:	f000 f935 	bl	80084a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008236:	f000 f813 	bl	8008260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800823a:	f000 f857 	bl	80082ec <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800823e:	2101      	movs	r1, #1
 8008240:	4806      	ldr	r0, [pc, #24]	@ (800825c <main+0x38>)
 8008242:	f000 fc43 	bl	8008acc <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8008246:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800824a:	f000 f98b 	bl	8008564 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800824e:	bf00      	nop
 8008250:	e7f5      	b.n	800823e <main+0x1a>
 8008252:	bf00      	nop
 8008254:	e000ed00 	.word	0xe000ed00
 8008258:	08008000 	.word	0x08008000
 800825c:	40010c00 	.word	0x40010c00

08008260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b090      	sub	sp, #64	@ 0x40
 8008264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008266:	f107 0318 	add.w	r3, r7, #24
 800826a:	2228      	movs	r2, #40	@ 0x28
 800826c:	2100      	movs	r1, #0
 800826e:	4618      	mov	r0, r3
 8008270:	f001 f826 	bl	80092c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008274:	1d3b      	adds	r3, r7, #4
 8008276:	2200      	movs	r2, #0
 8008278:	601a      	str	r2, [r3, #0]
 800827a:	605a      	str	r2, [r3, #4]
 800827c:	609a      	str	r2, [r3, #8]
 800827e:	60da      	str	r2, [r3, #12]
 8008280:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008282:	2301      	movs	r3, #1
 8008284:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8008286:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800828a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800828c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008290:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008292:	2301      	movs	r3, #1
 8008294:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008296:	2302      	movs	r3, #2
 8008298:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800829a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800829e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80082a0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80082a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80082a6:	f107 0318 	add.w	r3, r7, #24
 80082aa:	4618      	mov	r0, r3
 80082ac:	f000 fc28 	bl	8008b00 <HAL_RCC_OscConfig>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d001      	beq.n	80082ba <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80082b6:	f000 f863 	bl	8008380 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80082ba:	230f      	movs	r3, #15
 80082bc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80082be:	2302      	movs	r3, #2
 80082c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80082c2:	2300      	movs	r3, #0
 80082c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80082c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80082ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80082cc:	2300      	movs	r3, #0
 80082ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80082d0:	1d3b      	adds	r3, r7, #4
 80082d2:	2102      	movs	r1, #2
 80082d4:	4618      	mov	r0, r3
 80082d6:	f000 fe95 	bl	8009004 <HAL_RCC_ClockConfig>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d001      	beq.n	80082e4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80082e0:	f000 f84e 	bl	8008380 <Error_Handler>
  }
}
 80082e4:	bf00      	nop
 80082e6:	3740      	adds	r7, #64	@ 0x40
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082f2:	f107 0310 	add.w	r3, r7, #16
 80082f6:	2200      	movs	r2, #0
 80082f8:	601a      	str	r2, [r3, #0]
 80082fa:	605a      	str	r2, [r3, #4]
 80082fc:	609a      	str	r2, [r3, #8]
 80082fe:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008300:	4b1d      	ldr	r3, [pc, #116]	@ (8008378 <MX_GPIO_Init+0x8c>)
 8008302:	699b      	ldr	r3, [r3, #24]
 8008304:	4a1c      	ldr	r2, [pc, #112]	@ (8008378 <MX_GPIO_Init+0x8c>)
 8008306:	f043 0320 	orr.w	r3, r3, #32
 800830a:	6193      	str	r3, [r2, #24]
 800830c:	4b1a      	ldr	r3, [pc, #104]	@ (8008378 <MX_GPIO_Init+0x8c>)
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	f003 0320 	and.w	r3, r3, #32
 8008314:	60fb      	str	r3, [r7, #12]
 8008316:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008318:	4b17      	ldr	r3, [pc, #92]	@ (8008378 <MX_GPIO_Init+0x8c>)
 800831a:	699b      	ldr	r3, [r3, #24]
 800831c:	4a16      	ldr	r2, [pc, #88]	@ (8008378 <MX_GPIO_Init+0x8c>)
 800831e:	f043 0308 	orr.w	r3, r3, #8
 8008322:	6193      	str	r3, [r2, #24]
 8008324:	4b14      	ldr	r3, [pc, #80]	@ (8008378 <MX_GPIO_Init+0x8c>)
 8008326:	699b      	ldr	r3, [r3, #24]
 8008328:	f003 0308 	and.w	r3, r3, #8
 800832c:	60bb      	str	r3, [r7, #8]
 800832e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008330:	4b11      	ldr	r3, [pc, #68]	@ (8008378 <MX_GPIO_Init+0x8c>)
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	4a10      	ldr	r2, [pc, #64]	@ (8008378 <MX_GPIO_Init+0x8c>)
 8008336:	f043 0304 	orr.w	r3, r3, #4
 800833a:	6193      	str	r3, [r2, #24]
 800833c:	4b0e      	ldr	r3, [pc, #56]	@ (8008378 <MX_GPIO_Init+0x8c>)
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	f003 0304 	and.w	r3, r3, #4
 8008344:	607b      	str	r3, [r7, #4]
 8008346:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8008348:	2200      	movs	r2, #0
 800834a:	2101      	movs	r1, #1
 800834c:	480b      	ldr	r0, [pc, #44]	@ (800837c <MX_GPIO_Init+0x90>)
 800834e:	f000 fba5 	bl	8008a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8008352:	2301      	movs	r3, #1
 8008354:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008356:	2301      	movs	r3, #1
 8008358:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800835a:	2300      	movs	r3, #0
 800835c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800835e:	2302      	movs	r3, #2
 8008360:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8008362:	f107 0310 	add.w	r3, r7, #16
 8008366:	4619      	mov	r1, r3
 8008368:	4804      	ldr	r0, [pc, #16]	@ (800837c <MX_GPIO_Init+0x90>)
 800836a:	f000 fa03 	bl	8008774 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800836e:	bf00      	nop
 8008370:	3720      	adds	r7, #32
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	40021000 	.word	0x40021000
 800837c:	40010c00 	.word	0x40010c00

08008380 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008380:	b480      	push	{r7}
 8008382:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008384:	b672      	cpsid	i
}
 8008386:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008388:	bf00      	nop
 800838a:	e7fd      	b.n	8008388 <Error_Handler+0x8>

0800838c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800838c:	b480      	push	{r7}
 800838e:	b085      	sub	sp, #20
 8008390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8008392:	4b15      	ldr	r3, [pc, #84]	@ (80083e8 <HAL_MspInit+0x5c>)
 8008394:	699b      	ldr	r3, [r3, #24]
 8008396:	4a14      	ldr	r2, [pc, #80]	@ (80083e8 <HAL_MspInit+0x5c>)
 8008398:	f043 0301 	orr.w	r3, r3, #1
 800839c:	6193      	str	r3, [r2, #24]
 800839e:	4b12      	ldr	r3, [pc, #72]	@ (80083e8 <HAL_MspInit+0x5c>)
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	f003 0301 	and.w	r3, r3, #1
 80083a6:	60bb      	str	r3, [r7, #8]
 80083a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80083aa:	4b0f      	ldr	r3, [pc, #60]	@ (80083e8 <HAL_MspInit+0x5c>)
 80083ac:	69db      	ldr	r3, [r3, #28]
 80083ae:	4a0e      	ldr	r2, [pc, #56]	@ (80083e8 <HAL_MspInit+0x5c>)
 80083b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083b4:	61d3      	str	r3, [r2, #28]
 80083b6:	4b0c      	ldr	r3, [pc, #48]	@ (80083e8 <HAL_MspInit+0x5c>)
 80083b8:	69db      	ldr	r3, [r3, #28]
 80083ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083be:	607b      	str	r3, [r7, #4]
 80083c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80083c2:	4b0a      	ldr	r3, [pc, #40]	@ (80083ec <HAL_MspInit+0x60>)
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	60fb      	str	r3, [r7, #12]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80083ce:	60fb      	str	r3, [r7, #12]
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80083d6:	60fb      	str	r3, [r7, #12]
 80083d8:	4a04      	ldr	r2, [pc, #16]	@ (80083ec <HAL_MspInit+0x60>)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80083de:	bf00      	nop
 80083e0:	3714      	adds	r7, #20
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bc80      	pop	{r7}
 80083e6:	4770      	bx	lr
 80083e8:	40021000 	.word	0x40021000
 80083ec:	40010000 	.word	0x40010000

080083f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80083f0:	b480      	push	{r7}
 80083f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80083f4:	bf00      	nop
 80083f6:	e7fd      	b.n	80083f4 <NMI_Handler+0x4>

080083f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80083f8:	b480      	push	{r7}
 80083fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80083fc:	bf00      	nop
 80083fe:	e7fd      	b.n	80083fc <HardFault_Handler+0x4>

08008400 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008400:	b480      	push	{r7}
 8008402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008404:	bf00      	nop
 8008406:	e7fd      	b.n	8008404 <MemManage_Handler+0x4>

08008408 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008408:	b480      	push	{r7}
 800840a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800840c:	bf00      	nop
 800840e:	e7fd      	b.n	800840c <BusFault_Handler+0x4>

08008410 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008410:	b480      	push	{r7}
 8008412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008414:	bf00      	nop
 8008416:	e7fd      	b.n	8008414 <UsageFault_Handler+0x4>

08008418 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008418:	b480      	push	{r7}
 800841a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800841c:	bf00      	nop
 800841e:	46bd      	mov	sp, r7
 8008420:	bc80      	pop	{r7}
 8008422:	4770      	bx	lr

08008424 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008424:	b480      	push	{r7}
 8008426:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008428:	bf00      	nop
 800842a:	46bd      	mov	sp, r7
 800842c:	bc80      	pop	{r7}
 800842e:	4770      	bx	lr

08008430 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008430:	b480      	push	{r7}
 8008432:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008434:	bf00      	nop
 8008436:	46bd      	mov	sp, r7
 8008438:	bc80      	pop	{r7}
 800843a:	4770      	bx	lr

0800843c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008440:	f000 f874 	bl	800852c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008444:	bf00      	nop
 8008446:	bd80      	pop	{r7, pc}

08008448 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008448:	b480      	push	{r7}
 800844a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800844c:	bf00      	nop
 800844e:	46bd      	mov	sp, r7
 8008450:	bc80      	pop	{r7}
 8008452:	4770      	bx	lr

08008454 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008454:	f7ff fff8 	bl	8008448 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008458:	480b      	ldr	r0, [pc, #44]	@ (8008488 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800845a:	490c      	ldr	r1, [pc, #48]	@ (800848c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800845c:	4a0c      	ldr	r2, [pc, #48]	@ (8008490 <LoopFillZerobss+0x16>)
  movs r3, #0
 800845e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008460:	e002      	b.n	8008468 <LoopCopyDataInit>

08008462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008466:	3304      	adds	r3, #4

08008468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800846a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800846c:	d3f9      	bcc.n	8008462 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800846e:	4a09      	ldr	r2, [pc, #36]	@ (8008494 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8008470:	4c09      	ldr	r4, [pc, #36]	@ (8008498 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008474:	e001      	b.n	800847a <LoopFillZerobss>

08008476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008478:	3204      	adds	r2, #4

0800847a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800847a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800847c:	d3fb      	bcc.n	8008476 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800847e:	f000 ff27 	bl	80092d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008482:	f7ff fecf 	bl	8008224 <main>
  bx lr
 8008486:	4770      	bx	lr
  ldr r0, =_sdata
 8008488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800848c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8008490:	0800935c 	.word	0x0800935c
  ldr r2, =_sbss
 8008494:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8008498:	2000002c 	.word	0x2000002c

0800849c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800849c:	e7fe      	b.n	800849c <ADC1_2_IRQHandler>
	...

080084a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80084a4:	4b08      	ldr	r3, [pc, #32]	@ (80084c8 <HAL_Init+0x28>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a07      	ldr	r2, [pc, #28]	@ (80084c8 <HAL_Init+0x28>)
 80084aa:	f043 0310 	orr.w	r3, r3, #16
 80084ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80084b0:	2003      	movs	r0, #3
 80084b2:	f000 f92b 	bl	800870c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80084b6:	200f      	movs	r0, #15
 80084b8:	f000 f808 	bl	80084cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80084bc:	f7ff ff66 	bl	800838c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	40022000 	.word	0x40022000

080084cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80084d4:	4b12      	ldr	r3, [pc, #72]	@ (8008520 <HAL_InitTick+0x54>)
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	4b12      	ldr	r3, [pc, #72]	@ (8008524 <HAL_InitTick+0x58>)
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	4619      	mov	r1, r3
 80084de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80084e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80084e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80084ea:	4618      	mov	r0, r3
 80084ec:	f000 f935 	bl	800875a <HAL_SYSTICK_Config>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d001      	beq.n	80084fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e00e      	b.n	8008518 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2b0f      	cmp	r3, #15
 80084fe:	d80a      	bhi.n	8008516 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008500:	2200      	movs	r2, #0
 8008502:	6879      	ldr	r1, [r7, #4]
 8008504:	f04f 30ff 	mov.w	r0, #4294967295
 8008508:	f000 f90b 	bl	8008722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800850c:	4a06      	ldr	r2, [pc, #24]	@ (8008528 <HAL_InitTick+0x5c>)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008512:	2300      	movs	r3, #0
 8008514:	e000      	b.n	8008518 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008516:	2301      	movs	r3, #1
}
 8008518:	4618      	mov	r0, r3
 800851a:	3708      	adds	r7, #8
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	20000000 	.word	0x20000000
 8008524:	20000008 	.word	0x20000008
 8008528:	20000004 	.word	0x20000004

0800852c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800852c:	b480      	push	{r7}
 800852e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008530:	4b05      	ldr	r3, [pc, #20]	@ (8008548 <HAL_IncTick+0x1c>)
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	461a      	mov	r2, r3
 8008536:	4b05      	ldr	r3, [pc, #20]	@ (800854c <HAL_IncTick+0x20>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4413      	add	r3, r2
 800853c:	4a03      	ldr	r2, [pc, #12]	@ (800854c <HAL_IncTick+0x20>)
 800853e:	6013      	str	r3, [r2, #0]
}
 8008540:	bf00      	nop
 8008542:	46bd      	mov	sp, r7
 8008544:	bc80      	pop	{r7}
 8008546:	4770      	bx	lr
 8008548:	20000008 	.word	0x20000008
 800854c:	20000028 	.word	0x20000028

08008550 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008550:	b480      	push	{r7}
 8008552:	af00      	add	r7, sp, #0
  return uwTick;
 8008554:	4b02      	ldr	r3, [pc, #8]	@ (8008560 <HAL_GetTick+0x10>)
 8008556:	681b      	ldr	r3, [r3, #0]
}
 8008558:	4618      	mov	r0, r3
 800855a:	46bd      	mov	sp, r7
 800855c:	bc80      	pop	{r7}
 800855e:	4770      	bx	lr
 8008560:	20000028 	.word	0x20000028

08008564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800856c:	f7ff fff0 	bl	8008550 <HAL_GetTick>
 8008570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857c:	d005      	beq.n	800858a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800857e:	4b0a      	ldr	r3, [pc, #40]	@ (80085a8 <HAL_Delay+0x44>)
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	461a      	mov	r2, r3
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	4413      	add	r3, r2
 8008588:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800858a:	bf00      	nop
 800858c:	f7ff ffe0 	bl	8008550 <HAL_GetTick>
 8008590:	4602      	mov	r2, r0
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	1ad3      	subs	r3, r2, r3
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	429a      	cmp	r2, r3
 800859a:	d8f7      	bhi.n	800858c <HAL_Delay+0x28>
  {
  }
}
 800859c:	bf00      	nop
 800859e:	bf00      	nop
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop
 80085a8:	20000008 	.word	0x20000008

080085ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b085      	sub	sp, #20
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f003 0307 	and.w	r3, r3, #7
 80085ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80085bc:	4b0c      	ldr	r3, [pc, #48]	@ (80085f0 <__NVIC_SetPriorityGrouping+0x44>)
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80085c2:	68ba      	ldr	r2, [r7, #8]
 80085c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80085c8:	4013      	ands	r3, r2
 80085ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80085d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80085d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80085de:	4a04      	ldr	r2, [pc, #16]	@ (80085f0 <__NVIC_SetPriorityGrouping+0x44>)
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	60d3      	str	r3, [r2, #12]
}
 80085e4:	bf00      	nop
 80085e6:	3714      	adds	r7, #20
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bc80      	pop	{r7}
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	e000ed00 	.word	0xe000ed00

080085f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80085f4:	b480      	push	{r7}
 80085f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80085f8:	4b04      	ldr	r3, [pc, #16]	@ (800860c <__NVIC_GetPriorityGrouping+0x18>)
 80085fa:	68db      	ldr	r3, [r3, #12]
 80085fc:	0a1b      	lsrs	r3, r3, #8
 80085fe:	f003 0307 	and.w	r3, r3, #7
}
 8008602:	4618      	mov	r0, r3
 8008604:	46bd      	mov	sp, r7
 8008606:	bc80      	pop	{r7}
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	e000ed00 	.word	0xe000ed00

08008610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	4603      	mov	r3, r0
 8008618:	6039      	str	r1, [r7, #0]
 800861a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800861c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008620:	2b00      	cmp	r3, #0
 8008622:	db0a      	blt.n	800863a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	b2da      	uxtb	r2, r3
 8008628:	490c      	ldr	r1, [pc, #48]	@ (800865c <__NVIC_SetPriority+0x4c>)
 800862a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800862e:	0112      	lsls	r2, r2, #4
 8008630:	b2d2      	uxtb	r2, r2
 8008632:	440b      	add	r3, r1
 8008634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008638:	e00a      	b.n	8008650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	b2da      	uxtb	r2, r3
 800863e:	4908      	ldr	r1, [pc, #32]	@ (8008660 <__NVIC_SetPriority+0x50>)
 8008640:	79fb      	ldrb	r3, [r7, #7]
 8008642:	f003 030f 	and.w	r3, r3, #15
 8008646:	3b04      	subs	r3, #4
 8008648:	0112      	lsls	r2, r2, #4
 800864a:	b2d2      	uxtb	r2, r2
 800864c:	440b      	add	r3, r1
 800864e:	761a      	strb	r2, [r3, #24]
}
 8008650:	bf00      	nop
 8008652:	370c      	adds	r7, #12
 8008654:	46bd      	mov	sp, r7
 8008656:	bc80      	pop	{r7}
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop
 800865c:	e000e100 	.word	0xe000e100
 8008660:	e000ed00 	.word	0xe000ed00

08008664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008664:	b480      	push	{r7}
 8008666:	b089      	sub	sp, #36	@ 0x24
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f003 0307 	and.w	r3, r3, #7
 8008676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	f1c3 0307 	rsb	r3, r3, #7
 800867e:	2b04      	cmp	r3, #4
 8008680:	bf28      	it	cs
 8008682:	2304      	movcs	r3, #4
 8008684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	3304      	adds	r3, #4
 800868a:	2b06      	cmp	r3, #6
 800868c:	d902      	bls.n	8008694 <NVIC_EncodePriority+0x30>
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	3b03      	subs	r3, #3
 8008692:	e000      	b.n	8008696 <NVIC_EncodePriority+0x32>
 8008694:	2300      	movs	r3, #0
 8008696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008698:	f04f 32ff 	mov.w	r2, #4294967295
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	fa02 f303 	lsl.w	r3, r2, r3
 80086a2:	43da      	mvns	r2, r3
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	401a      	ands	r2, r3
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80086ac:	f04f 31ff 	mov.w	r1, #4294967295
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	fa01 f303 	lsl.w	r3, r1, r3
 80086b6:	43d9      	mvns	r1, r3
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80086bc:	4313      	orrs	r3, r2
         );
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3724      	adds	r7, #36	@ 0x24
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bc80      	pop	{r7}
 80086c6:	4770      	bx	lr

080086c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	3b01      	subs	r3, #1
 80086d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086d8:	d301      	bcc.n	80086de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80086da:	2301      	movs	r3, #1
 80086dc:	e00f      	b.n	80086fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80086de:	4a0a      	ldr	r2, [pc, #40]	@ (8008708 <SysTick_Config+0x40>)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	3b01      	subs	r3, #1
 80086e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80086e6:	210f      	movs	r1, #15
 80086e8:	f04f 30ff 	mov.w	r0, #4294967295
 80086ec:	f7ff ff90 	bl	8008610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80086f0:	4b05      	ldr	r3, [pc, #20]	@ (8008708 <SysTick_Config+0x40>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80086f6:	4b04      	ldr	r3, [pc, #16]	@ (8008708 <SysTick_Config+0x40>)
 80086f8:	2207      	movs	r2, #7
 80086fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3708      	adds	r7, #8
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	e000e010 	.word	0xe000e010

0800870c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b082      	sub	sp, #8
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f7ff ff49 	bl	80085ac <__NVIC_SetPriorityGrouping>
}
 800871a:	bf00      	nop
 800871c:	3708      	adds	r7, #8
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}

08008722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008722:	b580      	push	{r7, lr}
 8008724:	b086      	sub	sp, #24
 8008726:	af00      	add	r7, sp, #0
 8008728:	4603      	mov	r3, r0
 800872a:	60b9      	str	r1, [r7, #8]
 800872c:	607a      	str	r2, [r7, #4]
 800872e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008730:	2300      	movs	r3, #0
 8008732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008734:	f7ff ff5e 	bl	80085f4 <__NVIC_GetPriorityGrouping>
 8008738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	68b9      	ldr	r1, [r7, #8]
 800873e:	6978      	ldr	r0, [r7, #20]
 8008740:	f7ff ff90 	bl	8008664 <NVIC_EncodePriority>
 8008744:	4602      	mov	r2, r0
 8008746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800874a:	4611      	mov	r1, r2
 800874c:	4618      	mov	r0, r3
 800874e:	f7ff ff5f 	bl	8008610 <__NVIC_SetPriority>
}
 8008752:	bf00      	nop
 8008754:	3718      	adds	r7, #24
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b082      	sub	sp, #8
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f7ff ffb0 	bl	80086c8 <SysTick_Config>
 8008768:	4603      	mov	r3, r0
}
 800876a:	4618      	mov	r0, r3
 800876c:	3708      	adds	r7, #8
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
	...

08008774 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008774:	b480      	push	{r7}
 8008776:	b08b      	sub	sp, #44	@ 0x2c
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800877e:	2300      	movs	r3, #0
 8008780:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8008782:	2300      	movs	r3, #0
 8008784:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008786:	e179      	b.n	8008a7c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8008788:	2201      	movs	r2, #1
 800878a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878c:	fa02 f303 	lsl.w	r3, r2, r3
 8008790:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	69fa      	ldr	r2, [r7, #28]
 8008798:	4013      	ands	r3, r2
 800879a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800879c:	69ba      	ldr	r2, [r7, #24]
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	f040 8168 	bne.w	8008a76 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	4a96      	ldr	r2, [pc, #600]	@ (8008a04 <HAL_GPIO_Init+0x290>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d05e      	beq.n	800886e <HAL_GPIO_Init+0xfa>
 80087b0:	4a94      	ldr	r2, [pc, #592]	@ (8008a04 <HAL_GPIO_Init+0x290>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d875      	bhi.n	80088a2 <HAL_GPIO_Init+0x12e>
 80087b6:	4a94      	ldr	r2, [pc, #592]	@ (8008a08 <HAL_GPIO_Init+0x294>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d058      	beq.n	800886e <HAL_GPIO_Init+0xfa>
 80087bc:	4a92      	ldr	r2, [pc, #584]	@ (8008a08 <HAL_GPIO_Init+0x294>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d86f      	bhi.n	80088a2 <HAL_GPIO_Init+0x12e>
 80087c2:	4a92      	ldr	r2, [pc, #584]	@ (8008a0c <HAL_GPIO_Init+0x298>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d052      	beq.n	800886e <HAL_GPIO_Init+0xfa>
 80087c8:	4a90      	ldr	r2, [pc, #576]	@ (8008a0c <HAL_GPIO_Init+0x298>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d869      	bhi.n	80088a2 <HAL_GPIO_Init+0x12e>
 80087ce:	4a90      	ldr	r2, [pc, #576]	@ (8008a10 <HAL_GPIO_Init+0x29c>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d04c      	beq.n	800886e <HAL_GPIO_Init+0xfa>
 80087d4:	4a8e      	ldr	r2, [pc, #568]	@ (8008a10 <HAL_GPIO_Init+0x29c>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d863      	bhi.n	80088a2 <HAL_GPIO_Init+0x12e>
 80087da:	4a8e      	ldr	r2, [pc, #568]	@ (8008a14 <HAL_GPIO_Init+0x2a0>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d046      	beq.n	800886e <HAL_GPIO_Init+0xfa>
 80087e0:	4a8c      	ldr	r2, [pc, #560]	@ (8008a14 <HAL_GPIO_Init+0x2a0>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d85d      	bhi.n	80088a2 <HAL_GPIO_Init+0x12e>
 80087e6:	2b12      	cmp	r3, #18
 80087e8:	d82a      	bhi.n	8008840 <HAL_GPIO_Init+0xcc>
 80087ea:	2b12      	cmp	r3, #18
 80087ec:	d859      	bhi.n	80088a2 <HAL_GPIO_Init+0x12e>
 80087ee:	a201      	add	r2, pc, #4	@ (adr r2, 80087f4 <HAL_GPIO_Init+0x80>)
 80087f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f4:	0800886f 	.word	0x0800886f
 80087f8:	08008849 	.word	0x08008849
 80087fc:	0800885b 	.word	0x0800885b
 8008800:	0800889d 	.word	0x0800889d
 8008804:	080088a3 	.word	0x080088a3
 8008808:	080088a3 	.word	0x080088a3
 800880c:	080088a3 	.word	0x080088a3
 8008810:	080088a3 	.word	0x080088a3
 8008814:	080088a3 	.word	0x080088a3
 8008818:	080088a3 	.word	0x080088a3
 800881c:	080088a3 	.word	0x080088a3
 8008820:	080088a3 	.word	0x080088a3
 8008824:	080088a3 	.word	0x080088a3
 8008828:	080088a3 	.word	0x080088a3
 800882c:	080088a3 	.word	0x080088a3
 8008830:	080088a3 	.word	0x080088a3
 8008834:	080088a3 	.word	0x080088a3
 8008838:	08008851 	.word	0x08008851
 800883c:	08008865 	.word	0x08008865
 8008840:	4a75      	ldr	r2, [pc, #468]	@ (8008a18 <HAL_GPIO_Init+0x2a4>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d013      	beq.n	800886e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8008846:	e02c      	b.n	80088a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	623b      	str	r3, [r7, #32]
          break;
 800884e:	e029      	b.n	80088a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	3304      	adds	r3, #4
 8008856:	623b      	str	r3, [r7, #32]
          break;
 8008858:	e024      	b.n	80088a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	68db      	ldr	r3, [r3, #12]
 800885e:	3308      	adds	r3, #8
 8008860:	623b      	str	r3, [r7, #32]
          break;
 8008862:	e01f      	b.n	80088a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	68db      	ldr	r3, [r3, #12]
 8008868:	330c      	adds	r3, #12
 800886a:	623b      	str	r3, [r7, #32]
          break;
 800886c:	e01a      	b.n	80088a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d102      	bne.n	800887c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8008876:	2304      	movs	r3, #4
 8008878:	623b      	str	r3, [r7, #32]
          break;
 800887a:	e013      	b.n	80088a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	2b01      	cmp	r3, #1
 8008882:	d105      	bne.n	8008890 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008884:	2308      	movs	r3, #8
 8008886:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	69fa      	ldr	r2, [r7, #28]
 800888c:	611a      	str	r2, [r3, #16]
          break;
 800888e:	e009      	b.n	80088a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008890:	2308      	movs	r3, #8
 8008892:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	69fa      	ldr	r2, [r7, #28]
 8008898:	615a      	str	r2, [r3, #20]
          break;
 800889a:	e003      	b.n	80088a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800889c:	2300      	movs	r3, #0
 800889e:	623b      	str	r3, [r7, #32]
          break;
 80088a0:	e000      	b.n	80088a4 <HAL_GPIO_Init+0x130>
          break;
 80088a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80088a4:	69bb      	ldr	r3, [r7, #24]
 80088a6:	2bff      	cmp	r3, #255	@ 0xff
 80088a8:	d801      	bhi.n	80088ae <HAL_GPIO_Init+0x13a>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	e001      	b.n	80088b2 <HAL_GPIO_Init+0x13e>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	3304      	adds	r3, #4
 80088b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	2bff      	cmp	r3, #255	@ 0xff
 80088b8:	d802      	bhi.n	80088c0 <HAL_GPIO_Init+0x14c>
 80088ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	e002      	b.n	80088c6 <HAL_GPIO_Init+0x152>
 80088c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c2:	3b08      	subs	r3, #8
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	210f      	movs	r1, #15
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	fa01 f303 	lsl.w	r3, r1, r3
 80088d4:	43db      	mvns	r3, r3
 80088d6:	401a      	ands	r2, r3
 80088d8:	6a39      	ldr	r1, [r7, #32]
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	fa01 f303 	lsl.w	r3, r1, r3
 80088e0:	431a      	orrs	r2, r3
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	f000 80c1 	beq.w	8008a76 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80088f4:	4b49      	ldr	r3, [pc, #292]	@ (8008a1c <HAL_GPIO_Init+0x2a8>)
 80088f6:	699b      	ldr	r3, [r3, #24]
 80088f8:	4a48      	ldr	r2, [pc, #288]	@ (8008a1c <HAL_GPIO_Init+0x2a8>)
 80088fa:	f043 0301 	orr.w	r3, r3, #1
 80088fe:	6193      	str	r3, [r2, #24]
 8008900:	4b46      	ldr	r3, [pc, #280]	@ (8008a1c <HAL_GPIO_Init+0x2a8>)
 8008902:	699b      	ldr	r3, [r3, #24]
 8008904:	f003 0301 	and.w	r3, r3, #1
 8008908:	60bb      	str	r3, [r7, #8]
 800890a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800890c:	4a44      	ldr	r2, [pc, #272]	@ (8008a20 <HAL_GPIO_Init+0x2ac>)
 800890e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008910:	089b      	lsrs	r3, r3, #2
 8008912:	3302      	adds	r3, #2
 8008914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008918:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800891a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891c:	f003 0303 	and.w	r3, r3, #3
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	220f      	movs	r2, #15
 8008924:	fa02 f303 	lsl.w	r3, r2, r3
 8008928:	43db      	mvns	r3, r3
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	4013      	ands	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4a3c      	ldr	r2, [pc, #240]	@ (8008a24 <HAL_GPIO_Init+0x2b0>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d01f      	beq.n	8008978 <HAL_GPIO_Init+0x204>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a3b      	ldr	r2, [pc, #236]	@ (8008a28 <HAL_GPIO_Init+0x2b4>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d019      	beq.n	8008974 <HAL_GPIO_Init+0x200>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	4a3a      	ldr	r2, [pc, #232]	@ (8008a2c <HAL_GPIO_Init+0x2b8>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d013      	beq.n	8008970 <HAL_GPIO_Init+0x1fc>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4a39      	ldr	r2, [pc, #228]	@ (8008a30 <HAL_GPIO_Init+0x2bc>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d00d      	beq.n	800896c <HAL_GPIO_Init+0x1f8>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	4a38      	ldr	r2, [pc, #224]	@ (8008a34 <HAL_GPIO_Init+0x2c0>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d007      	beq.n	8008968 <HAL_GPIO_Init+0x1f4>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a37      	ldr	r2, [pc, #220]	@ (8008a38 <HAL_GPIO_Init+0x2c4>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d101      	bne.n	8008964 <HAL_GPIO_Init+0x1f0>
 8008960:	2305      	movs	r3, #5
 8008962:	e00a      	b.n	800897a <HAL_GPIO_Init+0x206>
 8008964:	2306      	movs	r3, #6
 8008966:	e008      	b.n	800897a <HAL_GPIO_Init+0x206>
 8008968:	2304      	movs	r3, #4
 800896a:	e006      	b.n	800897a <HAL_GPIO_Init+0x206>
 800896c:	2303      	movs	r3, #3
 800896e:	e004      	b.n	800897a <HAL_GPIO_Init+0x206>
 8008970:	2302      	movs	r3, #2
 8008972:	e002      	b.n	800897a <HAL_GPIO_Init+0x206>
 8008974:	2301      	movs	r3, #1
 8008976:	e000      	b.n	800897a <HAL_GPIO_Init+0x206>
 8008978:	2300      	movs	r3, #0
 800897a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800897c:	f002 0203 	and.w	r2, r2, #3
 8008980:	0092      	lsls	r2, r2, #2
 8008982:	4093      	lsls	r3, r2
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	4313      	orrs	r3, r2
 8008988:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800898a:	4925      	ldr	r1, [pc, #148]	@ (8008a20 <HAL_GPIO_Init+0x2ac>)
 800898c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800898e:	089b      	lsrs	r3, r3, #2
 8008990:	3302      	adds	r3, #2
 8008992:	68fa      	ldr	r2, [r7, #12]
 8008994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d006      	beq.n	80089b2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80089a4:	4b25      	ldr	r3, [pc, #148]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089a6:	689a      	ldr	r2, [r3, #8]
 80089a8:	4924      	ldr	r1, [pc, #144]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089aa:	69bb      	ldr	r3, [r7, #24]
 80089ac:	4313      	orrs	r3, r2
 80089ae:	608b      	str	r3, [r1, #8]
 80089b0:	e006      	b.n	80089c0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80089b2:	4b22      	ldr	r3, [pc, #136]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089b4:	689a      	ldr	r2, [r3, #8]
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	43db      	mvns	r3, r3
 80089ba:	4920      	ldr	r1, [pc, #128]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089bc:	4013      	ands	r3, r2
 80089be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d006      	beq.n	80089da <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80089cc:	4b1b      	ldr	r3, [pc, #108]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089ce:	68da      	ldr	r2, [r3, #12]
 80089d0:	491a      	ldr	r1, [pc, #104]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	60cb      	str	r3, [r1, #12]
 80089d8:	e006      	b.n	80089e8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80089da:	4b18      	ldr	r3, [pc, #96]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089dc:	68da      	ldr	r2, [r3, #12]
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	43db      	mvns	r3, r3
 80089e2:	4916      	ldr	r1, [pc, #88]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089e4:	4013      	ands	r3, r2
 80089e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d025      	beq.n	8008a40 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80089f4:	4b11      	ldr	r3, [pc, #68]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089f6:	685a      	ldr	r2, [r3, #4]
 80089f8:	4910      	ldr	r1, [pc, #64]	@ (8008a3c <HAL_GPIO_Init+0x2c8>)
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	604b      	str	r3, [r1, #4]
 8008a00:	e025      	b.n	8008a4e <HAL_GPIO_Init+0x2da>
 8008a02:	bf00      	nop
 8008a04:	10320000 	.word	0x10320000
 8008a08:	10310000 	.word	0x10310000
 8008a0c:	10220000 	.word	0x10220000
 8008a10:	10210000 	.word	0x10210000
 8008a14:	10120000 	.word	0x10120000
 8008a18:	10110000 	.word	0x10110000
 8008a1c:	40021000 	.word	0x40021000
 8008a20:	40010000 	.word	0x40010000
 8008a24:	40010800 	.word	0x40010800
 8008a28:	40010c00 	.word	0x40010c00
 8008a2c:	40011000 	.word	0x40011000
 8008a30:	40011400 	.word	0x40011400
 8008a34:	40011800 	.word	0x40011800
 8008a38:	40011c00 	.word	0x40011c00
 8008a3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8008a40:	4b15      	ldr	r3, [pc, #84]	@ (8008a98 <HAL_GPIO_Init+0x324>)
 8008a42:	685a      	ldr	r2, [r3, #4]
 8008a44:	69bb      	ldr	r3, [r7, #24]
 8008a46:	43db      	mvns	r3, r3
 8008a48:	4913      	ldr	r1, [pc, #76]	@ (8008a98 <HAL_GPIO_Init+0x324>)
 8008a4a:	4013      	ands	r3, r2
 8008a4c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d006      	beq.n	8008a68 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8008a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8008a98 <HAL_GPIO_Init+0x324>)
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	490e      	ldr	r1, [pc, #56]	@ (8008a98 <HAL_GPIO_Init+0x324>)
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	600b      	str	r3, [r1, #0]
 8008a66:	e006      	b.n	8008a76 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8008a68:	4b0b      	ldr	r3, [pc, #44]	@ (8008a98 <HAL_GPIO_Init+0x324>)
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	43db      	mvns	r3, r3
 8008a70:	4909      	ldr	r1, [pc, #36]	@ (8008a98 <HAL_GPIO_Init+0x324>)
 8008a72:	4013      	ands	r3, r2
 8008a74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8008a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a78:	3301      	adds	r3, #1
 8008a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a82:	fa22 f303 	lsr.w	r3, r2, r3
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f47f ae7e 	bne.w	8008788 <HAL_GPIO_Init+0x14>
  }
}
 8008a8c:	bf00      	nop
 8008a8e:	bf00      	nop
 8008a90:	372c      	adds	r7, #44	@ 0x2c
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bc80      	pop	{r7}
 8008a96:	4770      	bx	lr
 8008a98:	40010400 	.word	0x40010400

08008a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	807b      	strh	r3, [r7, #2]
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008aac:	787b      	ldrb	r3, [r7, #1]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d003      	beq.n	8008aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ab2:	887a      	ldrh	r2, [r7, #2]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8008ab8:	e003      	b.n	8008ac2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8008aba:	887b      	ldrh	r3, [r7, #2]
 8008abc:	041a      	lsls	r2, r3, #16
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	611a      	str	r2, [r3, #16]
}
 8008ac2:	bf00      	nop
 8008ac4:	370c      	adds	r7, #12
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bc80      	pop	{r7}
 8008aca:	4770      	bx	lr

08008acc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008ade:	887a      	ldrh	r2, [r7, #2]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	041a      	lsls	r2, r3, #16
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	43d9      	mvns	r1, r3
 8008aea:	887b      	ldrh	r3, [r7, #2]
 8008aec:	400b      	ands	r3, r1
 8008aee:	431a      	orrs	r2, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	611a      	str	r2, [r3, #16]
}
 8008af4:	bf00      	nop
 8008af6:	3714      	adds	r7, #20
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bc80      	pop	{r7}
 8008afc:	4770      	bx	lr
	...

08008b00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b086      	sub	sp, #24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d101      	bne.n	8008b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008b0e:	2301      	movs	r3, #1
 8008b10:	e272      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f003 0301 	and.w	r3, r3, #1
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	f000 8087 	beq.w	8008c2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008b20:	4b92      	ldr	r3, [pc, #584]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	f003 030c 	and.w	r3, r3, #12
 8008b28:	2b04      	cmp	r3, #4
 8008b2a:	d00c      	beq.n	8008b46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008b2c:	4b8f      	ldr	r3, [pc, #572]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	f003 030c 	and.w	r3, r3, #12
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d112      	bne.n	8008b5e <HAL_RCC_OscConfig+0x5e>
 8008b38:	4b8c      	ldr	r3, [pc, #560]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b44:	d10b      	bne.n	8008b5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b46:	4b89      	ldr	r3, [pc, #548]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d06c      	beq.n	8008c2c <HAL_RCC_OscConfig+0x12c>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d168      	bne.n	8008c2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e24c      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b66:	d106      	bne.n	8008b76 <HAL_RCC_OscConfig+0x76>
 8008b68:	4b80      	ldr	r3, [pc, #512]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a7f      	ldr	r2, [pc, #508]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	e02e      	b.n	8008bd4 <HAL_RCC_OscConfig+0xd4>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10c      	bne.n	8008b98 <HAL_RCC_OscConfig+0x98>
 8008b7e:	4b7b      	ldr	r3, [pc, #492]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a7a      	ldr	r2, [pc, #488]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b88:	6013      	str	r3, [r2, #0]
 8008b8a:	4b78      	ldr	r3, [pc, #480]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a77      	ldr	r2, [pc, #476]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008b90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008b94:	6013      	str	r3, [r2, #0]
 8008b96:	e01d      	b.n	8008bd4 <HAL_RCC_OscConfig+0xd4>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008ba0:	d10c      	bne.n	8008bbc <HAL_RCC_OscConfig+0xbc>
 8008ba2:	4b72      	ldr	r3, [pc, #456]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a71      	ldr	r2, [pc, #452]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008ba8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008bac:	6013      	str	r3, [r2, #0]
 8008bae:	4b6f      	ldr	r3, [pc, #444]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a6e      	ldr	r2, [pc, #440]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008bb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bb8:	6013      	str	r3, [r2, #0]
 8008bba:	e00b      	b.n	8008bd4 <HAL_RCC_OscConfig+0xd4>
 8008bbc:	4b6b      	ldr	r3, [pc, #428]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a6a      	ldr	r2, [pc, #424]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bc6:	6013      	str	r3, [r2, #0]
 8008bc8:	4b68      	ldr	r3, [pc, #416]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a67      	ldr	r2, [pc, #412]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008bce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008bd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d013      	beq.n	8008c04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bdc:	f7ff fcb8 	bl	8008550 <HAL_GetTick>
 8008be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008be2:	e008      	b.n	8008bf6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008be4:	f7ff fcb4 	bl	8008550 <HAL_GetTick>
 8008be8:	4602      	mov	r2, r0
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	1ad3      	subs	r3, r2, r3
 8008bee:	2b64      	cmp	r3, #100	@ 0x64
 8008bf0:	d901      	bls.n	8008bf6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008bf2:	2303      	movs	r3, #3
 8008bf4:	e200      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008bf6:	4b5d      	ldr	r3, [pc, #372]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d0f0      	beq.n	8008be4 <HAL_RCC_OscConfig+0xe4>
 8008c02:	e014      	b.n	8008c2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c04:	f7ff fca4 	bl	8008550 <HAL_GetTick>
 8008c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008c0a:	e008      	b.n	8008c1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c0c:	f7ff fca0 	bl	8008550 <HAL_GetTick>
 8008c10:	4602      	mov	r2, r0
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	1ad3      	subs	r3, r2, r3
 8008c16:	2b64      	cmp	r3, #100	@ 0x64
 8008c18:	d901      	bls.n	8008c1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	e1ec      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008c1e:	4b53      	ldr	r3, [pc, #332]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d1f0      	bne.n	8008c0c <HAL_RCC_OscConfig+0x10c>
 8008c2a:	e000      	b.n	8008c2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 0302 	and.w	r3, r3, #2
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d063      	beq.n	8008d02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008c3a:	4b4c      	ldr	r3, [pc, #304]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f003 030c 	and.w	r3, r3, #12
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d00b      	beq.n	8008c5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008c46:	4b49      	ldr	r3, [pc, #292]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	f003 030c 	and.w	r3, r3, #12
 8008c4e:	2b08      	cmp	r3, #8
 8008c50:	d11c      	bne.n	8008c8c <HAL_RCC_OscConfig+0x18c>
 8008c52:	4b46      	ldr	r3, [pc, #280]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008c54:	685b      	ldr	r3, [r3, #4]
 8008c56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d116      	bne.n	8008c8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008c5e:	4b43      	ldr	r3, [pc, #268]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f003 0302 	and.w	r3, r3, #2
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d005      	beq.n	8008c76 <HAL_RCC_OscConfig+0x176>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d001      	beq.n	8008c76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e1c0      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c76:	4b3d      	ldr	r3, [pc, #244]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	695b      	ldr	r3, [r3, #20]
 8008c82:	00db      	lsls	r3, r3, #3
 8008c84:	4939      	ldr	r1, [pc, #228]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008c86:	4313      	orrs	r3, r2
 8008c88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008c8a:	e03a      	b.n	8008d02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d020      	beq.n	8008cd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008c94:	4b36      	ldr	r3, [pc, #216]	@ (8008d70 <HAL_RCC_OscConfig+0x270>)
 8008c96:	2201      	movs	r2, #1
 8008c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c9a:	f7ff fc59 	bl	8008550 <HAL_GetTick>
 8008c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ca0:	e008      	b.n	8008cb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ca2:	f7ff fc55 	bl	8008550 <HAL_GetTick>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	1ad3      	subs	r3, r2, r3
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d901      	bls.n	8008cb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008cb0:	2303      	movs	r3, #3
 8008cb2:	e1a1      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 0302 	and.w	r3, r3, #2
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d0f0      	beq.n	8008ca2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cc0:	4b2a      	ldr	r3, [pc, #168]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	695b      	ldr	r3, [r3, #20]
 8008ccc:	00db      	lsls	r3, r3, #3
 8008cce:	4927      	ldr	r1, [pc, #156]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	600b      	str	r3, [r1, #0]
 8008cd4:	e015      	b.n	8008d02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008cd6:	4b26      	ldr	r3, [pc, #152]	@ (8008d70 <HAL_RCC_OscConfig+0x270>)
 8008cd8:	2200      	movs	r2, #0
 8008cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008cdc:	f7ff fc38 	bl	8008550 <HAL_GetTick>
 8008ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008ce2:	e008      	b.n	8008cf6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ce4:	f7ff fc34 	bl	8008550 <HAL_GetTick>
 8008ce8:	4602      	mov	r2, r0
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	1ad3      	subs	r3, r2, r3
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	d901      	bls.n	8008cf6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008cf2:	2303      	movs	r3, #3
 8008cf4:	e180      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f003 0302 	and.w	r3, r3, #2
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1f0      	bne.n	8008ce4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f003 0308 	and.w	r3, r3, #8
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d03a      	beq.n	8008d84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	699b      	ldr	r3, [r3, #24]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d019      	beq.n	8008d4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d16:	4b17      	ldr	r3, [pc, #92]	@ (8008d74 <HAL_RCC_OscConfig+0x274>)
 8008d18:	2201      	movs	r2, #1
 8008d1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d1c:	f7ff fc18 	bl	8008550 <HAL_GetTick>
 8008d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008d22:	e008      	b.n	8008d36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d24:	f7ff fc14 	bl	8008550 <HAL_GetTick>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	1ad3      	subs	r3, r2, r3
 8008d2e:	2b02      	cmp	r3, #2
 8008d30:	d901      	bls.n	8008d36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008d32:	2303      	movs	r3, #3
 8008d34:	e160      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008d36:	4b0d      	ldr	r3, [pc, #52]	@ (8008d6c <HAL_RCC_OscConfig+0x26c>)
 8008d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d3a:	f003 0302 	and.w	r3, r3, #2
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d0f0      	beq.n	8008d24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008d42:	2001      	movs	r0, #1
 8008d44:	f000 fa9e 	bl	8009284 <RCC_Delay>
 8008d48:	e01c      	b.n	8008d84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8008d74 <HAL_RCC_OscConfig+0x274>)
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d50:	f7ff fbfe 	bl	8008550 <HAL_GetTick>
 8008d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008d56:	e00f      	b.n	8008d78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d58:	f7ff fbfa 	bl	8008550 <HAL_GetTick>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	1ad3      	subs	r3, r2, r3
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d908      	bls.n	8008d78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008d66:	2303      	movs	r3, #3
 8008d68:	e146      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
 8008d6a:	bf00      	nop
 8008d6c:	40021000 	.word	0x40021000
 8008d70:	42420000 	.word	0x42420000
 8008d74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008d78:	4b92      	ldr	r3, [pc, #584]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d7c:	f003 0302 	and.w	r3, r3, #2
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d1e9      	bne.n	8008d58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f003 0304 	and.w	r3, r3, #4
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f000 80a6 	beq.w	8008ede <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008d92:	2300      	movs	r3, #0
 8008d94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008d96:	4b8b      	ldr	r3, [pc, #556]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008d98:	69db      	ldr	r3, [r3, #28]
 8008d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10d      	bne.n	8008dbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008da2:	4b88      	ldr	r3, [pc, #544]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008da4:	69db      	ldr	r3, [r3, #28]
 8008da6:	4a87      	ldr	r2, [pc, #540]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008da8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dac:	61d3      	str	r3, [r2, #28]
 8008dae:	4b85      	ldr	r3, [pc, #532]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008db0:	69db      	ldr	r3, [r3, #28]
 8008db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008db6:	60bb      	str	r3, [r7, #8]
 8008db8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008dbe:	4b82      	ldr	r3, [pc, #520]	@ (8008fc8 <HAL_RCC_OscConfig+0x4c8>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d118      	bne.n	8008dfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008dca:	4b7f      	ldr	r3, [pc, #508]	@ (8008fc8 <HAL_RCC_OscConfig+0x4c8>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a7e      	ldr	r2, [pc, #504]	@ (8008fc8 <HAL_RCC_OscConfig+0x4c8>)
 8008dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008dd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008dd6:	f7ff fbbb 	bl	8008550 <HAL_GetTick>
 8008dda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ddc:	e008      	b.n	8008df0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008dde:	f7ff fbb7 	bl	8008550 <HAL_GetTick>
 8008de2:	4602      	mov	r2, r0
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	1ad3      	subs	r3, r2, r3
 8008de8:	2b64      	cmp	r3, #100	@ 0x64
 8008dea:	d901      	bls.n	8008df0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008dec:	2303      	movs	r3, #3
 8008dee:	e103      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008df0:	4b75      	ldr	r3, [pc, #468]	@ (8008fc8 <HAL_RCC_OscConfig+0x4c8>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d0f0      	beq.n	8008dde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d106      	bne.n	8008e12 <HAL_RCC_OscConfig+0x312>
 8008e04:	4b6f      	ldr	r3, [pc, #444]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e06:	6a1b      	ldr	r3, [r3, #32]
 8008e08:	4a6e      	ldr	r2, [pc, #440]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e0a:	f043 0301 	orr.w	r3, r3, #1
 8008e0e:	6213      	str	r3, [r2, #32]
 8008e10:	e02d      	b.n	8008e6e <HAL_RCC_OscConfig+0x36e>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d10c      	bne.n	8008e34 <HAL_RCC_OscConfig+0x334>
 8008e1a:	4b6a      	ldr	r3, [pc, #424]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e1c:	6a1b      	ldr	r3, [r3, #32]
 8008e1e:	4a69      	ldr	r2, [pc, #420]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e20:	f023 0301 	bic.w	r3, r3, #1
 8008e24:	6213      	str	r3, [r2, #32]
 8008e26:	4b67      	ldr	r3, [pc, #412]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	4a66      	ldr	r2, [pc, #408]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e2c:	f023 0304 	bic.w	r3, r3, #4
 8008e30:	6213      	str	r3, [r2, #32]
 8008e32:	e01c      	b.n	8008e6e <HAL_RCC_OscConfig+0x36e>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	2b05      	cmp	r3, #5
 8008e3a:	d10c      	bne.n	8008e56 <HAL_RCC_OscConfig+0x356>
 8008e3c:	4b61      	ldr	r3, [pc, #388]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e3e:	6a1b      	ldr	r3, [r3, #32]
 8008e40:	4a60      	ldr	r2, [pc, #384]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e42:	f043 0304 	orr.w	r3, r3, #4
 8008e46:	6213      	str	r3, [r2, #32]
 8008e48:	4b5e      	ldr	r3, [pc, #376]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
 8008e4c:	4a5d      	ldr	r2, [pc, #372]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e4e:	f043 0301 	orr.w	r3, r3, #1
 8008e52:	6213      	str	r3, [r2, #32]
 8008e54:	e00b      	b.n	8008e6e <HAL_RCC_OscConfig+0x36e>
 8008e56:	4b5b      	ldr	r3, [pc, #364]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e58:	6a1b      	ldr	r3, [r3, #32]
 8008e5a:	4a5a      	ldr	r2, [pc, #360]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e5c:	f023 0301 	bic.w	r3, r3, #1
 8008e60:	6213      	str	r3, [r2, #32]
 8008e62:	4b58      	ldr	r3, [pc, #352]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e64:	6a1b      	ldr	r3, [r3, #32]
 8008e66:	4a57      	ldr	r2, [pc, #348]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e68:	f023 0304 	bic.w	r3, r3, #4
 8008e6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d015      	beq.n	8008ea2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e76:	f7ff fb6b 	bl	8008550 <HAL_GetTick>
 8008e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e7c:	e00a      	b.n	8008e94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e7e:	f7ff fb67 	bl	8008550 <HAL_GetTick>
 8008e82:	4602      	mov	r2, r0
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d901      	bls.n	8008e94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008e90:	2303      	movs	r3, #3
 8008e92:	e0b1      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e94:	4b4b      	ldr	r3, [pc, #300]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008e96:	6a1b      	ldr	r3, [r3, #32]
 8008e98:	f003 0302 	and.w	r3, r3, #2
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d0ee      	beq.n	8008e7e <HAL_RCC_OscConfig+0x37e>
 8008ea0:	e014      	b.n	8008ecc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008ea2:	f7ff fb55 	bl	8008550 <HAL_GetTick>
 8008ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008ea8:	e00a      	b.n	8008ec0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008eaa:	f7ff fb51 	bl	8008550 <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d901      	bls.n	8008ec0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	e09b      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008ec0:	4b40      	ldr	r3, [pc, #256]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008ec2:	6a1b      	ldr	r3, [r3, #32]
 8008ec4:	f003 0302 	and.w	r3, r3, #2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d1ee      	bne.n	8008eaa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008ecc:	7dfb      	ldrb	r3, [r7, #23]
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d105      	bne.n	8008ede <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008ed2:	4b3c      	ldr	r3, [pc, #240]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008ed4:	69db      	ldr	r3, [r3, #28]
 8008ed6:	4a3b      	ldr	r2, [pc, #236]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008ed8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008edc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f000 8087 	beq.w	8008ff6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008ee8:	4b36      	ldr	r3, [pc, #216]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	f003 030c 	and.w	r3, r3, #12
 8008ef0:	2b08      	cmp	r3, #8
 8008ef2:	d061      	beq.n	8008fb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	69db      	ldr	r3, [r3, #28]
 8008ef8:	2b02      	cmp	r3, #2
 8008efa:	d146      	bne.n	8008f8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008efc:	4b33      	ldr	r3, [pc, #204]	@ (8008fcc <HAL_RCC_OscConfig+0x4cc>)
 8008efe:	2200      	movs	r2, #0
 8008f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f02:	f7ff fb25 	bl	8008550 <HAL_GetTick>
 8008f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008f08:	e008      	b.n	8008f1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f0a:	f7ff fb21 	bl	8008550 <HAL_GetTick>
 8008f0e:	4602      	mov	r2, r0
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	1ad3      	subs	r3, r2, r3
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d901      	bls.n	8008f1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008f18:	2303      	movs	r3, #3
 8008f1a:	e06d      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008f1c:	4b29      	ldr	r3, [pc, #164]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d1f0      	bne.n	8008f0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a1b      	ldr	r3, [r3, #32]
 8008f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f30:	d108      	bne.n	8008f44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008f32:	4b24      	ldr	r3, [pc, #144]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	4921      	ldr	r1, [pc, #132]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008f40:	4313      	orrs	r3, r2
 8008f42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008f44:	4b1f      	ldr	r3, [pc, #124]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6a19      	ldr	r1, [r3, #32]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f54:	430b      	orrs	r3, r1
 8008f56:	491b      	ldr	r1, [pc, #108]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8008fcc <HAL_RCC_OscConfig+0x4cc>)
 8008f5e:	2201      	movs	r2, #1
 8008f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f62:	f7ff faf5 	bl	8008550 <HAL_GetTick>
 8008f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008f68:	e008      	b.n	8008f7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f6a:	f7ff faf1 	bl	8008550 <HAL_GetTick>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	1ad3      	subs	r3, r2, r3
 8008f74:	2b02      	cmp	r3, #2
 8008f76:	d901      	bls.n	8008f7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e03d      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008f7c:	4b11      	ldr	r3, [pc, #68]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d0f0      	beq.n	8008f6a <HAL_RCC_OscConfig+0x46a>
 8008f88:	e035      	b.n	8008ff6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f8a:	4b10      	ldr	r3, [pc, #64]	@ (8008fcc <HAL_RCC_OscConfig+0x4cc>)
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f90:	f7ff fade 	bl	8008550 <HAL_GetTick>
 8008f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008f96:	e008      	b.n	8008faa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f98:	f7ff fada 	bl	8008550 <HAL_GetTick>
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	1ad3      	subs	r3, r2, r3
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d901      	bls.n	8008faa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008fa6:	2303      	movs	r3, #3
 8008fa8:	e026      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008faa:	4b06      	ldr	r3, [pc, #24]	@ (8008fc4 <HAL_RCC_OscConfig+0x4c4>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d1f0      	bne.n	8008f98 <HAL_RCC_OscConfig+0x498>
 8008fb6:	e01e      	b.n	8008ff6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	69db      	ldr	r3, [r3, #28]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d107      	bne.n	8008fd0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e019      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
 8008fc4:	40021000 	.word	0x40021000
 8008fc8:	40007000 	.word	0x40007000
 8008fcc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8009000 <HAL_RCC_OscConfig+0x500>)
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6a1b      	ldr	r3, [r3, #32]
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d106      	bne.n	8008ff2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d001      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e000      	b.n	8008ff8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8008ff6:	2300      	movs	r3, #0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3718      	adds	r7, #24
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}
 8009000:	40021000 	.word	0x40021000

08009004 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
 800900c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d101      	bne.n	8009018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009014:	2301      	movs	r3, #1
 8009016:	e0d0      	b.n	80091ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009018:	4b6a      	ldr	r3, [pc, #424]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 0307 	and.w	r3, r3, #7
 8009020:	683a      	ldr	r2, [r7, #0]
 8009022:	429a      	cmp	r2, r3
 8009024:	d910      	bls.n	8009048 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009026:	4b67      	ldr	r3, [pc, #412]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f023 0207 	bic.w	r2, r3, #7
 800902e:	4965      	ldr	r1, [pc, #404]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	4313      	orrs	r3, r2
 8009034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009036:	4b63      	ldr	r3, [pc, #396]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f003 0307 	and.w	r3, r3, #7
 800903e:	683a      	ldr	r2, [r7, #0]
 8009040:	429a      	cmp	r2, r3
 8009042:	d001      	beq.n	8009048 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	e0b8      	b.n	80091ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f003 0302 	and.w	r3, r3, #2
 8009050:	2b00      	cmp	r3, #0
 8009052:	d020      	beq.n	8009096 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f003 0304 	and.w	r3, r3, #4
 800905c:	2b00      	cmp	r3, #0
 800905e:	d005      	beq.n	800906c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009060:	4b59      	ldr	r3, [pc, #356]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009062:	685b      	ldr	r3, [r3, #4]
 8009064:	4a58      	ldr	r2, [pc, #352]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009066:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800906a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f003 0308 	and.w	r3, r3, #8
 8009074:	2b00      	cmp	r3, #0
 8009076:	d005      	beq.n	8009084 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009078:	4b53      	ldr	r3, [pc, #332]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	4a52      	ldr	r2, [pc, #328]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 800907e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8009082:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009084:	4b50      	ldr	r3, [pc, #320]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	494d      	ldr	r1, [pc, #308]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009092:	4313      	orrs	r3, r2
 8009094:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f003 0301 	and.w	r3, r3, #1
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d040      	beq.n	8009124 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d107      	bne.n	80090ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090aa:	4b47      	ldr	r3, [pc, #284]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d115      	bne.n	80090e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e07f      	b.n	80091ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	2b02      	cmp	r3, #2
 80090c0:	d107      	bne.n	80090d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80090c2:	4b41      	ldr	r3, [pc, #260]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d109      	bne.n	80090e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
 80090d0:	e073      	b.n	80091ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090d2:	4b3d      	ldr	r3, [pc, #244]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f003 0302 	and.w	r3, r3, #2
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d101      	bne.n	80090e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	e06b      	b.n	80091ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80090e2:	4b39      	ldr	r3, [pc, #228]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 80090e4:	685b      	ldr	r3, [r3, #4]
 80090e6:	f023 0203 	bic.w	r2, r3, #3
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	4936      	ldr	r1, [pc, #216]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 80090f0:	4313      	orrs	r3, r2
 80090f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80090f4:	f7ff fa2c 	bl	8008550 <HAL_GetTick>
 80090f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090fa:	e00a      	b.n	8009112 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80090fc:	f7ff fa28 	bl	8008550 <HAL_GetTick>
 8009100:	4602      	mov	r2, r0
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800910a:	4293      	cmp	r3, r2
 800910c:	d901      	bls.n	8009112 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800910e:	2303      	movs	r3, #3
 8009110:	e053      	b.n	80091ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009112:	4b2d      	ldr	r3, [pc, #180]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	f003 020c 	and.w	r2, r3, #12
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	429a      	cmp	r2, r3
 8009122:	d1eb      	bne.n	80090fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009124:	4b27      	ldr	r3, [pc, #156]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f003 0307 	and.w	r3, r3, #7
 800912c:	683a      	ldr	r2, [r7, #0]
 800912e:	429a      	cmp	r2, r3
 8009130:	d210      	bcs.n	8009154 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009132:	4b24      	ldr	r3, [pc, #144]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f023 0207 	bic.w	r2, r3, #7
 800913a:	4922      	ldr	r1, [pc, #136]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	4313      	orrs	r3, r2
 8009140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009142:	4b20      	ldr	r3, [pc, #128]	@ (80091c4 <HAL_RCC_ClockConfig+0x1c0>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f003 0307 	and.w	r3, r3, #7
 800914a:	683a      	ldr	r2, [r7, #0]
 800914c:	429a      	cmp	r2, r3
 800914e:	d001      	beq.n	8009154 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	e032      	b.n	80091ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 0304 	and.w	r3, r3, #4
 800915c:	2b00      	cmp	r3, #0
 800915e:	d008      	beq.n	8009172 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009160:	4b19      	ldr	r3, [pc, #100]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	4916      	ldr	r1, [pc, #88]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 800916e:	4313      	orrs	r3, r2
 8009170:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f003 0308 	and.w	r3, r3, #8
 800917a:	2b00      	cmp	r3, #0
 800917c:	d009      	beq.n	8009192 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800917e:	4b12      	ldr	r3, [pc, #72]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	00db      	lsls	r3, r3, #3
 800918c:	490e      	ldr	r1, [pc, #56]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 800918e:	4313      	orrs	r3, r2
 8009190:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009192:	f000 f821 	bl	80091d8 <HAL_RCC_GetSysClockFreq>
 8009196:	4602      	mov	r2, r0
 8009198:	4b0b      	ldr	r3, [pc, #44]	@ (80091c8 <HAL_RCC_ClockConfig+0x1c4>)
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	091b      	lsrs	r3, r3, #4
 800919e:	f003 030f 	and.w	r3, r3, #15
 80091a2:	490a      	ldr	r1, [pc, #40]	@ (80091cc <HAL_RCC_ClockConfig+0x1c8>)
 80091a4:	5ccb      	ldrb	r3, [r1, r3]
 80091a6:	fa22 f303 	lsr.w	r3, r2, r3
 80091aa:	4a09      	ldr	r2, [pc, #36]	@ (80091d0 <HAL_RCC_ClockConfig+0x1cc>)
 80091ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80091ae:	4b09      	ldr	r3, [pc, #36]	@ (80091d4 <HAL_RCC_ClockConfig+0x1d0>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7ff f98a 	bl	80084cc <HAL_InitTick>

  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	40022000 	.word	0x40022000
 80091c8:	40021000 	.word	0x40021000
 80091cc:	08009330 	.word	0x08009330
 80091d0:	20000000 	.word	0x20000000
 80091d4:	20000004 	.word	0x20000004

080091d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80091d8:	b480      	push	{r7}
 80091da:	b087      	sub	sp, #28
 80091dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80091de:	2300      	movs	r3, #0
 80091e0:	60fb      	str	r3, [r7, #12]
 80091e2:	2300      	movs	r3, #0
 80091e4:	60bb      	str	r3, [r7, #8]
 80091e6:	2300      	movs	r3, #0
 80091e8:	617b      	str	r3, [r7, #20]
 80091ea:	2300      	movs	r3, #0
 80091ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80091ee:	2300      	movs	r3, #0
 80091f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80091f2:	4b1e      	ldr	r3, [pc, #120]	@ (800926c <HAL_RCC_GetSysClockFreq+0x94>)
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f003 030c 	and.w	r3, r3, #12
 80091fe:	2b04      	cmp	r3, #4
 8009200:	d002      	beq.n	8009208 <HAL_RCC_GetSysClockFreq+0x30>
 8009202:	2b08      	cmp	r3, #8
 8009204:	d003      	beq.n	800920e <HAL_RCC_GetSysClockFreq+0x36>
 8009206:	e027      	b.n	8009258 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009208:	4b19      	ldr	r3, [pc, #100]	@ (8009270 <HAL_RCC_GetSysClockFreq+0x98>)
 800920a:	613b      	str	r3, [r7, #16]
      break;
 800920c:	e027      	b.n	800925e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	0c9b      	lsrs	r3, r3, #18
 8009212:	f003 030f 	and.w	r3, r3, #15
 8009216:	4a17      	ldr	r2, [pc, #92]	@ (8009274 <HAL_RCC_GetSysClockFreq+0x9c>)
 8009218:	5cd3      	ldrb	r3, [r2, r3]
 800921a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009222:	2b00      	cmp	r3, #0
 8009224:	d010      	beq.n	8009248 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009226:	4b11      	ldr	r3, [pc, #68]	@ (800926c <HAL_RCC_GetSysClockFreq+0x94>)
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	0c5b      	lsrs	r3, r3, #17
 800922c:	f003 0301 	and.w	r3, r3, #1
 8009230:	4a11      	ldr	r2, [pc, #68]	@ (8009278 <HAL_RCC_GetSysClockFreq+0xa0>)
 8009232:	5cd3      	ldrb	r3, [r2, r3]
 8009234:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a0d      	ldr	r2, [pc, #52]	@ (8009270 <HAL_RCC_GetSysClockFreq+0x98>)
 800923a:	fb03 f202 	mul.w	r2, r3, r2
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	fbb2 f3f3 	udiv	r3, r2, r3
 8009244:	617b      	str	r3, [r7, #20]
 8009246:	e004      	b.n	8009252 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4a0c      	ldr	r2, [pc, #48]	@ (800927c <HAL_RCC_GetSysClockFreq+0xa4>)
 800924c:	fb02 f303 	mul.w	r3, r2, r3
 8009250:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	613b      	str	r3, [r7, #16]
      break;
 8009256:	e002      	b.n	800925e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8009258:	4b09      	ldr	r3, [pc, #36]	@ (8009280 <HAL_RCC_GetSysClockFreq+0xa8>)
 800925a:	613b      	str	r3, [r7, #16]
      break;
 800925c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800925e:	693b      	ldr	r3, [r7, #16]
}
 8009260:	4618      	mov	r0, r3
 8009262:	371c      	adds	r7, #28
 8009264:	46bd      	mov	sp, r7
 8009266:	bc80      	pop	{r7}
 8009268:	4770      	bx	lr
 800926a:	bf00      	nop
 800926c:	40021000 	.word	0x40021000
 8009270:	00f42400 	.word	0x00f42400
 8009274:	08009340 	.word	0x08009340
 8009278:	08009350 	.word	0x08009350
 800927c:	003d0900 	.word	0x003d0900
 8009280:	007a1200 	.word	0x007a1200

08009284 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8009284:	b480      	push	{r7}
 8009286:	b085      	sub	sp, #20
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800928c:	4b0a      	ldr	r3, [pc, #40]	@ (80092b8 <RCC_Delay+0x34>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a0a      	ldr	r2, [pc, #40]	@ (80092bc <RCC_Delay+0x38>)
 8009292:	fba2 2303 	umull	r2, r3, r2, r3
 8009296:	0a5b      	lsrs	r3, r3, #9
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	fb02 f303 	mul.w	r3, r2, r3
 800929e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80092a0:	bf00      	nop
  }
  while (Delay --);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	1e5a      	subs	r2, r3, #1
 80092a6:	60fa      	str	r2, [r7, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1f9      	bne.n	80092a0 <RCC_Delay+0x1c>
}
 80092ac:	bf00      	nop
 80092ae:	bf00      	nop
 80092b0:	3714      	adds	r7, #20
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bc80      	pop	{r7}
 80092b6:	4770      	bx	lr
 80092b8:	20000000 	.word	0x20000000
 80092bc:	10624dd3 	.word	0x10624dd3

080092c0 <memset>:
 80092c0:	4603      	mov	r3, r0
 80092c2:	4402      	add	r2, r0
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d100      	bne.n	80092ca <memset+0xa>
 80092c8:	4770      	bx	lr
 80092ca:	f803 1b01 	strb.w	r1, [r3], #1
 80092ce:	e7f9      	b.n	80092c4 <memset+0x4>

080092d0 <__libc_init_array>:
 80092d0:	b570      	push	{r4, r5, r6, lr}
 80092d2:	2600      	movs	r6, #0
 80092d4:	4d0c      	ldr	r5, [pc, #48]	@ (8009308 <__libc_init_array+0x38>)
 80092d6:	4c0d      	ldr	r4, [pc, #52]	@ (800930c <__libc_init_array+0x3c>)
 80092d8:	1b64      	subs	r4, r4, r5
 80092da:	10a4      	asrs	r4, r4, #2
 80092dc:	42a6      	cmp	r6, r4
 80092de:	d109      	bne.n	80092f4 <__libc_init_array+0x24>
 80092e0:	f000 f81a 	bl	8009318 <_init>
 80092e4:	2600      	movs	r6, #0
 80092e6:	4d0a      	ldr	r5, [pc, #40]	@ (8009310 <__libc_init_array+0x40>)
 80092e8:	4c0a      	ldr	r4, [pc, #40]	@ (8009314 <__libc_init_array+0x44>)
 80092ea:	1b64      	subs	r4, r4, r5
 80092ec:	10a4      	asrs	r4, r4, #2
 80092ee:	42a6      	cmp	r6, r4
 80092f0:	d105      	bne.n	80092fe <__libc_init_array+0x2e>
 80092f2:	bd70      	pop	{r4, r5, r6, pc}
 80092f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80092f8:	4798      	blx	r3
 80092fa:	3601      	adds	r6, #1
 80092fc:	e7ee      	b.n	80092dc <__libc_init_array+0xc>
 80092fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009302:	4798      	blx	r3
 8009304:	3601      	adds	r6, #1
 8009306:	e7f2      	b.n	80092ee <__libc_init_array+0x1e>
 8009308:	08009354 	.word	0x08009354
 800930c:	08009354 	.word	0x08009354
 8009310:	08009354 	.word	0x08009354
 8009314:	08009358 	.word	0x08009358

08009318 <_init>:
 8009318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931a:	bf00      	nop
 800931c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800931e:	bc08      	pop	{r3}
 8009320:	469e      	mov	lr, r3
 8009322:	4770      	bx	lr

08009324 <_fini>:
 8009324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009326:	bf00      	nop
 8009328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800932a:	bc08      	pop	{r3}
 800932c:	469e      	mov	lr, r3
 800932e:	4770      	bx	lr
