# TCL File Generated by Component Editor 18.0
# Thu Aug 18 08:30:47 BRT 2022
# DO NOT MODIFY


# 
# avalon_to_wishbone "Avalon Memory Mapped to Wishbone Interface" v1.1
# joserodrigues.oliveiraneto@ufpe.br 2022.08.18.08:30:47
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module avalon_to_wishbone
# 
set_module_property DESCRIPTION ""
set_module_property NAME avalon_to_wishbone
set_module_property VERSION 1.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP CESArq
set_module_property AUTHOR joserodrigues.oliveiraneto@ufpe.br
set_module_property DISPLAY_NAME "Avalon Memory Mapped to Wishbone Interface"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_to_wishone_bridge
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_to_wishbone_bridge.v VERILOG PATH verilog_files/RAM/avalon_to_wishbone_bridge.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter BUS_WIDTH INTEGER 5
set_parameter_property BUS_WIDTH DEFAULT_VALUE 5
set_parameter_property BUS_WIDTH DISPLAY_NAME BUS_WIDTH
set_parameter_property BUS_WIDTH TYPE INTEGER
set_parameter_property BUS_WIDTH UNITS None
set_parameter_property BUS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BUS_WIDTH HDL_PARAMETER true
add_parameter DATA_WIDTH INTEGER 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter BE_WIDTH INTEGER 4
set_parameter_property BE_WIDTH DEFAULT_VALUE 4
set_parameter_property BE_WIDTH DISPLAY_NAME BE_WIDTH
set_parameter_property BE_WIDTH TYPE INTEGER
set_parameter_property BE_WIDTH UNITS None
set_parameter_property BE_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property BE_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avmm
# 
add_interface avmm avalon end
set_interface_property avmm addressUnits WORDS
set_interface_property avmm associatedClock clock
set_interface_property avmm associatedReset reset
set_interface_property avmm bitsPerSymbol 8
set_interface_property avmm burstOnBurstBoundariesOnly false
set_interface_property avmm burstcountUnits WORDS
set_interface_property avmm explicitAddressSpan 0
set_interface_property avmm holdTime 0
set_interface_property avmm linewrapBursts false
set_interface_property avmm maximumPendingReadTransactions 0
set_interface_property avmm maximumPendingWriteTransactions 0
set_interface_property avmm readLatency 0
set_interface_property avmm readWaitTime 1
set_interface_property avmm setupTime 0
set_interface_property avmm timingUnits Cycles
set_interface_property avmm writeWaitTime 0
set_interface_property avmm ENABLED true
set_interface_property avmm EXPORT_OF ""
set_interface_property avmm PORT_NAME_MAP ""
set_interface_property avmm CMSIS_SVD_VARIABLES ""
set_interface_property avmm SVD_ADDRESS_GROUP ""

add_interface_port avmm avmm_chipselect chipselect Input 1
add_interface_port avmm avmm_address address Input BUS_WIDTH
add_interface_port avmm avmm_read read Input 1
add_interface_port avmm avmm_readdata readdata Output DATA_WIDTH
add_interface_port avmm avmm_write write Input 1
add_interface_port avmm avmm_writedata writedata Input DATA_WIDTH
add_interface_port avmm avmm_byteenable byteenable Input BE_WIDTH
add_interface_port avmm avmm_begintransfer begintransfer Input 1
add_interface_port avmm avmm_waitrequest waitrequest Output 1
set_interface_assignment avmm embeddedsw.configuration.isFlash 0
set_interface_assignment avmm embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avmm embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avmm embeddedsw.configuration.isPrintableDevice 0


# 
# connection point wishbone
# 
add_interface wishbone conduit end
set_interface_property wishbone associatedClock clock
set_interface_property wishbone associatedReset reset
set_interface_property wishbone ENABLED true
set_interface_property wishbone EXPORT_OF ""
set_interface_property wishbone PORT_NAME_MAP ""
set_interface_property wishbone CMSIS_SVD_VARIABLES ""
set_interface_property wishbone SVD_ADDRESS_GROUP ""

add_interface_port wishbone adr_o adr_o Output BUS_WIDTH
add_interface_port wishbone data_i data_i Input DATA_WIDTH
add_interface_port wishbone data_o data_o Output DATA_WIDTH
add_interface_port wishbone we_o we_o Output 1
add_interface_port wishbone sel_o sel_o Output BE_WIDTH
add_interface_port wishbone stb_o stb_o Output 1
add_interface_port wishbone ack_i ack_i Input 1
add_interface_port wishbone cyc_o cyc_o Output 1
add_interface_port wishbone tagn_o tagn_o Output 1
add_interface_port wishbone tagn_i tagn_i Input 1

