Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: test1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test1"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : test1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" in Library work.
Entity <string_printer_2> compiled.
Entity <string_printer_2> (Architecture <rtl>) compiled.
Compiling vhdl file "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" in Library work.
Entity <test1> compiled.
Entity <test1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <String_printer_2> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test1> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" line 124: Instantiating black box module <VGAtxt48x20>.
WARNING:Xst:2211 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" line 152: Instantiating black box module <PS2_Kbd>.
WARNING:Xst:753 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf" line 168: Unconnected output port 'Busy' of component 'String_printer_2'.
Entity <test1> analyzed. Unit <test1> generated.

Analyzing Entity <String_printer_2> in library <work> (Architecture <rtl>).
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 213: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <romStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 223: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <keyboardStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 224: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <keyboardStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 231: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <keyboardStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 268: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <finishedStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:1610 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 271: Width mismatch. <scoreStr> has a width of 32 bits but assigned expression is 40-bit wide.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 291: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <scoreStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 186: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>, <F0>, <finishedStr>, <scoreStr>
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 308: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <keyboardStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 308: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <scoreStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 308: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <finishedStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd" line 308: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <romStr> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <scoreStr<2>> in unit <String_printer_2> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <scoreStr<3>> in unit <String_printer_2> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
Entity <String_printer_2> analyzed. Unit <String_printer_2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <String_printer_2>.
    Related source file is "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/String_printer_2.vhd".
WARNING:Xst:1305 - Output <Busy> is never assigned. Tied to value 0.
WARNING:Xst:1781 - Signal <romStr> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <regDI> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <keyboardStr> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <finishedStr> is used but never assigned. Tied to default value.
INFO:Xst:1799 - State sready is never reached in FSM <State>.
INFO:Xst:1799 - State freset is never reached in FSM <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 30                                             |
    | Inputs             | 9                                              |
    | Outputs            | 17                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <scoreStr_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <scoreStr_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 97x8-bit ROM for signal <DO$varindex0003> created at line 308.
    Found 21x8-bit ROM for signal <DO$varindex0002> created at line 308.
    Found 49x8-bit ROM for signal <DO$varindex0000> created at line 308.
    Found 32x8-bit ROM for signal <scoreStr$mux0001>.
    Found 8-bit up counter for signal <cntIdx>.
    Found 8-bit up counter for signal <cntIdxFinished>.
    Found 8-bit up counter for signal <cntIdxKeyboard>.
    Found 8-bit up counter for signal <cntIdxScore>.
    Found 8-bit 4-to-1 multiplexer for signal <DO$varindex0001> created at line 308.
    Found 32-bit up counter for signal <mistakeCount>.
    Found 8-bit comparator equal for signal <State$cmp_eq0001> created at line 223.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred   5 Counter(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <String_printer_2> synthesized.


Synthesizing Unit <test1>.
    Related source file is "E:/repo/Typingtutor-S3E/project/Projekt_ucisw2_mkjb/Projekt_Ucisw2_MKJB/test1.vhf".
Unit <test1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 21x8-bit ROM                                          : 1
 32x8-bit ROM                                          : 1
 49x8-bit ROM                                          : 1
 97x8-bit ROM                                          : 1
# Counters                                             : 5
 32-bit up counter                                     : 1
 8-bit up counter                                      : 4
# Latches                                              : 2
 8-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_23/State/FSM> on signal <State[1:18]> with one-hot encoding.
---------------------------------------
 State           | Encoding
---------------------------------------
 sreset          | 000000000000000001
 sbusywait       | 000000000000000010
 swe             | 000000000000000100
 sloop           | 000000000000001000
 sready          | unreached
 keyboardwait    | 000000000000010000
 skeyboardwe     | 000000000100000000
 keyboardbusy    | 000000001000000000
 keyboardready   | 000000000001000000
 keyboardmistake | 000000000010000000
 fbusywait       | 000000000000100000
 fwe             | 000001000000000000
 freset          | unreached
 fready          | 000000010000000000
 floop           | 000000100000000000
 scorebusywait   | 000100000000000000
 scorewe         | 010000000000000000
 scoreready      | 000010000000000000
 scoreloop       | 001000000000000000
 tutorfinished   | 100000000000000000
---------------------------------------
Reading core <VGAtxt48x20.ngc>.
Reading core <PS2_Kbd.ngc>.
Loading core <VGAtxt48x20> for timing and area information for instance <XLXI_9>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_17>.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 4
 21x8-bit ROM                                          : 1
 32x8-bit ROM                                          : 1
 49x8-bit ROM                                          : 1
 97x8-bit ROM                                          : 1
# Counters                                             : 5
 32-bit up counter                                     : 1
 8-bit up counter                                      : 4
# Latches                                              : 2
 8-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <cntIdxKeyboard_6> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxKeyboard_7> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxFinished_5> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxFinished_6> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxFinished_7> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxScore_2> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxScore_3> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxScore_4> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxScore_5> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxScore_6> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdxScore_7> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:2677 - Node <cntIdx_7> of sequential type is unconnected in block <String_printer_2>.
WARNING:Xst:1710 - FF/Latch <scoreStr_1_6> (without init value) has a constant value of 0 in block <String_printer_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <scoreStr_1_7> (without init value) has a constant value of 0 in block <String_printer_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <scoreStr_0_7> (without init value) has a constant value of 0 in block <String_printer_2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <scoreStr_1_4> in Unit <String_printer_2> is equivalent to the following FF/Latch, which will be removed : <scoreStr_1_5> 
INFO:Xst:2261 - The FF/Latch <scoreStr_0_4> in Unit <String_printer_2> is equivalent to the following FF/Latch, which will be removed : <scoreStr_0_5> 

Optimizing unit <test1> ...

Optimizing unit <String_printer_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test1, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test1.ngr
Top Level Output File Name         : test1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 842
#      AND2                        : 1
#      AND3                        : 4
#      AND3B1                      : 4
#      AND3B2                      : 1
#      BUF                         : 3
#      GND                         : 3
#      INV                         : 18
#      LUT1                        : 97
#      LUT2                        : 54
#      LUT2_D                      : 2
#      LUT2_L                      : 8
#      LUT3                        : 62
#      LUT3_D                      : 4
#      LUT3_L                      : 3
#      LUT4                        : 237
#      LUT4_D                      : 11
#      LUT4_L                      : 26
#      MUXCY                       : 114
#      MUXF5                       : 56
#      MUXF5_L                     : 2
#      MUXF6                       : 12
#      OR2                         : 5
#      VCC                         : 3
#      XOR2                        : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 216
#      FD                          : 46
#      FDE                         : 61
#      FDR                         : 27
#      FDRE                        : 64
#      FDRS                        : 5
#      FDS                         : 1
#      FDSE                        : 1
#      LDE                         : 11
# RAMS                             : 2
#      RAMB16_S9                   : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 3
#      SRL16                       : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 6
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      294  out of   4656     6%  
 Number of Slice Flip Flops:            216  out of   9312     2%  
 Number of 4 input LUTs:                525  out of   9312     5%  
    Number used as logic:               522
    Number used as Shift registers:       3
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
Clk_50MHz                          | BUFGP                     | 210   |
XLXI_23/State_FSM_FFd7             | NONE(XLXI_23/scoreStr_0_6)| 11    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.178ns (Maximum Frequency: 98.251MHz)
   Minimum input arrival time before clock: 5.357ns
   Maximum output required time after clock: 5.518ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 10.178ns (frequency: 98.251MHz)
  Total number of paths / destination ports: 7770 / 460
-------------------------------------------------------------------------
Delay:               10.178ns (Levels of Logic = 8)
  Source:            XLXI_23/cntIdxKeyboard_3 (FF)
  Destination:       XLXI_23/State_FSM_FFd12 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_23/cntIdxKeyboard_3 to XLXI_23/State_FSM_FFd12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.591   1.226  XLXI_23/cntIdxKeyboard_3 (XLXI_23/cntIdxKeyboard_3)
     LUT4:I0->O            1   0.704   0.000  XLXI_23/Mrom_DO_varindex000033 (XLXI_23/Mrom_DO_varindex000032)
     MUXF5:I0->O           1   0.321   0.000  XLXI_23/Mrom_DO_varindex00003_f5_0 (XLXI_23/Mrom_DO_varindex00003_f51)
     MUXF6:I0->O          13   0.521   1.158  XLXI_23/Mrom_DO_varindex00003_f6 (XLXI_23/Mrom_DO_varindex00003_f6)
     LUT4:I0->O            1   0.704   0.424  XLXI_23/_mux0000<3>224 (XLXI_23/_mux0000<3>224)
     LUT4:I3->O            1   0.704   0.455  XLXI_23/_mux0000<3>288_SW0 (N69)
     LUT4:I2->O            2   0.704   0.526  XLXI_23/State_cmp_eq00018155 (XLXI_23/State_cmp_eq00018155)
     LUT4:I1->O            1   0.704   0.424  XLXI_23/State_cmp_eq00018170_SW0 (N91)
     LUT4:I3->O            1   0.704   0.000  XLXI_23/State_FSM_FFd12-In (XLXI_23/State_FSM_FFd12-In)
     FDR:D                     0.308          XLXI_23/State_FSM_FFd12
    ----------------------------------------
    Total                     10.178ns (5.965ns logic, 4.213ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 34 / 33
-------------------------------------------------------------------------
Offset:              5.357ns (Levels of Logic = 5)
  Source:            SW_1 (PAD)
  Destination:       XLXI_9/I_CursorCnt/State_0 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: SW_1 to XLXI_9/I_CursorCnt/State_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  SW_1_IBUF (SW_1_IBUF)
     begin scope: 'XLXI_9'
     LUT4:I0->O            1   0.704   0.424  I_CursorCnt/NextState_0_mux000031_SW0 (N56)
     LUT4:I3->O            6   0.704   0.673  I_CursorCnt/NextState_0_mux000031 (I_CursorCnt/ScrollStart)
     LUT4:I3->O            1   0.704   0.000  I_CursorCnt/NextState_0_mux00001 (I_CursorCnt/NextState)
     FDR:D                     0.308          I_CursorCnt/State_0
    ----------------------------------------
    Total                      5.357ns (3.638ns logic, 1.719ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.518ns (Levels of Logic = 3)
  Source:            XLXI_9/XLXI_115/XLXI_155/PixOut (FF)
  Destination:       VGA_B (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_9/XLXI_115/XLXI_155/PixOut to VGA_B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.531  XLXI_115/XLXI_155/PixOut (VGA_RGB)
     end scope: 'XLXI_9'
     BUF:I->O              1   0.704   0.420  XLXI_14 (VGA_G_OBUF)
     OBUF:I->O                 3.272          VGA_G_OBUF (VGA_G)
    ----------------------------------------
    Total                      5.518ns (4.567ns logic, 0.951ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.10 secs
 
--> 

Total memory usage is 4532056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :   17 (   0 filtered)

