// Seed: 1364354905
module module_0 (
    output tri1 id_0
    , id_14,
    output supply0 id_1,
    input wire id_2,
    output wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wor id_11,
    output supply0 id_12
);
  wire [1 : 1 'b0] id_15;
  logic id_16;
endmodule
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  wor   id_7
);
  logic module_1;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_2,
      id_3,
      id_4,
      id_6,
      id_5,
      id_3,
      id_3,
      id_0,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
