{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 21:53:27 2018 " "Info: Processing started: Thu Jan 04 21:53:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAIN -c MAIN --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM2-fcn " "Info: Found design unit 1: RAM2-fcn" {  } { { "RAM2.vhd" "" { Text "D:/EX_CPU/MAIN/RAM2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Info: Found entity 1: RAM2" {  } { { "RAM2.vhd" "" { Text "D:/EX_CPU/MAIN/RAM2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-fcn " "Info: Found design unit 1: ALU-fcn" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jcqz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jcqz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jcqz-fcn " "Info: Found design unit 1: jcqz-fcn" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jcqz " "Info: Found entity 1: jcqz" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux31-fcn " "Info: Found design unit 1: mux31-fcn" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Info: Found entity 1: mux31" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-fcn " "Info: Found design unit 1: RAM-fcn" {  } { { "RAM.vhd" "" { Text "D:/EX_CPU/MAIN/RAM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/EX_CPU/MAIN/RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shiftlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftlogic-fcn " "Info: Found design unit 1: shiftlogic-fcn" {  } { { "shiftlogic.vhd" "" { Text "D:/EX_CPU/MAIN/shiftlogic.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shiftlogic " "Info: Found entity 1: shiftlogic" {  } { { "shiftlogic.vhd" "" { Text "D:/EX_CPU/MAIN/shiftlogic.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-fcn " "Info: Found design unit 1: SM-fcn" {  } { { "SM.vhd" "" { Text "D:/EX_CPU/MAIN/SM.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "SM.vhd" "" { Text "D:/EX_CPU/MAIN/SM.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zljcq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zljcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljcq-fcn " "Info: Found design unit 1: zljcq-fcn" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljcq " "Info: Found entity 1: zljcq" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zljsq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zljsq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljsq-fcn " "Info: Found design unit 1: zljsq-fcn" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/MAIN/zljsq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljsq " "Info: Found entity 1: zljsq" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/MAIN/zljsq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zlymq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zlymq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zlymq-fcn " "Info: Found design unit 1: zlymq-fcn" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zlymq " "Info: Found entity 1: zlymq" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAIN.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAIN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Info: Found entity 1: MAIN" {  } { { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN " "Info: Elaborating entity \"MAIN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zlymq zlymq:inst8 " "Info: Elaborating entity \"zlymq\" for hierarchy \"zlymq:inst8\"" {  } { { "MAIN.bdf" "inst8" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 232 600 888 384 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INPC zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"INPC\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LDPC zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"LDPC\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NWE zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"NWE\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FB zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FB\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NCS zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"NCS\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"DL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"XL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FR\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR zlymq.vhd(18) " "Info (10041): Inferred latch for \"FR\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FL zlymq.vhd(18) " "Info (10041): Inferred latch for \"FL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XL zlymq.vhd(18) " "Info (10041): Inferred latch for \"XL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DL zlymq.vhd(18) " "Info (10041): Inferred latch for \"DL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NCS zlymq.vhd(18) " "Info (10041): Inferred latch for \"NCS\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FB zlymq.vhd(18) " "Info (10041): Inferred latch for \"FB\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M zlymq.vhd(18) " "Info (10041): Inferred latch for \"M\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NWE zlymq.vhd(18) " "Info (10041): Inferred latch for \"NWE\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDPC zlymq.vhd(18) " "Info (10041): Inferred latch for \"LDPC\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INPC zlymq.vhd(18) " "Info (10041): Inferred latch for \"INPC\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] zlymq.vhd(18) " "Info (10041): Inferred latch for \"MADD\[0\]\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] zlymq.vhd(18) " "Info (10041): Inferred latch for \"MADD\[1\]\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst5 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst5\"" {  } { { "MAIN.bdf" "inst5" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { -64 304 416 32 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "MAIN.bdf" "inst" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 544 1000 1136 672 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bbus ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"bbus\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(14) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(14): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(14) " "Info (10041): Inferred latch for \"Z\" at ALU.vhd(14)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(14) " "Info (10041): Inferred latch for \"C\" at ALU.vhd(14)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[0\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[1\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[2\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[3\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[4\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[5\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[6\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] ALU.vhd(19) " "Info (10041): Inferred latch for \"sum\[7\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jcqz jcqz:inst1 " "Info: Elaborating entity \"jcqz\" for hierarchy \"jcqz:inst1\"" {  } { { "MAIN.bdf" "inst1" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 576 824 968 736 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(17) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(17): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(19) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(19): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(21) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(21): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJCQ jcqz.vhd(24) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(24): signal \"AJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BJCQ jcqz.vhd(26) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(26): signal \"BJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CJCQ jcqz.vhd(28) " "Warning (10492): VHDL Process Statement warning at jcqz.vhd(28): signal \"CJCQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B jcqz.vhd(14) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(14): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A jcqz.vhd(14) " "Warning (10631): VHDL Process Statement warning at jcqz.vhd(14): inferring latch(es) for signal or variable \"A\", which holds its previous value in one or more paths through the process" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[0\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[1\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[2\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[3\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[4\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[5\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[6\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"A\[7\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[0\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[1\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[2\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[3\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[4\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[5\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[6\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] jcqz.vhd(14) " "Info (10041): Inferred latch for \"B\[7\]\" at jcqz.vhd(14)" {  } { { "jcqz.vhd" "" { Text "D:/EX_CPU/MAIN/jcqz.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftlogic shiftlogic:inst11 " "Info: Elaborating entity \"shiftlogic\" for hierarchy \"shiftlogic:inst11\"" {  } { { "MAIN.bdf" "inst11" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 432 480 632 560 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst4 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst4\"" {  } { { "MAIN.bdf" "inst4" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst4 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram_reset.mif " "Info: Parameter \"LPM_FILE\" = \"./ram_reset.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst4\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst4 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst4\"" {  } { { "altram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "MAIN.bdf" "" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 72 336 464 200 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4a1 " "Info: Found entity 1: altsyncram_n4a1" {  } { { "db/altsyncram_n4a1.tdf" "" { Text "D:/EX_CPU/MAIN/db/altsyncram_n4a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4a1 LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated " "Info: Elaborating entity \"altsyncram_n4a1\" for hierarchy \"LPM_RAM_IO:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 mux31:inst2 " "Info: Elaborating entity \"mux31\" for hierarchy \"mux31:inst2\"" {  } { { "MAIN.bdf" "inst2" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 304 296 424 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljsq zljsq:inst7 " "Info: Elaborating entity \"zljsq\" for hierarchy \"zljsq:inst7\"" {  } { { "MAIN.bdf" "inst7" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 592 400 568 720 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK zljsq.vhd(14) " "Warning (10492): VHDL Process Statement warning at zljsq.vhd(14): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/MAIN/zljsq.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljcq zljcq:inst3 " "Info: Elaborating entity \"zljcq\" for hierarchy \"zljcq:inst3\"" {  } { { "MAIN.bdf" "inst3" { Schematic "D:/EX_CPU/MAIN/MAIN.bdf" { { 40 568 728 136 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jcq zljcq.vhd(11) " "Warning (10631): VHDL Process Statement warning at zljcq.vhd(11): inferring latch(es) for signal or variable \"jcq\", which holds its previous value in one or more paths through the process" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[0\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[0\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[1\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[1\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[2\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[2\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[3\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[3\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[4\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[4\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[5\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[5\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[6\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[6\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[7\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[7\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/MAIN/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "46 " "Info: Inferred 46 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux0\"" {  } { { "mux31.vhd" "Mux0" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux1\"" {  } { { "mux31.vhd" "Mux1" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux2\"" {  } { { "mux31.vhd" "Mux2" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux3\"" {  } { { "mux31.vhd" "Mux3" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux4\"" {  } { { "mux31.vhd" "Mux4" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux5\"" {  } { { "mux31.vhd" "Mux5" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux6\"" {  } { { "mux31.vhd" "Mux6" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux7\"" {  } { { "mux31.vhd" "Mux7" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux31:inst2\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux31:inst2\|Mux8\"" {  } { { "mux31.vhd" "Mux8" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux0\"" {  } { { "ALU.vhd" "Mux0" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux1\"" {  } { { "ALU.vhd" "Mux1" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux2\"" {  } { { "ALU.vhd" "Mux2" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux3\"" {  } { { "ALU.vhd" "Mux3" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux4\"" {  } { { "ALU.vhd" "Mux4" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux5\"" {  } { { "ALU.vhd" "Mux5" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux6\"" {  } { { "ALU.vhd" "Mux6" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux7\"" {  } { { "ALU.vhd" "Mux7" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux8\"" {  } { { "ALU.vhd" "Mux8" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux9\"" {  } { { "ALU.vhd" "Mux9" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux10\"" {  } { { "ALU.vhd" "Mux10" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux11\"" {  } { { "ALU.vhd" "Mux11" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux12\"" {  } { { "ALU.vhd" "Mux12" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux13\"" {  } { { "ALU.vhd" "Mux13" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux14\"" {  } { { "ALU.vhd" "Mux14" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux15\"" {  } { { "ALU.vhd" "Mux15" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux16\"" {  } { { "ALU.vhd" "Mux16" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux17\"" {  } { { "ALU.vhd" "Mux17" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux18\"" {  } { { "ALU.vhd" "Mux18" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux19\"" {  } { { "ALU.vhd" "Mux19" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux20\"" {  } { { "ALU.vhd" "Mux20" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux21\"" {  } { { "ALU.vhd" "Mux21" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux22\"" {  } { { "ALU.vhd" "Mux22" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux23\"" {  } { { "ALU.vhd" "Mux23" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux24\"" {  } { { "ALU.vhd" "Mux24" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:inst\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:inst\|Mux25\"" {  } { { "ALU.vhd" "Mux25" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux0\"" {  } { { "zlymq.vhd" "Mux0" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux1\"" {  } { { "zlymq.vhd" "Mux1" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux2\"" {  } { { "zlymq.vhd" "Mux2" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux4\"" {  } { { "zlymq.vhd" "Mux4" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux5\"" {  } { { "zlymq.vhd" "Mux5" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux6\"" {  } { { "zlymq.vhd" "Mux6" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux7\"" {  } { { "zlymq.vhd" "Mux7" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux8\"" {  } { { "zlymq.vhd" "Mux8" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux9\"" {  } { { "zlymq.vhd" "Mux9" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux10\"" {  } { { "zlymq.vhd" "Mux10" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zlymq:inst8\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zlymq:inst8\|Mux11\"" {  } { { "zlymq.vhd" "Mux11" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux31:inst2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"mux31:inst2\|lpm_mux:Mux0\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux31:inst2\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"mux31:inst2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "D:/EX_CPU/MAIN/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux31:inst2\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"mux31:inst2\|lpm_mux:Mux8\"" {  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux31:inst2\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"mux31:inst2\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux31.vhd" "" { Text "D:/EX_CPU/MAIN/mux31.vhd" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux:Mux0\"" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "D:/EX_CPU/MAIN/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux:Mux16\"" {  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux:Mux16 " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "D:/EX_CPU/MAIN/ALU.vhd" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux0\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux1\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux2\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux5\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux5 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux6\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux6 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux8\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux9 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux9\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux9 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zlymq:inst8\|lpm_mux:Mux11 " "Info: Elaborated megafunction instantiation \"zlymq:inst8\|lpm_mux:Mux11\"" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zlymq:inst8\|lpm_mux:Mux11 " "Info: Instantiated megafunction \"zlymq:inst8\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/MAIN/zlymq.vhd" 31 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 26 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 21:53:28 2018 " "Info: Processing ended: Thu Jan 04 21:53:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
