# Reading pref.tcl
# do Lab1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying G:/Applications/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/My Drive/Clemson CpE Course Work/3000 Courses/ECE 3270 - Digital Computer Design/Lab 1/sevenSegOutput.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:02 on Feb 27,2022
# vcom -reportprogress 300 -93 -work work E:/My Drive/Clemson CpE Course Work/3000 Courses/ECE 3270 - Digital Computer Design/Lab 1/sevenSegOutput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenSegOutput
# -- Compiling architecture main of sevenSegOutput
# End time: 23:23:03 on Feb 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/My Drive/Clemson CpE Course Work/3000 Courses/ECE 3270 - Digital Computer Design/Lab 1/simulation/modelsim/sevenSegOutput.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:03 on Feb 27,2022
# vcom -reportprogress 300 -93 -work work E:/My Drive/Clemson CpE Course Work/3000 Courses/ECE 3270 - Digital Computer Design/Lab 1/simulation/modelsim/sevenSegOutput.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sevenSegOutput_vhd_tst
# -- Compiling architecture sevenSegOutput_arch of sevenSegOutput_vhd_tst
# End time: 23:23:03 on Feb 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  sevenSegOutput_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" sevenSegOutput_vhd_tst 
# Start time: 23:23:03 on Feb 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sevensegoutput_vhd_tst(sevensegoutput_arch)
# Loading work.sevensegoutput(main)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 23:23:15 on Feb 27,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
