###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       134523   # Number of WRITE/WRITEP commands
num_reads_done                 =      2013114   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1561870   # Number of read row buffer hits
num_read_cmds                  =      2013103   # Number of READ/READP commands
num_writes_done                =       134542   # Number of read requests issued
num_write_row_hits             =        87636   # Number of write row buffer hits
num_act_cmds                   =       502214   # Number of ACT commands
num_pre_cmds                   =       502185   # Number of PRE commands
num_ondemand_pres              =       474334   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646609   # Cyles of rank active rank.0
rank_active_cycles.1           =      9639292   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353391   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       360708   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1996110   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        68366   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22977   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14799   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12345   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8195   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5452   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3792   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2713   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2135   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10860   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           29   # Write cmd latency (cycles)
write_latency[80-99]           =           86   # Write cmd latency (cycles)
write_latency[100-119]         =          169   # Write cmd latency (cycles)
write_latency[120-139]         =          244   # Write cmd latency (cycles)
write_latency[140-159]         =          307   # Write cmd latency (cycles)
write_latency[160-179]         =          415   # Write cmd latency (cycles)
write_latency[180-199]         =          447   # Write cmd latency (cycles)
write_latency[200-]            =       132804   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       371814   # Read request latency (cycles)
read_latency[40-59]            =       164594   # Read request latency (cycles)
read_latency[60-79]            =       189896   # Read request latency (cycles)
read_latency[80-99]            =       125486   # Read request latency (cycles)
read_latency[100-119]          =       105634   # Read request latency (cycles)
read_latency[120-139]          =        97365   # Read request latency (cycles)
read_latency[140-159]          =        78914   # Read request latency (cycles)
read_latency[160-179]          =        67419   # Read request latency (cycles)
read_latency[180-199]          =        58484   # Read request latency (cycles)
read_latency[200-]             =       753493   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.71539e+08   # Write energy
read_energy                    =  8.11683e+09   # Read energy
act_energy                     =  1.37406e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69628e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.7314e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01948e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01492e+09   # Active standby energy rank.1
average_read_latency           =      289.255   # Average read request latency (cycles)
average_interarrival           =      4.65603   # Average request interarrival latency (cycles)
total_energy                   =  2.32442e+10   # Total energy (pJ)
average_power                  =      2324.42   # Average power (mW)
average_bandwidth              =      18.3267   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       131772   # Number of WRITE/WRITEP commands
num_reads_done                 =      2028430   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1574677   # Number of read row buffer hits
num_read_cmds                  =      2028423   # Number of READ/READP commands
num_writes_done                =       131806   # Number of read requests issued
num_write_row_hits             =        85432   # Number of write row buffer hits
num_act_cmds                   =       503890   # Number of ACT commands
num_pre_cmds                   =       503863   # Number of PRE commands
num_ondemand_pres              =       475721   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646403   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643773   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353597   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356227   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2010007   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        67077   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22058   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14701   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12401   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8329   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5703   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4098   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2798   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2153   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        11031   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           13   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           49   # Write cmd latency (cycles)
write_latency[80-99]           =           81   # Write cmd latency (cycles)
write_latency[100-119]         =          106   # Write cmd latency (cycles)
write_latency[120-139]         =          215   # Write cmd latency (cycles)
write_latency[140-159]         =          310   # Write cmd latency (cycles)
write_latency[160-179]         =          438   # Write cmd latency (cycles)
write_latency[180-199]         =          511   # Write cmd latency (cycles)
write_latency[200-]            =       130030   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       364845   # Read request latency (cycles)
read_latency[40-59]            =       166547   # Read request latency (cycles)
read_latency[60-79]            =       197651   # Read request latency (cycles)
read_latency[80-99]            =       130864   # Read request latency (cycles)
read_latency[100-119]          =       110414   # Read request latency (cycles)
read_latency[120-139]          =       101247   # Read request latency (cycles)
read_latency[140-159]          =        81867   # Read request latency (cycles)
read_latency[160-179]          =        70312   # Read request latency (cycles)
read_latency[180-199]          =        60434   # Read request latency (cycles)
read_latency[200-]             =       744236   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.57806e+08   # Write energy
read_energy                    =   8.1786e+09   # Read energy
act_energy                     =  1.37864e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69727e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70989e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01936e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01771e+09   # Active standby energy rank.1
average_read_latency           =      279.102   # Average read request latency (cycles)
average_interarrival           =      4.62887   # Average request interarrival latency (cycles)
total_energy                   =  2.32975e+10   # Total energy (pJ)
average_power                  =      2329.75   # Average power (mW)
average_bandwidth              =       18.434   # Average bandwidth
