{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394063848902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394063848906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 15:57:28 2014 " "Processing started: Wed Mar 05 15:57:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394063848906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394063848906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394063848906 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394063850579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/singleportram_inst0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePortRAM_Inst0-rtl " "Found design unit 1: SinglePortRAM_Inst0-rtl" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853233 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePortRAM_Inst0 " "Found entity 1: SinglePortRAM_Inst0" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/shifter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter_8_bit-rtl " "Found design unit 1: Shifter_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter_8_bit " "Found entity 1: Shifter_8_bit" {  } { { "../matlab_model/hdlsrc/Shifter_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Shifter_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/ram_256x8b_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_256x8b_0-rtl " "Found design unit 1: RAM_256x8b_0-rtl" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853389 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_256x8b_0 " "Found entity 1: RAM_256x8b_0" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-rtl " "Found design unit 1: Program_Counter-rtl" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../matlab_model/hdlsrc/Program_Counter.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Program_Counter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/pc_incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-rtl " "Found design unit 1: PC_Incrementer-rtl" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853523 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Found entity 1: PC_Incrementer" {  } { { "../matlab_model/hdlsrc/PC_Incrementer.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/PC_Incrementer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_enable-rtl " "Found design unit 1: output_enable-rtl" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853586 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_enable " "Found entity 1: output_enable" {  } { { "../matlab_model/hdlsrc/output_enable.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/output_enable.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_ROM-rtl " "Found design unit 1: Instruction_ROM-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853653 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_ROM " "Found entity 1: Instruction_ROM" {  } { { "../matlab_model/hdlsrc/Instruction_ROM.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_ROM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-rtl " "Found design unit 1: Instruction_Register-rtl" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Found entity 1: Instruction_Register" {  } { { "../matlab_model/hdlsrc/Instruction_Register.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Instruction_Register.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit_pkg " "Found design unit 1: CPU_Subsystem_8_bit_pkg" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/cpu_subsystem_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Subsystem_8_bit-rtl " "Found design unit 1: CPU_Subsystem_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853898 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit " "Found entity 1: CPU_Subsystem_8_bit" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-rtl " "Found design unit 1: Control_Unit-rtl" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../matlab_model/hdlsrc/Control_Unit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Control_Unit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063853988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063853988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/arithmetic_logical_unit_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Logical_Unit_8_bit-rtl " "Found design unit 1: Arithmetic_Logical_Unit_8_bit-rtl" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063854055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Logical_Unit_8_bit " "Found entity 1: Arithmetic_Logical_Unit_8_bit" {  } { { "../matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Arithmetic_Logical_Unit_8_bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063854055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063854055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /alarmd/matlab2vhdl/matlab_model/hdlsrc/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Accumulator-rtl " "Found design unit 1: Accumulator-rtl" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063854120 ""} { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../matlab_model/hdlsrc/Accumulator.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/Accumulator.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063854120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063854120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cpu_subsystem_8_bit_scm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cpu_subsystem_8_bit_scm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Subsystem_8_bit_SCM " "Found entity 1: CPU_Subsystem_8_bit_SCM" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394063854192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394063854192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_Subsystem_8_bit_SCM " "Elaborating entity \"CPU_Subsystem_8_bit_SCM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394063854703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Subsystem_8_bit CPU_Subsystem_8_bit:inst " "Elaborating entity \"CPU_Subsystem_8_bit\" for hierarchy \"CPU_Subsystem_8_bit:inst\"" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "inst" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 200 464 672 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063854854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Accumulator_out1_signed CPU_Subsystem_8_bit.vhd(242) " "Verilog HDL or VHDL warning at CPU_Subsystem_8_bit.vhd(242): object \"Accumulator_out1_signed\" assigned a value but never read" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394063854879 "|CPU_Subsystem_8_bit_SCM|CPU_Subsystem_8_bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC_Incrementer CPU_Subsystem_8_bit:inst\|PC_Incrementer:u_PC_Incrementer A:rtl " "Elaborating entity \"PC_Incrementer\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|PC_Incrementer:u_PC_Incrementer\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_PC_Incrementer" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 252 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063854924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Program_Counter CPU_Subsystem_8_bit:inst\|Program_Counter:u_Program_Counter A:rtl " "Elaborating entity \"Program_Counter\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Program_Counter:u_Program_Counter\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Program_Counter" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 259 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063854982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_ROM CPU_Subsystem_8_bit:inst\|Instruction_ROM:u_Instruction_ROM A:rtl " "Elaborating entity \"Instruction_ROM\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Instruction_ROM:u_Instruction_ROM\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_ROM" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 269 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_Register CPU_Subsystem_8_bit:inst\|Instruction_Register:u_Instruction_Register A:rtl " "Elaborating entity \"Instruction_Register\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Instruction_Register:u_Instruction_Register\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Instruction_Register" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 279 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Arithmetic_Logical_Unit_8_bit CPU_Subsystem_8_bit:inst\|Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit A:rtl " "Elaborating entity \"Arithmetic_Logical_Unit_8_bit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Arithmetic_Logical_Unit_8_bit:u_Arithmetic_Logical_Unit_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Arithmetic_Logical_Unit_8_bit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 289 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Shifter_8_bit CPU_Subsystem_8_bit:inst\|Shifter_8_bit:u_Shifter_8_bit A:rtl " "Elaborating entity \"Shifter_8_bit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Shifter_8_bit:u_Shifter_8_bit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Shifter_8_bit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Control_Unit CPU_Subsystem_8_bit:inst\|Control_Unit:u_Control_Unit A:rtl " "Elaborating entity \"Control_Unit\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Control_Unit:u_Control_Unit\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Control_Unit" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 310 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Accumulator CPU_Subsystem_8_bit:inst\|Accumulator:u_Accumulator A:rtl " "Elaborating entity \"Accumulator\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|Accumulator:u_Accumulator\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_Accumulator" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 334 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SinglePortRAM_Inst0 CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0 A:rtl " "Elaborating entity \"SinglePortRAM_Inst0\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_SinglePortRAM_Inst0" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 345 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM_256x8b_0 CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0 A:rtl " "Elaborating entity \"RAM_256x8b_0\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\"" {  } { { "../matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" "u_RAM_256x8b_0" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/SinglePortRAM_Inst0.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "output_enable CPU_Subsystem_8_bit:inst\|output_enable:u_output_enable A:rtl " "Elaborating entity \"output_enable\" using architecture \"A:rtl\" for hierarchy \"CPU_Subsystem_8_bit:inst\|output_enable:u_output_enable\"" {  } { { "../matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" "u_output_enable" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/CPU_Subsystem_8_bit.vhd" 355 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394063855505 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\|ram " "RAM logic \"CPU_Subsystem_8_bit:inst\|SinglePortRAM_Inst0:u_SinglePortRAM_Inst0\|RAM_256x8b_0:u_RAM_256x8b_0\|ram\" is uninferred due to asynchronous read logic" {  } { { "../matlab_model/hdlsrc/RAM_256x8b_0.vhd" "ram" { Text "M:/alarmd/matlab2vhdl/matlab_model/hdlsrc/RAM_256x8b_0.vhd" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1394063857284 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1394063857284 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[7\] GND " "Pin \"hlt\[7\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394063860705 "|CPU_Subsystem_8_bit_SCM|hlt[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[6\] GND " "Pin \"hlt\[6\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394063860705 "|CPU_Subsystem_8_bit_SCM|hlt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[5\] GND " "Pin \"hlt\[5\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394063860705 "|CPU_Subsystem_8_bit_SCM|hlt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[4\] GND " "Pin \"hlt\[4\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394063860705 "|CPU_Subsystem_8_bit_SCM|hlt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[3\] GND " "Pin \"hlt\[3\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394063860705 "|CPU_Subsystem_8_bit_SCM|hlt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[2\] GND " "Pin \"hlt\[2\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394063860705 "|CPU_Subsystem_8_bit_SCM|hlt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hlt\[1\] GND " "Pin \"hlt\[1\]\" is stuck at GND" {  } { { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394063860705 "|CPU_Subsystem_8_bit_SCM|hlt[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1394063860705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1394063861296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394063864350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394063864350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3408 " "Implemented 3408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394063866391 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394063866391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3387 " "Implemented 3387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394063866391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394063866391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394063866654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 15:57:46 2014 " "Processing ended: Wed Mar 05 15:57:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394063866654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394063866654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394063866654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394063866654 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394063872696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394063872707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 15:57:49 2014 " "Processing started: Wed Mar 05 15:57:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394063872707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1394063872707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1394063872709 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1394063876327 ""}
{ "Info" "0" "" "Project  = matlab2vhdl" {  } {  } 0 0 "Project  = matlab2vhdl" 0 0 "Fitter" 0 0 1394063876327 ""}
{ "Info" "0" "" "Revision = CPU_Subsystem_8_bit" {  } {  } 0 0 "Revision = CPU_Subsystem_8_bit" 0 0 "Fitter" 0 0 1394063876328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1394063876907 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_Subsystem_8_bit 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"CPU_Subsystem_8_bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1394063877043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1394063877142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1394063877142 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1394063877612 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1394063878076 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1394063879086 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ce_out " "Pin ce_out not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ce_out } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 224 672 848 240 "ce_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ce_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[7\] " "Pin ext_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[7] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[6\] " "Pin ext_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[6] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[5\] " "Pin ext_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[5] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[4\] " "Pin ext_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[4] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[3\] " "Pin ext_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[3] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[2\] " "Pin ext_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[2] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[1\] " "Pin ext_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[1] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_out\[0\] " "Pin ext_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_out[0] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 672 848 256 "ext_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[7\] " "Pin hlt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[7] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[6\] " "Pin hlt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[6] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[5\] " "Pin hlt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[5] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[4\] " "Pin hlt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[4] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[3\] " "Pin hlt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[3] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[2\] " "Pin hlt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[2] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[1\] " "Pin hlt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[1] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hlt\[0\] " "Pin hlt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { hlt[0] } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 672 848 272 "hlt" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hlt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_enable " "Pin clock_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock_enable } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 256 296 464 272 "clock_enable" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 224 296 464 240 "clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 240 296 464 256 "reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master_reset " "Pin master_reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { master_reset } } } { "output_files/CPU_Subsystem_8_bit_SCM.bdf" "" { Schematic "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit_SCM.bdf" { { 272 296 464 288 "master_reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { master_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394063879762 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1394063879762 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1394063888998 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1394063889068 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1394063889703 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 2161 global CLKCTRL_G11 " "clock~inputCLKENA0 with 2161 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1394063889721 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1394063889721 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSXFC6 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1394063889861 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394063889876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_Subsystem_8_bit.sdc " "Synopsys Design Constraints File file not found: 'CPU_Subsystem_8_bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1394063892542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1394063892556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1394063892611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1394063892623 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1394063892630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1394063892731 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1394063892738 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1394063892746 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1394063892753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1394063892758 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1394063892764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1394063892910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1394063892920 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1394063892920 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394063893335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1394063906399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394063908470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1394063908497 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1394063917133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394063917135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1394063919523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "M:/alarmd/matlab2vhdl/altera_quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1394063937613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1394063937613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:41 " "Fitter routing operations ending: elapsed time is 00:00:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394063971483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1394063971490 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1394063971490 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.10 " "Total time spent on timing analysis during the Fitter is 3.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1394063978985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1394063979291 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1394063979294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1394063985423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1394063985647 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1394063985647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1394063992275 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394063999260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit.fit.smsg " "Generated suppressed messages file M:/alarmd/matlab2vhdl/altera_quartus_project/output_files/CPU_Subsystem_8_bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1394064000533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1519 " "Peak virtual memory: 1519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394064004470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 16:00:04 2014 " "Processing ended: Wed Mar 05 16:00:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394064004470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394064004470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394064004470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1394064004470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1394064010268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394064010271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 16:00:10 2014 " "Processing started: Wed Mar 05 16:00:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394064010271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1394064010271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1394064010271 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1394064023333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394064029235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 16:00:29 2014 " "Processing ended: Wed Mar 05 16:00:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394064029235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394064029235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394064029235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1394064029235 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1394064030215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1394064032039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394064032050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 16:00:31 2014 " "Processing started: Wed Mar 05 16:00:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394064032050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394064032050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_sta matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394064032052 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1394064032264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394064033744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1394064033811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1394064033811 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_Subsystem_8_bit.sdc " "Synopsys Design Constraints File file not found: 'CPU_Subsystem_8_bit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1394064035870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1394064035873 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394064035890 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394064035890 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1394064035909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1394064035912 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1394064035925 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1394064036043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1394064036535 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394064036535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.139 " "Worst-case setup slack is -9.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.139          -15293.334 clock  " "   -9.139          -15293.334 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064036560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.524 " "Worst-case hold slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 clock  " "    0.524               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064036609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064036631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064036650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -2418.415 clock  " "   -0.724           -2418.415 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064036670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064036670 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1394064036939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1394064037032 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1394064037035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1394064043954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1394064044765 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394064044765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.496 " "Worst-case setup slack is -9.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.496          -15399.434 clock  " "   -9.496          -15399.434 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064044785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.507 " "Worst-case hold slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clock  " "    0.507               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064044844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064044863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064044882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -2434.608 clock  " "   -0.724           -2434.608 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064044911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064044911 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1394064045128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1394064045734 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1394064045734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1394064051825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1394064052360 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394064052360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.833 " "Worst-case setup slack is -3.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833           -5458.637 clock  " "   -3.833           -5458.637 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064052382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock  " "    0.182               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064052432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064052452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064052472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080            -154.984 clock  " "   -0.080            -154.984 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064052492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064052492 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1394064052688 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053651 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1394064053681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394064053681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.520 " "Worst-case setup slack is -3.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.520           -4932.854 clock  " "   -3.520           -4932.854 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064053704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clock  " "    0.173               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064053754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064053775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394064053794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.079 " "Worst-case minimum pulse width slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079            -158.028 clock  " "   -0.079            -158.028 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394064053815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394064053815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394064056111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394064056116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394064056524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 16:00:56 2014 " "Processing ended: Wed Mar 05 16:00:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394064056524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394064056524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394064056524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394064056524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394064059787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394064059790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 16:00:59 2014 " "Processing started: Wed Mar 05 16:00:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394064059790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394064059790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off matlab2vhdl -c CPU_Subsystem_8_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394064059791 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1394064061754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394064062005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 16:01:02 2014 " "Processing ended: Wed Mar 05 16:01:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394064062005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394064062005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394064062005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394064062005 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394064062880 ""}
