-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111110010101110000110001010001", 
    1 => "10111101011110010000101100000001", 
    2 => "10111110111010100101001011111101", 
    3 => "00111111100110101000011111110110", 
    4 => "10111101011010000110001110000001", 
    5 => "00111111001110100000000110111100", 
    6 => "10111111111010101111001100001111", 
    7 => "10111111111110001010111100100011", 
    8 => "00111110100101100101110110001111", 
    9 => "10111111000110010011110011000111", 
    10 => "00111111100100100000001111001011", 
    11 => "10111110101010100011110000000010", 
    12 => "10111110100000011101000100000011", 
    13 => "00111101101100001011101001101110", 
    14 => "10111110010010101011101101101100", 
    15 => "10111110001011011011101101011100", 
    16 => "00111101101010100111001000010111", 
    17 => "10111110100011011000110100011011", 
    18 => "10111111100010000100110001000100", 
    19 => "10111111101110101011011110000101", 
    20 => "00111111000100110111010000011010", 
    21 => "10111101111101000000000011101100", 
    22 => "00111101111101110011101000111000", 
    23 => "00111110110001110111111110011010", 
    24 => "00111110110101100000011001110010", 
    25 => "10111110011011100110110100000001", 
    26 => "10111110101010001101110001110001", 
    27 => "10111110010011110001011101111001", 
    28 => "10111111001011010101111101111100", 
    29 => "10111110111010111001101110110111", 
    30 => "00111110100001010011011000000101", 
    31 => "00111111001100010011000001011010", 
    32 => "00111101111110010001011010110110", 
    33 => "00111110001001110111010001000001", 
    34 => "00111110110100010001110110101110", 
    35 => "00111110100111001101100000000011", 
    36 => "00111110101110010010101101100111", 
    37 => "00111110101000110101111001011000", 
    38 => "00111110100100100100101110110010", 
    39 => "10111111010111000110111110011110", 
    40 => "00111101101011100010100000001011", 
    41 => "10111110101010001010010010110011", 
    42 => "00111101000110010100011011011000", 
    43 => "00111101100011111111000101000011", 
    44 => "10111111011111100001011000110100", 
    45 => "00111101101000011110100010010100", 
    46 => "00111110010001001100001000001001", 
    47 => "00111110101011011000111101110101", 
    48 => "00111111010100010111001000001011", 
    49 => "10111111110111010001001000111111", 
    50 => "00111101101110100001000100110101", 
    51 => "00111110110101100001001010011100", 
    52 => "00111101110101010101010111110000", 
    53 => "10111110011111100101010010000010", 
    54 => "10111100000001101110011111100011", 
    55 => "00111100000111000001001011001100", 
    56 => "10111110110000100100101101110100", 
    57 => "00111111001000100100100110010001", 
    58 => "00111111100111001010100010001001", 
    59 => "10111111010111011011110000001011", 
    60 => "10111110010111110010011010010000", 
    61 => "00111110001001001110000001111011", 
    62 => "00111110011101110100101100001101", 
    63 => "00111111001110001011101011111010", 
    64 => "00111111000000001111001000010010", 
    65 => "10111111010110100111101011001110", 
    66 => "00111110101011100100101001110011", 
    67 => "00111111010011101010110110101010", 
    68 => "10111101101100111000110001000000", 
    69 => "00111111000100000111010010111110", 
    70 => "10111111000101010000011110110111", 
    71 => "10111111000010100111010011010011", 
    72 => "10111110101011010100000001010110", 
    73 => "10111110111110110000110000111010", 
    74 => "10111111000001001000101000011001", 
    75 => "00111110111011111011000100011100", 
    76 => "00111111000101100101010011110111", 
    77 => "00111101110011110010010111000000", 
    78 => "00111101000001101101101101000111", 
    79 => "10111110101101101001000000100101", 
    80 => "00111110111111001011101110110101", 
    81 => "00111110011001010011101000111000", 
    82 => "00111101011010000101111010010011", 
    83 => "10111110101111010010100101111010", 
    84 => "00111110110001010001100110011010", 
    85 => "00111111001001110111000110111001", 
    86 => "00111110000011100000111111001010", 
    87 => "10111110010110011000111000101101", 
    88 => "00111110111110101111001111000001", 
    89 => "00111111110101000000100101011111", 
    90 => "00111111100010010001011011101010", 
    91 => "00111110101011101011100001110100", 
    92 => "00111100010000011001000000011010", 
    93 => "00111111010011010000100010000001", 
    94 => "00111110001000100010001111010100", 
    95 => "00111100111000110111111000111101", 
    96 => "00111111000111101001111000000000", 
    97 => "00111111100100011101100001000111", 
    98 => "00111110010011110111011010010010", 
    99 => "01000000000111010000000100101110" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

