Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 30 15:54:04 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.324        0.000                      0                 2227        0.072        0.000                      0                 2227        3.750        0.000                       0                  1020  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.324        0.000                      0                 2227        0.072        0.000                      0                 2227        3.750        0.000                       0                  1020  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 3.560ns (38.000%)  route 5.808ns (62.000%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.555     5.076    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=177, routed)         1.224     6.818    U_Core/U_DataPath/U_PC/Q[3]
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.000     6.942    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.187 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.000     7.187    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.291 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.675     7.966    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.316     8.282 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.158     9.440    U_Core/U_DataPath/U_PC/q_reg[8]_0[5]
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.494    10.058    U_Core/U_ControlUnit/RData11__3
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.182 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.597    10.779    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.903 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.903    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.453    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.567    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.681    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.795    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.909    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.023    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.588    12.945    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.303    13.248 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.312    13.560    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.684 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.761    14.445    U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X46Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.447    14.788    U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.769    U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 3.560ns (38.486%)  route 5.690ns (61.514%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.555     5.076    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=177, routed)         1.224     6.818    U_Core/U_DataPath/U_PC/Q[3]
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.000     6.942    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.187 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.000     7.187    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.291 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.675     7.966    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.316     8.282 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.158     9.440    U_Core/U_DataPath/U_PC/q_reg[8]_0[5]
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.494    10.058    U_Core/U_ControlUnit/RData11__3
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.182 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.597    10.779    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.903 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.903    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.453    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.567    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.681    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.795    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.909    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.023    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.588    12.945    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.303    13.248 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.312    13.560    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.684 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.642    14.326    U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X50Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.451    14.792    U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X50Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.759    U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 3.674ns (39.696%)  route 5.581ns (60.304%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.555     5.076    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=177, routed)         1.224     6.818    U_Core/U_DataPath/U_PC/Q[3]
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.000     6.942    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.187 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.000     7.187    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.291 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.675     7.966    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.316     8.282 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.158     9.440    U_Core/U_DataPath/U_PC/q_reg[8]_0[5]
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.494    10.058    U_Core/U_ControlUnit/RData11__3
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.182 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.597    10.779    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.903 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.903    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.453    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.567    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.681    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.795    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.909    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.023    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.137    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.471 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.584    13.055    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X49Y42         LUT6 (Prop_lut6_I1_O)        0.303    13.358 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.264    13.622    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X49Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.746 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.585    14.332    U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X46Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.447    14.788    U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.778    U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 1.706ns (18.631%)  route 7.451ns (81.368%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.560     5.081    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=97, routed)          1.482     7.020    U_Core/U_ControlUnit/Q[2]
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=160, routed)         1.344     8.488    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.612 r  U_Core/U_ControlUnit/q[31]_i_33/O
                         net (fo=2, routed)           0.456     9.068    U_Core/U_ControlUnit/q[31]_i_33_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=6, routed)           0.663     9.855    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=61, routed)          1.455    11.433    U_Core/U_ControlUnit/q[31]_i_15_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.557 r  U_Core/U_ControlUnit/q[13]_i_5/O
                         net (fo=1, routed)           0.436    11.994    U_Core/U_ControlUnit/q[13]_i_5_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I1_O)        0.124    12.118 r  U_Core/U_ControlUnit/q[13]_i_2/O
                         net (fo=1, routed)           0.000    12.118    U_Core/U_ControlUnit/q[13]_i_2_n_0
    SLICE_X38Y40         MUXF7 (Prop_muxf7_I0_O)      0.209    12.327 r  U_Core/U_ControlUnit/q_reg[13]_i_1/O
                         net (fo=2, routed)           0.892    13.218    U_Core/U_ControlUnit/q_reg[31][11]
    SLICE_X51Y37         LUT6 (Prop_lut6_I4_O)        0.297    13.515 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.722    14.238    U_RegFile/RegFile_reg_r1_0_31_12_17/DIA1
    SLICE_X46Y36         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.443    14.784    U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X46Y36         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X46Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.765    U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 1.711ns (18.597%)  route 7.489ns (81.403%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.560     5.081    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=97, routed)          1.482     7.020    U_Core/U_ControlUnit/Q[2]
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=160, routed)         1.344     8.488    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.612 r  U_Core/U_ControlUnit/q[31]_i_33/O
                         net (fo=2, routed)           0.456     9.068    U_Core/U_ControlUnit/q[31]_i_33_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=6, routed)           0.663     9.855    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=61, routed)          1.255    11.234    U_Core/U_ControlUnit/q[31]_i_15_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.358 r  U_Core/U_ControlUnit/q[4]_i_4/O
                         net (fo=1, routed)           0.667    12.025    U_Core/U_ControlUnit/q[4]_i_4_n_0
    SLICE_X39Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.149 r  U_Core/U_ControlUnit/q[4]_i_2/O
                         net (fo=1, routed)           0.000    12.149    U_Core/U_ControlUnit/q[4]_i_2_n_0
    SLICE_X39Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    12.361 r  U_Core/U_ControlUnit/q_reg[4]_i_1/O
                         net (fo=2, routed)           0.999    13.359    U_Core/U_ControlUnit/q_reg[31][2]
    SLICE_X50Y34         LUT6 (Prop_lut6_I4_O)        0.299    13.658 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.623    14.281    U_RegFile/RegFile_reg_r2_0_31_0_5/DIC0
    SLICE_X50Y32         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.444    14.785    U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X50Y32         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.835    U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 3.444ns (37.296%)  route 5.790ns (62.704%))
  Logic Levels:           16  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.555     5.076    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=177, routed)         1.224     6.818    U_Core/U_DataPath/U_PC/Q[3]
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.000     6.942    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.187 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.000     7.187    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.291 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.675     7.966    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.316     8.282 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.158     9.440    U_Core/U_DataPath/U_PC/q_reg[8]_0[5]
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.494    10.058    U_Core/U_ControlUnit/RData11__3
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.182 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.597    10.779    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.903 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.903    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.453    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.567    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.681    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.795    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.909    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.023    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.245 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[0]
                         net (fo=2, routed)           0.452    12.697    U_Core/U_ControlUnit/PC_Imm_AdderResult[24]
    SLICE_X51Y40         LUT6 (Prop_lut6_I1_O)        0.299    12.996 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.405    13.402    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.526 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.785    14.311    U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X46Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.447    14.788    U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X46Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.866    U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.656ns (40.115%)  route 5.458ns (59.885%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.555     5.076    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=177, routed)         1.224     6.818    U_Core/U_DataPath/U_PC/Q[3]
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.000     6.942    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.187 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.000     7.187    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.291 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.675     7.966    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.316     8.282 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.158     9.440    U_Core/U_DataPath/U_PC/q_reg[8]_0[5]
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.494    10.058    U_Core/U_ControlUnit/RData11__3
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.182 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.597    10.779    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.903 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.903    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.453    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.567    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.681    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.795    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.909    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.023    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.137    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.450 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.496    12.946    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X54Y40         LUT6 (Prop_lut6_I1_O)        0.306    13.252 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.306    13.558    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.682 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.508    14.190    U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X52Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.451    14.792    U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.759    U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 1.711ns (18.724%)  route 7.427ns (81.276%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.560     5.081    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=97, routed)          1.482     7.020    U_Core/U_ControlUnit/Q[2]
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=160, routed)         1.344     8.488    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.612 r  U_Core/U_ControlUnit/q[31]_i_33/O
                         net (fo=2, routed)           0.456     9.068    U_Core/U_ControlUnit/q[31]_i_33_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=6, routed)           0.663     9.855    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=61, routed)          1.198    11.176    U_Core/U_ControlUnit/q[31]_i_15_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  U_Core/U_ControlUnit/q[6]_i_4/O
                         net (fo=1, routed)           0.764    12.064    U_Core/U_ControlUnit/q[6]_i_4_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I0_O)        0.124    12.188 r  U_Core/U_ControlUnit/q[6]_i_2/O
                         net (fo=1, routed)           0.000    12.188    U_Core/U_ControlUnit/q[6]_i_2_n_0
    SLICE_X40Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    12.400 r  U_Core/U_ControlUnit/q_reg[6]_i_1/O
                         net (fo=2, routed)           0.981    13.380    U_Core/U_ControlUnit/q_reg[31][4]
    SLICE_X51Y34         LUT6 (Prop_lut6_I4_O)        0.299    13.679 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.540    14.219    U_RegFile/RegFile_reg_r1_0_31_6_11/DIA0
    SLICE_X52Y34         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.446    14.787    U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y34         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X52Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.851    U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.219    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 3.578ns (39.207%)  route 5.548ns (60.793%))
  Logic Levels:           17  (CARRY4=8 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.555     5.076    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y30         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=177, routed)         1.224     6.818    U_Core/U_DataPath/U_PC/Q[3]
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135/O
                         net (fo=1, routed)           0.000     6.942    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_135_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.187 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90/O
                         net (fo=1, routed)           0.000     7.187    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_90_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.291 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44/O
                         net (fo=1, routed)           0.675     7.966    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_44_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.316     8.282 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.158     9.440    U_Core/U_DataPath/U_PC/q_reg[8]_0[5]
    SLICE_X47Y34         LUT5 (Prop_lut5_I1_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.494    10.058    U_Core/U_ControlUnit/RData11__3
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.124    10.182 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.597    10.779    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    10.903 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.903    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X49Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.453    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.567    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.681    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.795    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.909    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.023    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.137    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.376 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[2]
                         net (fo=2, routed)           0.460    12.837    U_Core/U_ControlUnit/PC_Imm_AdderResult[30]
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.302    13.139 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.466    13.605    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.729 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.474    14.202    U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X52Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.451    14.792    U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.856    U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.202    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.706ns (18.769%)  route 7.384ns (81.231%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.560     5.081    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=97, routed)          1.482     7.020    U_Core/U_ControlUnit/Q[2]
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.144 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=160, routed)         1.344     8.488    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X44Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.612 r  U_Core/U_ControlUnit/q[31]_i_33/O
                         net (fo=2, routed)           0.456     9.068    U_Core/U_ControlUnit/q[31]_i_33_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.192 r  U_Core/U_ControlUnit/q[31]_i_19/O
                         net (fo=6, routed)           0.663     9.855    U_Core/U_ControlUnit/q[31]_i_19_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124     9.979 r  U_Core/U_ControlUnit/q[31]_i_15/O
                         net (fo=61, routed)          1.181    11.159    U_Core/U_ControlUnit/q[31]_i_15_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.283 r  U_Core/U_ControlUnit/q[8]_i_4/O
                         net (fo=1, routed)           0.494    11.778    U_Core/U_ControlUnit/q[8]_i_4_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124    11.902 r  U_Core/U_ControlUnit/q[8]_i_2/O
                         net (fo=1, routed)           0.000    11.902    U_Core/U_ControlUnit/q[8]_i_2_n_0
    SLICE_X38Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    12.111 r  U_Core/U_ControlUnit/q_reg[8]_i_1/O
                         net (fo=2, routed)           1.126    13.237    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.297    13.534 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.637    14.171    U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X52Y34         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        1.446    14.787    U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y34         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X52Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.827    U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.929%)  route 0.280ns (63.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.557     1.440    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y29         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_APB_Master/temp_wdata_reg_reg[8]/Q
                         net (fo=11, routed)          0.280     1.884    U_RAM/Q[8]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.412%)  route 0.286ns (63.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y30         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_APB_Master/temp_wdata_reg_reg[3]/Q
                         net (fo=10, routed)          0.286     1.892    U_RAM/Q[3]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.353%)  route 0.287ns (63.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y30         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_APB_Master/temp_wdata_reg_reg[5]/Q
                         net (fo=11, routed)          0.287     1.892    U_RAM/Q[5]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.581     1.464    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.054     1.659    U_APB_Master/PRDATA_reg[31]_6[8]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.704 r  U_APB_Master/PRDATA[16]_i_1__2/O
                         net (fo=1, routed)           0.000     1.704    U_GPOA/U_APB_Intf_GPIO/D[8]
    SLICE_X60Y24         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.848     1.975    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121     1.598    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.557     1.440    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.056     1.637    U_APB_Master/PRDATA_reg[31]_1[15]
    SLICE_X54Y29         LUT4 (Prop_lut4_I1_O)        0.045     1.682 r  U_APB_Master/PRDATA[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.682    U_GPIOC/U_APB_Intf_GPIO/D[15]
    SLICE_X54Y29         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.826     1.953    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[23]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.120     1.573    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.971%)  route 0.292ns (64.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_APB_Master/temp_wdata_reg_reg[28]/Q
                         net (fo=11, routed)          0.292     1.903    U_RAM/Q[28]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.296     1.794    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.564%)  route 0.353ns (71.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.559     1.442    U_APB_Master/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_APB_Master/temp_wdata_reg_reg[1]/Q
                         net (fo=10, routed)          0.353     1.936    U_RAM/Q[1]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.735%)  route 0.337ns (67.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.557     1.440    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y29         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  U_APB_Master/temp_wdata_reg_reg[16]/Q
                         net (fo=11, routed)          0.337     1.941    U_RAM/Q[16]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.584     1.467    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[11]/Q
                         net (fo=1, routed)           0.087     1.695    U_APB_Master/PRDATA_reg[31]_6[3]
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  U_APB_Master/PRDATA[11]_i_1__2/O
                         net (fo=1, routed)           0.000     1.740    U_GPOA/U_APB_Intf_GPIO/D[3]
    SLICE_X60Y28         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.852     1.979    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[11]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.120     1.600    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_DHT11/U_APB_Intf/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/U_APB_Intf/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.584     1.467    U_DHT11/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  U_DHT11/U_APB_Intf/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_DHT11/U_APB_Intf/slv_reg1_reg[10]/Q
                         net (fo=1, routed)           0.087     1.695    U_DHT11/U_APB_Intf/slv_reg1_reg_n_0_[10]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.740 r  U_DHT11/U_APB_Intf/PRDATA[10]_i_1__3/O
                         net (fo=1, routed)           0.000     1.740    U_DHT11/U_APB_Intf/PRDATA[10]_i_1__3_n_0
    SLICE_X60Y27         FDRE                                         r  U_DHT11/U_APB_Intf/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1019, routed)        0.851     1.978    U_DHT11/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  U_DHT11/U_APB_Intf/PRDATA_reg[10]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.120     1.600    U_DHT11/U_APB_Intf/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X51Y26   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y26   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y26   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y34   U_APB_Master/temp_wdata_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y30   U_APB_Master/temp_wdata_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y35   U_APB_Master/temp_wdata_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y29   U_APB_Master/temp_wdata_reg_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y37   U_APB_Master/temp_wdata_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y35   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y41   U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y41   U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y32   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK



