0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/Seriial in serial out 4 bit  shift register/Serail_shift_design.v,1750744328,verilog,,F:/Sillycon/Code/RTL/Seriial in serial out 4 bit  shift register/serial_shift_tb.v,,Serial_shift_design;d_ff,,,,,,,,
F:/Sillycon/Code/RTL/Seriial in serial out 4 bit  shift register/Seriial in serial out 4 bit  shift register.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/Seriial in serial out 4 bit  shift register/serial_shift_tb.v,1750744412,verilog,,,,serial_shift_tb,,,,,,,,
