<!DOCTYPE html>
<html>
 <head>
  <meta charset="utf-8" />
  <title>Opcode #7 - Forums - ASM Community</title>
  <link rel="stylesheet" type="text/css" href="../../../style.css" />
  <link rel="canonical" href="../?id=10554" />
  <link rel="prev" href="../?id=10554&amp;page=6" />  <link rel="next" href="../?id=10554&amp;page=8" /> </head>
 <body>
  <div id="header">
   <h1><a href="../../../">ASM Community</a></h1>
  </div>
  <div id="content">
   <p class="breadcrumbs"><a href="../../../">Home</a> &raquo; <a href="../../">Forums</a> &raquo; <a href="../../board/?id=5">Algorithms &amp; Source Code</a> &raquo; <a href="../?id=10554">Opcode #7</a></p>
<form class="pagination" action="../" method="get"><a href="../?id=10554&amp;page=1" style="">&laquo;</a><a href="../?id=10554&amp;page=6" style="">&lt;</a><input type="hidden" name="id" value="10554" /><input type="number" name="page" min="1" max="8" step="1" value="7" onchange="this.form.submit();" /><a href="../?id=10554&amp;page=8">&gt;</a><a href="../?id=10554&amp;page=8">&raquo;</a></form>   <div class="post" id="post-113059">
    <div class="subject"><a href="#post-113059">Opcode #7</a></div>
    <div class="body">RVA of second section is 200h so it might not work on 9x<br />Here is version with RVA 1000h</div>
    <div class="meta">Posted on 2003-08-05 05:01:09 by The Svin</div>
   </div>
   <div class="post" id="post-113316">
    <div class="subject"><a href="#post-113316">Opcode #7</a></div>
    <div class="body">hi The Svin :D<br />can u explain  why opcode 0F has 256 diff instructions ?...seems that parsing 0x0F<br />is a double work (as this is the last opcode i need to do now)..<br />?0F 0000                      SLDT WORD PTR DS:?<br />?0F 0001                      SLDT WORD PTR DS:?<br />?0F 0002                      SLDT WORD PTR DS:?<br />?0F 0003                      SLDT WORD PTR DS:?<br />?0F 0004 00                 SLDT WORD PTR DS: ; SIB?<br />?0F 0005 00000000     SLDT WORD PTR DS:[00000000]?<br />..<br />..<br />this is only 0F 0000 set from until 0F 00FF ... geesh<br />not mention 0F 0100..<br />i wonder how the cpu just doesn't *puke* :D<br />alot of 1 byte F0 XX are invalid...<br />why intel changed it that way?<br />normally we dont have a followed Byte for instructions like those..<br />i.e:<br />00401000         FE00         INC      BYTE PTR DS:<br />00401002     0F0000         SLDT WORD PTR DS:<br /><br />i can't really pin point why intel added followed byte , this opcode bugs me :)</div>
    <div class="meta">Posted on 2003-08-07 13:08:43 by wizzra</div>
   </div>
   <div class="post" id="post-113332">
    <div class="subject"><a href="#post-113332">Opcode #7</a></div>
    <div class="body"><div class="quote"><br />can u explain  why opcode 0F <br />has 256 diff instructions ?...seems that parsing 0x0F<br /></div><br />If understand you right, the explonation is<br />a simple one.<br />They want to implement new set of instructions<br />yet they didn't have enough free values to<br />implement it as byte.<br />Some values could not be used in code byte -<br />'cause they used for prefixes,<br />and among free ones were just a few.<br />So they decide to pick up one of them 0F<br />and used it as sign of new set, so that<br />when decode sees OF it knows that next<br />byte is one from new set, not old set,<br />and interpret it in a new way.<br /><br />For example in your example:<br />0F0000 SLDT WORD PTR DS:<br /><br />In this opcode presence of 0F says<br />that code ID (opcode) is next byte (00)<br />and processor should take meaning of<br />00 from new instruction set.<br />without 0F (take it &quot;sign of new opcodes set&quot;)<br />00 00 would mean:<br /><pre><code><br />000000 0 0 00 000  000<br />add    d w&#40;b&#41;&#91;eax&#93;  al<br /><br />add &#91;eax&#93;,al<br /></code></pre><br /><br />Presence of 0F force processor treat it<br />as instruction of &quot;new set&quot;<br />where<br />00000000 - group ID of several ops and instruction ID<br />is in cod/r field (000) that format is tipical for <br />1 operand instructions, and if you study muldivop.exe<br />you should know this format.<br />Find muldivop programm and study it <br />0F 00 00 has the same format logic, the only difference<br />is that it is from &quot;new&quot; set and has additinal &quot;new<br />set ID byte&quot; before real opcode - 0F.</div>
    <div class="meta">Posted on 2003-08-07 13:48:40 by The Svin</div>
   </div>
   <div class="post" id="post-113335">
    <div class="subject"><a href="#post-113335">Opcode #7</a></div>
    <div class="body">thnx the svin :) for the explanation, now i know why Intel has uses 0F for :).<br />i know it follows the same logic for decoding but for not all the instructions follows it<br />i will build up an table .<br />thnx for now :) <br />:alright:</div>
    <div class="meta">Posted on 2003-08-07 13:56:35 by wizzra</div>
   </div>
   <div class="post" id="post-113471">
    <div class="subject"><a href="#post-113471">Opcode #7</a></div>
    <div class="body">How to avoid the &quot;garbage&quot; after dos stub and PE header<br />produced by MS linker ver.7.10.2179<br /><br />0045E564: E8C7A6FFFF	call	.000458C30<br />0045E569: 8B8D34020000	mov	ecx,[00000234]<br />0045E56F: 03C8		add	ecx,eax<br />0045E571: 8944242C		mov	[2C],eax<br />0045E575: 898D38020000	mov	[00000238],ecx<br />0045E57B: FF15BC124000	call	_tzset ;MSVCR71.dll<br /><br />just substitute  03C8 (add ecx, eax)  with two nops  (9090)</div>
    <div class="meta">Posted on 2003-08-08 13:45:56 by lingo12</div>
   </div>
   <div class="post" id="post-113495">
    <div class="subject"><a href="#post-113495">Opcode #7</a></div>
    <div class="body">heya TheSvin,<br /><br />i was wondering something, i see some disasm engines who decodes (i.e: ida,w32dasm):<br />        69 / r iw IMUL r16,r/ m16,imm16<br />        69 / r id IMUL r32,r/ m32,imm32<br /><br />like this: imul &lt;reg-mem&gt;,&lt;imm32/16&gt;<br /><br />but than on the other hand other engines <em>  which decode like this:<br /><br />imul &lt;reg&gt;,&lt;reg-mem&gt;,&lt;imm32/16&gt;<br /><br />with the same opcode! <br />i.e: 6900 12345678 - IMUL EAX,DWORD PTR DS:,78563412 - Olly<br />                                  IMUL EAX, 78563412 - others<br /><br />when tracing in olly it seems to be doing the same operation as  imul &lt;reg-mem&gt;,&lt;imm32/16&gt; .. (which in fact suppose to the the exact same operation...(?))<br />but than what would be the proper assembly line ? <br />regards.</div>
    <div class="meta">Posted on 2003-08-08 18:40:27 by wizzra</div>
   </div>
   <div class="post" id="post-113502">
    <div class="subject"><a href="#post-113502">Opcode #7</a></div>
    <div class="body"><div class="quote">.. (which in fact suppose to the the exact same operation...(?))</div> <br />imul eax, eax, 8 = imul eax, 8</div>
    <div class="meta">Posted on 2003-08-08 21:39:03 by roticv</div>
   </div>
   <div class="post" id="post-113509">
    <div class="subject"><a href="#post-113509">Opcode #7</a></div>
    <div class="body">:confused:  small question guys. <br /><br />About the (d) bit in the  byte. Can some1 clarify its use to me??<br /><br />In an instruction like:   <br /><pre><code>mov reg32, imm32<br />mov imm32, reg<br /><br />sub reg32, imm32<br />sub imm32, reg32</code></pre><br /><br />Why the bit (d) is different?? Maybe i missed sth!<br /><br />cya<br />CuTedEvil</div>
    <div class="meta">Posted on 2003-08-09 03:23:35 by CuTedEvil</div>
   </div>
   <div class="post" id="post-113510">
    <div class="subject"><a href="#post-113510">Opcode #7</a></div>
    <div class="body">The format for sub is 001010:d:w followed by modrm. <br /><br />The d flag tells opcode decode which is the destination and which is the source (I think). If d bit is set, the destination is register and the source is mem/reg. If d bit is not set, the destination is the mem/reg while the source is reg.<br /><br />I think The Svin had explained it pretty well.</div>
    <div class="meta">Posted on 2003-08-09 03:34:47 by roticv</div>
   </div>
   <div class="post" id="post-113511">
    <div class="subject"><a href="#post-113511">Opcode #7</a></div>
    <div class="body">@roticv: I know wut u said, plz read next<br /><br /><pre><code> d = &#40;0&#41; == reg32 --&gt; imm32 &#40;right?&#41;<br />00401000 &gt;    A1 00000000           mov     eax, dword ptr ds&#58;&#91;0&#93;           101000&#40;0&#41;1<br />00401005      A3 00000000           mov     dword ptr ds&#58;&#91;0&#93;, eax                      101000&#40;1&#41;1<br />d = &#40;1&#41; == reg32 --&gt; imm32 &#40;right?&#41;<br />0040100A      2B05 00000000         sub     eax, dword ptr ds&#58;&#91;0&#93;                      001010&#40;1&#41;1<br />00401010      2905 00000000         sub     dword ptr ds&#58;&#91;0&#93;, eax</code></pre>           001010(0)1<br /><br />Did u get wut i mean?? <br /><br />When can i say that: bit d = 1 = imm32 --&gt; reg32 or vice versa?<br /><br />CuTedEvil</div>
    <div class="meta">Posted on 2003-08-09 03:43:04 by CuTedEvil</div>
   </div>
   <div class="post" id="post-113512">
    <div class="subject"><a href="#post-113512">Opcode #7</a></div>
    <div class="body">I don't quite understand your question.<br /><br />If bit w is set, means reg32 and mem/reg32<br />If bit w is set and prefix 66h is present, means reg16 and mem/reg16<br />If bit w is not set, means reg8 and mem/reg8<br /><br />For modrm and immediate, it is another opcode, where there is no d bit, but there is s bit. If s bit is set, means that the immediate is &quot;full&quot; size. If s bit is not set, means that the immediate is 1 byte in size.<br /><br />They come in the format (for add/or/adc/sbb/and/sub/xor/cmp),<br />100000:s:w <br />Followed by a &quot;modified&quot; modrm, or with its reg part used to tell which of the 8 opcode is it (/d = /digit)<br />xx:/d:xxx<br />And followed by immediate (size indicated by s bit and w bit)</div>
    <div class="meta">Posted on 2003-08-09 03:53:39 by roticv</div>
   </div>
   <div class="post" id="post-113514">
    <div class="subject"><a href="#post-113514">Opcode #7</a></div>
    <div class="body"><div class="quote"><br /> <br />imul eax, eax, 8 = imul eax, 8 </div><br /><br />yeah, thats what i was thinking..prolly intel made it like that to make it easier for programmers to code.</div>
    <div class="meta">Posted on 2003-08-09 04:08:36 by wizzra</div>
   </div>
   <div class="post" id="post-113518">
    <div class="subject"><a href="#post-113518">Opcode #7</a></div>
    <div class="body">CutedEvil,<br /><pre><code><br />MOV&#58;<br />A3 - &#40;101000&#41;&#91;1&#93;&#91;1&#93; -   mem,acc ; d=1 &#40;direction -&gt;&#41;<br />A1 - &#40;101000&#41;&#91;0&#93;&#91;1&#93; -   acc,mem ; d=0 &#40;direction &lt;-&#41;<br /><br />SUB<br />2B - &#40;001010&#41;&#91;1&#93;&#91;1&#93; &#91;oo&#93;&#91;rrr&#93;&#91;mmm&#93; - reg,mem ; d=1 &#40;direction &lt;-&#41;<br />29 - &#40;001010&#41;&#91;0&#93;&#91;1&#93; &#91;oo&#93;&#91;rrr&#93;&#91;mmm&#93; - mem,reg ; d=0 &#40;direction -&gt;&#41;<br /></code></pre><br /><br />thats the format u need to follow.</div>
    <div class="meta">Posted on 2003-08-09 04:37:36 by wizzra</div>
   </div>
   <div class="post" id="post-113541">
    <div class="subject"><a href="#post-113541">Opcode #7</a></div>
    <div class="body">:alright: Got it</div>
    <div class="meta">Posted on 2003-08-09 17:07:47 by CuTedEvil</div>
   </div>
   <div class="post" id="post-115024">
    <div class="subject"><a href="#post-115024">Opcode #7</a></div>
    <div class="body">For some zen-meditation - fist 4 16bit mode pointers :)</div>
    <div class="meta">Posted on 2003-08-22 12:47:12 by The Svin</div>
   </div>
   <div class="post" id="post-115036">
    <div class="subject"><a href="#post-115036">Opcode #7</a></div>
    <div class="body">Yan came back from vacation and suggested to change disign.<br />Here is his version with a new design</div>
    <div class="meta">Posted on 2003-08-22 14:02:56 by The Svin</div>
   </div>
   <div class="post" id="post-115200">
    <div class="subject"><a href="#post-115200">Opcode #7</a></div>
    <div class="body">Yan added rest 4 codes for 16bit memory pointers</div>
    <div class="meta">Posted on 2003-08-24 04:44:52 by The Svin</div>
   </div>
   <div class="post" id="post-120758">
    <div class="subject"><a href="#post-120758">Opcode #7</a></div>
    <div class="body">Here is a long ago promissed artical about<br />16bit address mode coding.<br />Two educational apps were sent before.<br />Zip file contains two OEM font files.<br />One in English, other - in Russian.<br />Edit:<br />See attach in later post</div>
    <div class="meta">Posted on 2003-10-08 04:33:21 by The Svin</div>
   </div>
   <div class="post" id="post-120763">
    <div class="subject"><a href="#post-120763">Opcode #7</a></div>
    <div class="body">hi theSvin,<br /><br />i see allot of ?????? ????? ?????? ?????? ??????????? ?? ?????, ??? ????????? ???????? ??<br />in the english doc, no metter the font.</div>
    <div class="meta">Posted on 2003-10-08 05:13:46 by wizzra</div>
   </div>
   <div class="post" id="post-120772">
    <div class="subject"><a href="#post-120772">Opcode #7</a></div>
    <div class="body">I had the same problem, when I opened it with MS word, it suggested the font (Cyrillic (DOS)) and the strange chars appears to be in a different language.. russian? :confused: <br />Why they exist in the english doc?<br /><br />CuTedEvil</div>
    <div class="meta">Posted on 2003-10-08 06:12:53 by CuTedEvil</div>
   </div>
<form class="pagination" action="../" method="get"><a href="../?id=10554&amp;page=1" style="">&laquo;</a><a href="../?id=10554&amp;page=6" style="">&lt;</a><input type="hidden" name="id" value="10554" /><input type="number" name="page" min="1" max="8" step="1" value="7" onchange="this.form.submit();" /><a href="../?id=10554&amp;page=8">&gt;</a><a href="../?id=10554&amp;page=8">&raquo;</a></form>  </div>
 </body>
</html>