// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv0_to_pool0_din,
        conv0_to_pool0_full_n,
        conv0_to_pool0_write,
        conv0_to_pool0_num_data_valid,
        conv0_to_pool0_fifo_cap,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_q0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce0,
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] conv0_to_pool0_din;
input   conv0_to_pool0_full_n;
output   conv0_to_pool0_write;
input  [31:0] conv0_to_pool0_num_data_valid;
input  [31:0] conv0_to_pool0_fifo_cap;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_q0;
output  [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0;
output   p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce0;
input  [7:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_q0;

reg ap_idle;
reg conv0_to_pool0_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_1263_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] BIAS_conv0_address0;
wire   [12:0] BIAS_conv0_q0;
wire   [2:0] REQUANT_conv0_address0;
wire   [20:0] REQUANT_conv0_q0;
wire   [2:0] SHIFT_conv0_address0;
wire   [1:0] SHIFT_conv0_q0;
wire   [2:0] p_ZL12FILTER_conv0_0_0_address0;
wire  signed [7:0] p_ZL12FILTER_conv0_0_0_q0;
wire   [2:0] p_ZL12FILTER_conv0_0_1_address0;
wire  signed [7:0] p_ZL12FILTER_conv0_0_1_q0;
wire   [2:0] p_ZL12FILTER_conv0_0_2_address0;
wire   [7:0] p_ZL12FILTER_conv0_0_2_q0;
wire   [2:0] p_ZL12FILTER_conv0_1_0_address0;
wire  signed [7:0] p_ZL12FILTER_conv0_1_0_q0;
wire   [2:0] p_ZL12FILTER_conv0_1_1_address0;
wire   [7:0] p_ZL12FILTER_conv0_1_1_q0;
wire   [2:0] p_ZL12FILTER_conv0_1_2_address0;
wire  signed [7:0] p_ZL12FILTER_conv0_1_2_q0;
wire   [2:0] p_ZL12FILTER_conv0_2_0_address0;
wire   [7:0] p_ZL12FILTER_conv0_2_0_q0;
wire   [2:0] p_ZL12FILTER_conv0_2_1_address0;
wire  signed [7:0] p_ZL12FILTER_conv0_2_1_q0;
wire   [2:0] p_ZL12FILTER_conv0_2_2_address0;
wire   [7:0] p_ZL12FILTER_conv0_2_2_q0;
reg    conv0_to_pool0_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln47_fu_1278_p2;
reg   [0:0] icmp_ln47_reg_2411;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter1_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter2_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter3_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter4_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter5_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter6_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter7_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter8_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter9_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter10_reg;
reg   [0:0] icmp_ln47_reg_2411_pp0_iter11_reg;
reg   [4:0] orow_load_reg_2420;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [4:0] orow_load_reg_2420_pp0_iter2_reg;
reg   [4:0] orow_load_reg_2420_pp0_iter3_reg;
reg   [4:0] orow_load_reg_2420_pp0_iter4_reg;
reg   [4:0] orow_load_reg_2420_pp0_iter5_reg;
reg   [4:0] orow_load_reg_2420_pp0_iter6_reg;
reg   [4:0] orow_load_reg_2420_pp0_iter7_reg;
reg   [4:0] orow_load_reg_2420_pp0_iter8_reg;
reg   [4:0] orow_load_reg_2420_pp0_iter9_reg;
wire   [4:0] select_ln46_fu_1314_p3;
reg   [4:0] select_ln46_reg_2425;
reg   [4:0] select_ln46_reg_2425_pp0_iter2_reg;
reg   [4:0] select_ln46_reg_2425_pp0_iter3_reg;
reg   [4:0] select_ln46_reg_2425_pp0_iter4_reg;
reg   [4:0] select_ln46_reg_2425_pp0_iter5_reg;
reg   [4:0] select_ln46_reg_2425_pp0_iter6_reg;
reg   [4:0] select_ln46_reg_2425_pp0_iter7_reg;
reg   [4:0] select_ln46_reg_2425_pp0_iter8_reg;
reg   [4:0] select_ln46_reg_2425_pp0_iter9_reg;
wire   [0:0] and_ln46_fu_1332_p2;
reg   [0:0] and_ln46_reg_2430;
reg   [0:0] and_ln46_reg_2430_pp0_iter2_reg;
reg   [0:0] and_ln46_reg_2430_pp0_iter3_reg;
reg   [0:0] and_ln46_reg_2430_pp0_iter4_reg;
reg   [0:0] and_ln46_reg_2430_pp0_iter5_reg;
reg   [0:0] and_ln46_reg_2430_pp0_iter6_reg;
reg   [0:0] and_ln46_reg_2430_pp0_iter7_reg;
reg   [0:0] and_ln46_reg_2430_pp0_iter8_reg;
reg   [0:0] and_ln46_reg_2430_pp0_iter9_reg;
wire   [4:0] ocol_mid2_fu_1349_p3;
reg   [4:0] ocol_mid2_reg_2435;
reg   [4:0] ocol_mid2_reg_2435_pp0_iter2_reg;
reg   [4:0] ocol_mid2_reg_2435_pp0_iter3_reg;
reg   [4:0] ocol_mid2_reg_2435_pp0_iter4_reg;
wire   [4:0] select_ln47_fu_1357_p3;
reg   [4:0] select_ln47_reg_2443;
reg   [4:0] select_ln47_reg_2443_pp0_iter2_reg;
reg   [4:0] select_ln47_reg_2443_pp0_iter3_reg;
reg   [4:0] select_ln47_reg_2443_pp0_iter4_reg;
reg   [4:0] select_ln47_reg_2443_pp0_iter5_reg;
reg   [4:0] select_ln47_reg_2443_pp0_iter6_reg;
reg   [4:0] select_ln47_reg_2443_pp0_iter7_reg;
reg   [4:0] select_ln47_reg_2443_pp0_iter8_reg;
reg   [4:0] select_ln47_reg_2443_pp0_iter9_reg;
wire   [4:0] add_ln55_fu_1380_p2;
reg   [4:0] add_ln55_reg_2450;
reg   [4:0] add_ln55_reg_2450_pp0_iter3_reg;
reg   [4:0] add_ln55_reg_2450_pp0_iter4_reg;
reg   [4:0] add_ln55_reg_2450_pp0_iter5_reg;
reg   [4:0] add_ln55_reg_2450_pp0_iter6_reg;
reg   [4:0] add_ln55_reg_2450_pp0_iter7_reg;
reg   [4:0] add_ln55_reg_2450_pp0_iter8_reg;
reg   [4:0] add_ln55_reg_2450_pp0_iter9_reg;
wire  signed [5:0] empty_82_fu_1393_p2;
reg  signed [5:0] empty_82_reg_2456;
reg   [3:0] tmp_72_reg_2462;
reg   [3:0] tmp_72_reg_2462_pp0_iter6_reg;
reg   [3:0] tmp_72_reg_2462_pp0_iter7_reg;
reg   [3:0] tmp_72_reg_2462_pp0_iter8_reg;
reg   [3:0] tmp_72_reg_2462_pp0_iter9_reg;
reg   [3:0] tmp_72_reg_2462_pp0_iter10_reg;
wire  signed [5:0] empty_85_fu_1421_p2;
reg  signed [5:0] empty_85_reg_2467;
wire   [0:0] empty_83_fu_1435_p2;
reg   [0:0] empty_83_reg_2478;
reg   [0:0] empty_83_reg_2478_pp0_iter7_reg;
reg   [0:0] empty_83_reg_2478_pp0_iter8_reg;
reg   [0:0] empty_83_reg_2478_pp0_iter9_reg;
reg   [0:0] empty_83_reg_2478_pp0_iter10_reg;
reg   [0:0] empty_83_reg_2478_pp0_iter11_reg;
wire   [0:0] icmp_ln56_fu_1448_p2;
reg   [0:0] icmp_ln56_reg_2490;
reg   [0:0] icmp_ln56_reg_2490_pp0_iter7_reg;
reg   [0:0] icmp_ln56_reg_2490_pp0_iter8_reg;
reg   [0:0] icmp_ln56_reg_2490_pp0_iter9_reg;
reg   [0:0] icmp_ln56_reg_2490_pp0_iter10_reg;
reg   [0:0] icmp_ln56_reg_2490_pp0_iter11_reg;
reg   [3:0] tmp_64_reg_2497;
wire   [1:0] trunc_ln47_fu_1496_p1;
reg   [1:0] trunc_ln47_reg_2503;
reg   [1:0] trunc_ln47_reg_2503_pp0_iter11_reg;
reg   [3:0] tmp_67_reg_2516;
reg   [5:0] tmp_68_reg_2521;
reg   [3:0] tmp_69_reg_2526;
wire   [0:0] empty_84_fu_1540_p2;
reg   [0:0] empty_84_reg_2532;
reg   [0:0] empty_84_reg_2532_pp0_iter11_reg;
wire   [1:0] trunc_ln48_fu_1546_p1;
reg   [1:0] trunc_ln48_reg_2539;
reg   [1:0] trunc_ln48_reg_2539_pp0_iter11_reg;
reg   [6:0] udiv_ln7_cast_reg_2552;
reg   [3:0] tmp_73_reg_2559;
wire   [0:0] icmp_ln56_1_fu_1579_p2;
reg   [0:0] icmp_ln56_1_reg_2564;
reg   [0:0] icmp_ln56_1_reg_2564_pp0_iter11_reg;
wire   [63:0] zext_ln46_fu_1842_p1;
reg   [63:0] zext_ln46_reg_2976;
wire   [7:0] ival_17_fu_1872_p3;
reg   [7:0] ival_17_reg_3004;
reg  signed [7:0] ival_17_reg_3004_pp0_iter13_reg;
wire   [7:0] ival_19_fu_1899_p3;
reg  signed [7:0] ival_19_reg_3009;
wire   [7:0] ival_21_fu_1929_p3;
reg   [7:0] ival_21_reg_3014;
reg   [7:0] ival_21_reg_3014_pp0_iter13_reg;
reg  signed [7:0] ival_21_reg_3014_pp0_iter14_reg;
wire   [7:0] ival_23_fu_1956_p3;
reg  signed [7:0] ival_23_reg_3019;
wire   [7:0] ival_24_fu_1963_p9;
reg   [7:0] ival_24_reg_3024;
reg   [7:0] ival_24_reg_3024_pp0_iter13_reg;
reg  signed [7:0] ival_24_reg_3024_pp0_iter14_reg;
wire   [7:0] ival_26_fu_2001_p3;
reg   [7:0] ival_26_reg_3029;
reg  signed [7:0] ival_26_reg_3029_pp0_iter13_reg;
wire   [7:0] ival_28_fu_2031_p3;
reg   [7:0] ival_28_reg_3034;
reg   [7:0] ival_28_reg_3034_pp0_iter13_reg;
reg  signed [7:0] ival_28_reg_3034_pp0_iter14_reg;
wire   [7:0] ival_30_fu_2058_p3;
reg  signed [7:0] ival_30_reg_3039;
wire   [7:0] ival_32_fu_2088_p3;
reg   [7:0] ival_32_reg_3044;
reg   [7:0] ival_32_reg_3044_pp0_iter13_reg;
reg   [7:0] ival_32_reg_3044_pp0_iter14_reg;
reg  signed [7:0] ival_32_reg_3044_pp0_iter15_reg;
reg  signed [12:0] BIAS_conv0_load_reg_3124;
reg   [20:0] M_reg_3129;
reg   [20:0] M_reg_3129_pp0_iter15_reg;
reg   [20:0] M_reg_3129_pp0_iter16_reg;
reg   [20:0] M_reg_3129_pp0_iter17_reg;
reg   [20:0] M_reg_3129_pp0_iter18_reg;
reg   [20:0] M_reg_3129_pp0_iter19_reg;
reg  signed [1:0] S_reg_3134;
reg  signed [1:0] S_reg_3134_pp0_iter15_reg;
reg  signed [1:0] S_reg_3134_pp0_iter16_reg;
reg  signed [1:0] S_reg_3134_pp0_iter17_reg;
reg  signed [1:0] S_reg_3134_pp0_iter18_reg;
reg  signed [1:0] S_reg_3134_pp0_iter19_reg;
reg  signed [1:0] S_reg_3134_pp0_iter20_reg;
reg  signed [1:0] S_reg_3134_pp0_iter21_reg;
reg  signed [7:0] p_ZL12FILTER_conv0_0_2_load_reg_3145;
reg  signed [7:0] p_ZL12FILTER_conv0_1_1_load_reg_3150;
reg  signed [7:0] p_ZL12FILTER_conv0_2_0_load_reg_3160;
reg   [7:0] p_ZL12FILTER_conv0_2_2_load_reg_3165;
reg  signed [7:0] p_ZL12FILTER_conv0_2_2_load_reg_3165_pp0_iter15_reg;
wire  signed [16:0] grp_fu_2320_p3;
reg  signed [16:0] add_ln58_10_reg_3220;
wire  signed [16:0] grp_fu_2328_p3;
wire  signed [16:0] grp_fu_2345_p3;
reg  signed [16:0] add_ln58_14_reg_3235;
wire   [17:0] acc_25_fu_2220_p3;
reg   [17:0] acc_25_reg_3245;
wire   [38:0] prod_fu_2234_p2;
reg   [38:0] prod_reg_3250;
wire   [38:0] add_ln27_fu_2267_p2;
reg   [38:0] add_ln27_reg_3255;
wire   [0:0] icmp_ln12_fu_2294_p2;
reg   [0:0] icmp_ln12_reg_3260;
wire   [7:0] trunc_ln14_fu_2300_p1;
reg   [7:0] trunc_ln14_reg_3265;
wire   [63:0] zext_ln57_13_fu_1661_p1;
wire   [63:0] zext_ln57_14_fu_1680_p1;
wire   [63:0] zext_ln57_15_fu_1699_p1;
wire   [63:0] zext_ln57_16_fu_1717_p1;
wire   [63:0] zext_ln57_17_fu_1735_p1;
wire   [63:0] zext_ln57_18_fu_1753_p1;
wire   [63:0] zext_ln57_20_fu_1775_p1;
wire   [63:0] zext_ln57_21_fu_1794_p1;
wire   [63:0] zext_ln57_22_fu_1813_p1;
reg   [4:0] icol_fu_178;
reg   [4:0] ap_sig_allocacmp_icol_load;
wire    ap_loop_init;
reg   [4:0] orow_fu_182;
reg   [9:0] indvar_flatten6_fu_186;
wire   [9:0] select_ln47_2_fu_1290_p3;
reg   [9:0] ap_sig_allocacmp_indvar_flatten6_load;
wire    ap_block_pp0_stage0;
reg   [3:0] och_fu_190;
wire   [3:0] select_ln46_4_fu_1835_p3;
reg   [12:0] indvar_flatten21_fu_194;
wire   [12:0] add_ln46_18_fu_1269_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten21_load;
reg    ap_block_pp0_stage0_01001_grp1;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local;
reg    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce0_local;
reg   [6:0] p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local;
reg    p_ZL12FILTER_conv0_0_1_ce0_local;
reg    p_ZL12FILTER_conv0_1_0_ce0_local;
reg    p_ZL12FILTER_conv0_2_1_ce0_local;
reg    BIAS_conv0_ce0_local;
reg    REQUANT_conv0_ce0_local;
reg    SHIFT_conv0_ce0_local;
reg    p_ZL12FILTER_conv0_0_0_ce0_local;
reg    p_ZL12FILTER_conv0_0_2_ce0_local;
reg    p_ZL12FILTER_conv0_1_1_ce0_local;
reg    p_ZL12FILTER_conv0_1_2_ce0_local;
reg    p_ZL12FILTER_conv0_2_0_ce0_local;
reg    p_ZL12FILTER_conv0_2_2_ce0_local;
wire   [63:0] grp_fu_1054_p0;
wire   [65:0] grp_fu_1054_p1;
wire   [63:0] grp_fu_1059_p0;
wire   [65:0] grp_fu_1059_p1;
wire   [7:0] grp_fu_1064_p7;
wire   [7:0] grp_fu_1083_p7;
wire   [7:0] grp_fu_1102_p7;
wire   [7:0] grp_fu_1121_p7;
wire   [7:0] grp_fu_1140_p7;
wire   [7:0] grp_fu_1159_p7;
wire   [7:0] grp_fu_1178_p7;
wire   [7:0] grp_fu_1197_p7;
wire   [7:0] grp_fu_1216_p7;
wire   [9:0] add_ln47_fu_1284_p2;
wire   [0:0] icmp_ln48_fu_1326_p2;
wire   [0:0] xor_ln46_fu_1321_p2;
wire   [0:0] empty_fu_1344_p2;
wire   [4:0] indvars_iv_next72_dup_fu_1338_p2;
wire   [2:0] grp_fu_1370_p1;
wire   [2:0] grp_fu_1375_p1;
wire   [5:0] zext_ln47_fu_1390_p1;
wire   [4:0] mul_ln48_fu_1405_p0;
wire   [6:0] mul_ln48_fu_1405_p1;
wire   [10:0] mul_ln48_fu_1405_p2;
wire   [5:0] zext_ln48_fu_1399_p1;
wire  signed [63:0] zext38_cast_fu_1427_p1;
wire  signed [63:0] sext_ln56_fu_1440_p1;
wire   [4:0] indvars_iv_next72660_fu_1453_p2;
wire   [4:0] indvars_iv_next72_mid1_fu_1465_p2;
wire   [4:0] select_ln46_3_fu_1458_p3;
wire   [4:0] mul_ln47_fu_1480_p0;
wire   [6:0] mul_ln47_fu_1480_p1;
wire   [10:0] mul_ln47_fu_1480_p2;
wire   [1:0] grp_fu_1370_p2;
wire   [128:0] grp_fu_1054_p2;
wire   [4:0] indvars_iv_next72_mid2_fu_1470_p3;
wire   [4:0] mul36_fu_1524_p0;
wire   [6:0] mul36_fu_1524_p1;
wire   [10:0] mul36_fu_1524_p2;
wire   [1:0] grp_fu_1375_p2;
wire   [128:0] grp_fu_1059_p2;
wire   [4:0] mul_ln56_1_fu_1563_p0;
wire   [6:0] mul_ln56_1_fu_1563_p1;
wire   [10:0] mul_ln56_1_fu_1563_p2;
wire   [4:0] tmp_66_fu_1591_p3;
wire   [6:0] tmp_65_fu_1584_p3;
wire   [6:0] zext_ln47_4_fu_1598_p1;
wire   [6:0] p_shl_fu_1608_p3;
wire   [6:0] p_shl2_fu_1615_p3;
wire   [4:0] tmp_71_fu_1635_p3;
wire   [6:0] tmp_70_fu_1628_p3;
wire   [6:0] p_shl58_fu_1642_p1;
wire   [6:0] add_ln57_20_fu_1622_p2;
wire   [6:0] zext_ln57_fu_1652_p1;
wire   [6:0] add_ln57_fu_1655_p2;
wire   [6:0] add_ln47_1_fu_1602_p2;
wire   [6:0] add_ln57_12_fu_1674_p2;
wire   [6:0] mul_ln57_5_fu_1646_p2;
wire   [6:0] add_ln57_13_fu_1693_p2;
wire   [6:0] add_ln57_14_fu_1712_p2;
wire   [6:0] add_ln57_15_fu_1730_p2;
wire   [6:0] add_ln57_16_fu_1748_p2;
wire   [6:0] zext_ln57_19_fu_1766_p1;
wire   [6:0] add_ln57_17_fu_1769_p2;
wire   [6:0] add_ln57_18_fu_1788_p2;
wire   [6:0] add_ln57_19_fu_1807_p2;
wire   [3:0] add_ln46_fu_1829_p2;
wire   [7:0] grp_fu_1064_p9;
wire   [7:0] grp_fu_1083_p9;
wire   [7:0] grp_fu_1102_p9;
wire   [7:0] ival_fu_1853_p7;
wire   [0:0] or_ln56_fu_1849_p2;
wire   [7:0] ival_fu_1853_p9;
wire   [7:0] grp_fu_1121_p9;
wire   [7:0] grp_fu_1140_p9;
wire   [7:0] grp_fu_1159_p9;
wire   [7:0] ival_18_fu_1880_p7;
wire   [7:0] ival_18_fu_1880_p9;
wire   [7:0] grp_fu_1178_p9;
wire   [7:0] grp_fu_1197_p9;
wire   [7:0] grp_fu_1216_p9;
wire   [7:0] ival_20_fu_1910_p7;
wire   [0:0] or_ln56_1_fu_1906_p2;
wire   [7:0] ival_20_fu_1910_p9;
wire   [7:0] ival_22_fu_1937_p7;
wire   [7:0] ival_22_fu_1937_p9;
wire   [7:0] ival_24_fu_1963_p7;
wire   [7:0] ival_25_fu_1982_p7;
wire   [7:0] ival_25_fu_1982_p9;
wire   [7:0] ival_27_fu_2012_p7;
wire   [0:0] or_ln56_2_fu_2008_p2;
wire   [7:0] ival_27_fu_2012_p9;
wire   [7:0] ival_29_fu_2039_p7;
wire   [7:0] ival_29_fu_2039_p9;
wire   [7:0] ival_31_fu_2069_p7;
wire   [0:0] or_ln56_3_fu_2065_p2;
wire   [7:0] ival_31_fu_2069_p9;
wire  signed [15:0] mul_ln58_fu_2151_p2;
wire  signed [15:0] mul_ln58_12_fu_2167_p2;
wire  signed [14:0] grp_fu_2311_p3;
wire  signed [15:0] grp_fu_2336_p3;
wire  signed [16:0] sext_ln58_33_fu_2186_p1;
(* use_dsp48 = "no" *) wire  signed [16:0] acc_27_fu_2189_p2;
wire  signed [17:0] sext_ln58_35_fu_2198_p1;
wire  signed [17:0] grp_fu_2353_p3;
(* use_dsp48 = "no" *) wire  signed [17:0] acc_28_fu_2201_p2;
wire  signed [18:0] grp_fu_2362_p3;
wire   [0:0] tmp_74_fu_2213_p3;
wire   [17:0] trunc_ln49_fu_2210_p1;
wire   [20:0] prod_fu_2234_p0;
wire   [17:0] prod_fu_2234_p1;
wire  signed [2:0] S_cast7_fu_2240_p1;
wire   [2:0] sub_i_i67_i_fu_2243_p2;
wire  signed [4:0] sub_i_i67_i_cast_cast_cast_cast_cast_fu_2249_p1;
wire   [29:0] sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2253_p1;
wire   [29:0] round_fu_2257_p2;
wire   [38:0] zext_ln27_fu_2263_p1;
wire  signed [4:0] S_cast1_cast_cast_cast_cast_fu_2272_p1;
wire   [38:0] S_cast1_cast_cast_cast_cast_cast_fu_2275_p1;
wire   [38:0] requant_fu_2279_p2;
wire   [2:0] tmp_75_fu_2284_p4;
reg    grp_fu_1054_ce;
reg    grp_fu_1059_ce;
reg    grp_fu_1370_ce;
reg    grp_fu_1375_ce;
reg    grp_fu_2311_ce;
reg    grp_fu_2320_ce;
reg    grp_fu_2328_ce;
reg    grp_fu_2336_ce;
reg    grp_fu_2345_ce;
reg    grp_fu_2353_ce;
reg    grp_fu_2362_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [128:0] grp_fu_1054_p00;
wire   [128:0] grp_fu_1059_p00;
wire   [10:0] mul36_fu_1524_p00;
wire   [10:0] mul_ln47_fu_1480_p00;
wire   [10:0] mul_ln48_fu_1405_p00;
wire   [10:0] mul_ln56_1_fu_1563_p00;
wire   [38:0] prod_fu_2234_p00;
wire   [38:0] prod_fu_2234_p10;
reg    ap_condition_857;
reg    ap_condition_890;
reg    ap_condition_912;
reg    ap_condition_860;
reg    ap_condition_852;
reg    ap_condition_888;
reg    ap_condition_910;
reg    ap_condition_855;
reg    ap_condition_846;
reg    ap_condition_886;
reg    ap_condition_908;
reg    ap_condition_850;
reg    ap_condition_839;
reg    ap_condition_884;
reg    ap_condition_906;
reg    ap_condition_843;
reg    ap_condition_832;
reg    ap_condition_882;
reg    ap_condition_904;
reg    ap_condition_836;
reg    ap_condition_824;
reg    ap_condition_879;
reg    ap_condition_902;
reg    ap_condition_829;
reg    ap_condition_816;
reg    ap_condition_876;
reg    ap_condition_900;
reg    ap_condition_821;
reg    ap_condition_802;
reg    ap_condition_872;
reg    ap_condition_897;
reg    ap_condition_813;
reg    ap_condition_862;
reg    ap_condition_892;
reg    ap_condition_914;
reg    ap_condition_865;
wire   [1:0] grp_fu_1064_p1;
wire  signed [1:0] grp_fu_1064_p3;
wire   [1:0] grp_fu_1064_p5;
wire   [1:0] grp_fu_1083_p1;
wire  signed [1:0] grp_fu_1083_p3;
wire   [1:0] grp_fu_1083_p5;
wire   [1:0] grp_fu_1102_p1;
wire  signed [1:0] grp_fu_1102_p3;
wire   [1:0] grp_fu_1102_p5;
wire   [1:0] grp_fu_1121_p1;
wire   [1:0] grp_fu_1121_p3;
wire  signed [1:0] grp_fu_1121_p5;
wire   [1:0] grp_fu_1140_p1;
wire   [1:0] grp_fu_1140_p3;
wire  signed [1:0] grp_fu_1140_p5;
wire   [1:0] grp_fu_1159_p1;
wire   [1:0] grp_fu_1159_p3;
wire  signed [1:0] grp_fu_1159_p5;
wire  signed [1:0] grp_fu_1178_p1;
wire   [1:0] grp_fu_1178_p3;
wire   [1:0] grp_fu_1178_p5;
wire  signed [1:0] grp_fu_1197_p1;
wire   [1:0] grp_fu_1197_p3;
wire   [1:0] grp_fu_1197_p5;
wire  signed [1:0] grp_fu_1216_p1;
wire   [1:0] grp_fu_1216_p3;
wire   [1:0] grp_fu_1216_p5;
wire   [1:0] ival_fu_1853_p1;
wire  signed [1:0] ival_fu_1853_p3;
wire   [1:0] ival_fu_1853_p5;
wire   [1:0] ival_18_fu_1880_p1;
wire  signed [1:0] ival_18_fu_1880_p3;
wire   [1:0] ival_18_fu_1880_p5;
wire   [1:0] ival_20_fu_1910_p1;
wire  signed [1:0] ival_20_fu_1910_p3;
wire   [1:0] ival_20_fu_1910_p5;
wire   [1:0] ival_22_fu_1937_p1;
wire   [1:0] ival_22_fu_1937_p3;
wire  signed [1:0] ival_22_fu_1937_p5;
wire   [1:0] ival_24_fu_1963_p1;
wire   [1:0] ival_24_fu_1963_p3;
wire  signed [1:0] ival_24_fu_1963_p5;
wire   [1:0] ival_25_fu_1982_p1;
wire   [1:0] ival_25_fu_1982_p3;
wire  signed [1:0] ival_25_fu_1982_p5;
wire  signed [1:0] ival_27_fu_2012_p1;
wire   [1:0] ival_27_fu_2012_p3;
wire   [1:0] ival_27_fu_2012_p5;
wire  signed [1:0] ival_29_fu_2039_p1;
wire   [1:0] ival_29_fu_2039_p3;
wire   [1:0] ival_29_fu_2039_p5;
wire  signed [1:0] ival_31_fu_2069_p1;
wire   [1:0] ival_31_fu_2069_p3;
wire   [1:0] ival_31_fu_2069_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 icol_fu_178 = 5'd0;
#0 orow_fu_182 = 5'd0;
#0 indvar_flatten6_fu_186 = 10'd0;
#0 och_fu_190 = 4'd0;
#0 indvar_flatten21_fu_194 = 13'd0;
#0 ap_done_reg = 1'b0;
end

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_BIAS_convbkb #(
    .DataWidth( 13 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
BIAS_conv0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BIAS_conv0_address0),
    .ce0(BIAS_conv0_ce0_local),
    .q0(BIAS_conv0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_REQUANT_ccud #(
    .DataWidth( 21 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
REQUANT_conv0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(REQUANT_conv0_address0),
    .ce0(REQUANT_conv0_ce0_local),
    .q0(REQUANT_conv0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_SHIFT_condEe #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
SHIFT_conv0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SHIFT_conv0_address0),
    .ce0(SHIFT_conv0_ce0_local),
    .q0(SHIFT_conv0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILeOg #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_0_0_address0),
    .ce0(p_ZL12FILTER_conv0_0_0_ce0_local),
    .q0(p_ZL12FILTER_conv0_0_0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILfYi #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_0_1_address0),
    .ce0(p_ZL12FILTER_conv0_0_1_ce0_local),
    .q0(p_ZL12FILTER_conv0_0_1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILg8j #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_0_2_address0),
    .ce0(p_ZL12FILTER_conv0_0_2_ce0_local),
    .q0(p_ZL12FILTER_conv0_0_2_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILhbi #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_1_0_address0),
    .ce0(p_ZL12FILTER_conv0_1_0_ce0_local),
    .q0(p_ZL12FILTER_conv0_1_0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILibs #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_1_1_address0),
    .ce0(p_ZL12FILTER_conv0_1_1_ce0_local),
    .q0(p_ZL12FILTER_conv0_1_1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILjbC #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_1_2_address0),
    .ce0(p_ZL12FILTER_conv0_1_2_ce0_local),
    .q0(p_ZL12FILTER_conv0_1_2_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILkbM #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_2_0_address0),
    .ce0(p_ZL12FILTER_conv0_2_0_ce0_local),
    .q0(p_ZL12FILTER_conv0_2_0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILlbW #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_2_1_address0),
    .ce0(p_ZL12FILTER_conv0_2_1_ce0_local),
    .q0(p_ZL12FILTER_conv0_2_1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_p_ZL12FILmb6 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p_ZL12FILTER_conv0_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv0_2_2_address0),
    .ce0(p_ZL12FILTER_conv0_2_2_ce0_local),
    .q0(p_ZL12FILTER_conv0_2_2_q0)
);

layers_test_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1054_p0),
    .din1(grp_fu_1054_p1),
    .ce(grp_fu_1054_ce),
    .dout(grp_fu_1054_p2)
);

layers_test_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1059_p0),
    .din1(grp_fu_1059_p1),
    .ce(grp_fu_1059_ce),
    .dout(grp_fu_1059_p2)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U28(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_q0),
    .def(grp_fu_1064_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1064_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U29(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_q0),
    .def(grp_fu_1083_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1083_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U30(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_q0),
    .def(grp_fu_1102_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1102_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U31(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_q0),
    .def(grp_fu_1121_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1121_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U32(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_q0),
    .def(grp_fu_1140_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1140_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U33(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_q0),
    .def(grp_fu_1159_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1159_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U34(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_q0),
    .def(grp_fu_1178_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1178_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U35(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_q0),
    .def(grp_fu_1197_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1197_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U36(
    .din0(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_q0),
    .din1(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_q0),
    .din2(p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_q0),
    .def(grp_fu_1216_p7),
    .sel(trunc_ln48_reg_2539_pp0_iter11_reg),
    .dout(grp_fu_1216_p9)
);

layers_test_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_5ns_3ns_2_9_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln47_reg_2443),
    .din1(grp_fu_1370_p1),
    .ce(grp_fu_1370_ce),
    .dout(grp_fu_1370_p2)
);

layers_test_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_5ns_3ns_2_9_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ocol_mid2_reg_2435),
    .din1(grp_fu_1375_p1),
    .ce(grp_fu_1375_ce),
    .dout(grp_fu_1375_p2)
);

layers_test_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U39(
    .din0(mul_ln48_fu_1405_p0),
    .din1(mul_ln48_fu_1405_p1),
    .dout(mul_ln48_fu_1405_p2)
);

layers_test_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U40(
    .din0(mul_ln47_fu_1480_p0),
    .din1(mul_ln47_fu_1480_p1),
    .dout(mul_ln47_fu_1480_p2)
);

layers_test_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U41(
    .din0(mul36_fu_1524_p0),
    .din1(mul36_fu_1524_p1),
    .dout(mul36_fu_1524_p2)
);

layers_test_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U42(
    .din0(mul_ln56_1_fu_1563_p0),
    .din1(mul_ln56_1_fu_1563_p1),
    .dout(mul_ln56_1_fu_1563_p2)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U43(
    .din0(grp_fu_1064_p9),
    .din1(grp_fu_1083_p9),
    .din2(grp_fu_1102_p9),
    .def(ival_fu_1853_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_fu_1853_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U44(
    .din0(grp_fu_1121_p9),
    .din1(grp_fu_1140_p9),
    .din2(grp_fu_1159_p9),
    .def(ival_18_fu_1880_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_18_fu_1880_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U45(
    .din0(grp_fu_1178_p9),
    .din1(grp_fu_1197_p9),
    .din2(grp_fu_1216_p9),
    .def(ival_20_fu_1910_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_20_fu_1910_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U46(
    .din0(grp_fu_1064_p9),
    .din1(grp_fu_1083_p9),
    .din2(grp_fu_1102_p9),
    .def(ival_22_fu_1937_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_22_fu_1937_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U47(
    .din0(grp_fu_1121_p9),
    .din1(grp_fu_1140_p9),
    .din2(grp_fu_1159_p9),
    .def(ival_24_fu_1963_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_24_fu_1963_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U48(
    .din0(grp_fu_1178_p9),
    .din1(grp_fu_1197_p9),
    .din2(grp_fu_1216_p9),
    .def(ival_25_fu_1982_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_25_fu_1982_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U49(
    .din0(grp_fu_1064_p9),
    .din1(grp_fu_1083_p9),
    .din2(grp_fu_1102_p9),
    .def(ival_27_fu_2012_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_27_fu_2012_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U50(
    .din0(grp_fu_1121_p9),
    .din1(grp_fu_1140_p9),
    .din2(grp_fu_1159_p9),
    .def(ival_29_fu_2039_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_29_fu_2039_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U51(
    .din0(grp_fu_1178_p9),
    .din1(grp_fu_1197_p9),
    .din2(grp_fu_1216_p9),
    .def(ival_31_fu_2069_p7),
    .sel(trunc_ln47_reg_2503_pp0_iter11_reg),
    .dout(ival_31_fu_2069_p9)
);

layers_test_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U52(
    .din0(ival_21_reg_3014_pp0_iter14_reg),
    .din1(p_ZL12FILTER_conv0_0_2_load_reg_3145),
    .dout(mul_ln58_fu_2151_p2)
);

layers_test_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U53(
    .din0(ival_28_reg_3034_pp0_iter14_reg),
    .din1(p_ZL12FILTER_conv0_2_0_load_reg_3160),
    .dout(mul_ln58_12_fu_2167_p2)
);

layers_test_mul_21ns_18ns_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 39 ))
mul_21ns_18ns_39_1_1_U54(
    .din0(prod_fu_2234_p0),
    .din1(prod_fu_2234_p1),
    .dout(prod_fu_2234_p2)
);

layers_test_mac_muladd_8s_8s_13s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8s_8s_13s_15_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ival_19_reg_3009),
    .din1(p_ZL12FILTER_conv0_0_1_q0),
    .din2(BIAS_conv0_load_reg_3124),
    .ce(grp_fu_2311_ce),
    .dout(grp_fu_2311_p3)
);

layers_test_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ival_23_reg_3019),
    .din1(p_ZL12FILTER_conv0_1_0_q0),
    .din2(mul_ln58_fu_2151_p2),
    .ce(grp_fu_2320_ce),
    .dout(grp_fu_2320_p3)
);

layers_test_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ival_30_reg_3039),
    .din1(p_ZL12FILTER_conv0_2_1_q0),
    .din2(mul_ln58_12_fu_2167_p2),
    .ce(grp_fu_2328_ce),
    .dout(grp_fu_2328_p3)
);

layers_test_mac_muladd_8s_8s_15s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_8s_15s_16_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ival_17_reg_3004_pp0_iter13_reg),
    .din1(p_ZL12FILTER_conv0_0_0_q0),
    .din2(grp_fu_2311_p3),
    .ce(grp_fu_2336_ce),
    .dout(grp_fu_2336_p3)
);

layers_test_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ival_26_reg_3029_pp0_iter13_reg),
    .din1(p_ZL12FILTER_conv0_1_2_q0),
    .din2(grp_fu_2328_p3),
    .ce(grp_fu_2345_ce),
    .dout(grp_fu_2345_p3)
);

layers_test_mac_muladd_8s_8s_17s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_8s_8s_17s_18_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ival_24_reg_3024_pp0_iter14_reg),
    .din1(p_ZL12FILTER_conv0_1_1_load_reg_3150),
    .din2(acc_27_fu_2189_p2),
    .ce(grp_fu_2353_ce),
    .dout(grp_fu_2353_p3)
);

layers_test_mac_muladd_8s_8s_18s_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
mac_muladd_8s_8s_18s_19_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ival_32_reg_3044_pp0_iter15_reg),
    .din1(p_ZL12FILTER_conv0_2_2_load_reg_3165_pp0_iter15_reg),
    .din2(acc_28_fu_2201_p2),
    .ce(grp_fu_2362_ce),
    .dout(grp_fu_2362_p3)
);

layers_test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            icol_fu_178 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            icol_fu_178 <= add_ln55_fu_1380_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_1263_p2 == 1'd0))) begin
            indvar_flatten21_fu_194 <= add_ln46_18_fu_1269_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten21_fu_194 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_1263_p2 == 1'd0))) begin
            indvar_flatten6_fu_186 <= select_ln47_2_fu_1290_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_186 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            och_fu_190 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter12 == 1'b1)) begin
            och_fu_190 <= select_ln46_4_fu_1835_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        if ((ap_loop_init == 1'b1)) begin
            orow_fu_182 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            orow_fu_182 <= select_ln47_fu_1357_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        BIAS_conv0_load_reg_3124 <= BIAS_conv0_q0;
        M_reg_3129 <= REQUANT_conv0_q0;
        M_reg_3129_pp0_iter15_reg <= M_reg_3129;
        M_reg_3129_pp0_iter16_reg <= M_reg_3129_pp0_iter15_reg;
        M_reg_3129_pp0_iter17_reg <= M_reg_3129_pp0_iter16_reg;
        M_reg_3129_pp0_iter18_reg <= M_reg_3129_pp0_iter17_reg;
        M_reg_3129_pp0_iter19_reg <= M_reg_3129_pp0_iter18_reg;
        S_reg_3134 <= SHIFT_conv0_q0;
        S_reg_3134_pp0_iter15_reg <= S_reg_3134;
        S_reg_3134_pp0_iter16_reg <= S_reg_3134_pp0_iter15_reg;
        S_reg_3134_pp0_iter17_reg <= S_reg_3134_pp0_iter16_reg;
        S_reg_3134_pp0_iter18_reg <= S_reg_3134_pp0_iter17_reg;
        S_reg_3134_pp0_iter19_reg <= S_reg_3134_pp0_iter18_reg;
        S_reg_3134_pp0_iter20_reg <= S_reg_3134_pp0_iter19_reg;
        S_reg_3134_pp0_iter21_reg <= S_reg_3134_pp0_iter20_reg;
        acc_25_reg_3245 <= acc_25_fu_2220_p3;
        add_ln27_reg_3255 <= add_ln27_fu_2267_p2;
        add_ln55_reg_2450 <= add_ln55_fu_1380_p2;
        add_ln55_reg_2450_pp0_iter3_reg <= add_ln55_reg_2450;
        add_ln55_reg_2450_pp0_iter4_reg <= add_ln55_reg_2450_pp0_iter3_reg;
        add_ln55_reg_2450_pp0_iter5_reg <= add_ln55_reg_2450_pp0_iter4_reg;
        add_ln55_reg_2450_pp0_iter6_reg <= add_ln55_reg_2450_pp0_iter5_reg;
        add_ln55_reg_2450_pp0_iter7_reg <= add_ln55_reg_2450_pp0_iter6_reg;
        add_ln55_reg_2450_pp0_iter8_reg <= add_ln55_reg_2450_pp0_iter7_reg;
        add_ln55_reg_2450_pp0_iter9_reg <= add_ln55_reg_2450_pp0_iter8_reg;
        and_ln46_reg_2430_pp0_iter2_reg <= and_ln46_reg_2430;
        and_ln46_reg_2430_pp0_iter3_reg <= and_ln46_reg_2430_pp0_iter2_reg;
        and_ln46_reg_2430_pp0_iter4_reg <= and_ln46_reg_2430_pp0_iter3_reg;
        and_ln46_reg_2430_pp0_iter5_reg <= and_ln46_reg_2430_pp0_iter4_reg;
        and_ln46_reg_2430_pp0_iter6_reg <= and_ln46_reg_2430_pp0_iter5_reg;
        and_ln46_reg_2430_pp0_iter7_reg <= and_ln46_reg_2430_pp0_iter6_reg;
        and_ln46_reg_2430_pp0_iter8_reg <= and_ln46_reg_2430_pp0_iter7_reg;
        and_ln46_reg_2430_pp0_iter9_reg <= and_ln46_reg_2430_pp0_iter8_reg;
        empty_82_reg_2456 <= empty_82_fu_1393_p2;
        empty_83_reg_2478 <= empty_83_fu_1435_p2;
        empty_83_reg_2478_pp0_iter10_reg <= empty_83_reg_2478_pp0_iter9_reg;
        empty_83_reg_2478_pp0_iter11_reg <= empty_83_reg_2478_pp0_iter10_reg;
        empty_83_reg_2478_pp0_iter7_reg <= empty_83_reg_2478;
        empty_83_reg_2478_pp0_iter8_reg <= empty_83_reg_2478_pp0_iter7_reg;
        empty_83_reg_2478_pp0_iter9_reg <= empty_83_reg_2478_pp0_iter8_reg;
        empty_84_reg_2532 <= empty_84_fu_1540_p2;
        empty_84_reg_2532_pp0_iter11_reg <= empty_84_reg_2532;
        empty_85_reg_2467 <= empty_85_fu_1421_p2;
        icmp_ln12_reg_3260 <= icmp_ln12_fu_2294_p2;
        icmp_ln56_1_reg_2564 <= icmp_ln56_1_fu_1579_p2;
        icmp_ln56_1_reg_2564_pp0_iter11_reg <= icmp_ln56_1_reg_2564;
        icmp_ln56_reg_2490 <= icmp_ln56_fu_1448_p2;
        icmp_ln56_reg_2490_pp0_iter10_reg <= icmp_ln56_reg_2490_pp0_iter9_reg;
        icmp_ln56_reg_2490_pp0_iter11_reg <= icmp_ln56_reg_2490_pp0_iter10_reg;
        icmp_ln56_reg_2490_pp0_iter7_reg <= icmp_ln56_reg_2490;
        icmp_ln56_reg_2490_pp0_iter8_reg <= icmp_ln56_reg_2490_pp0_iter7_reg;
        icmp_ln56_reg_2490_pp0_iter9_reg <= icmp_ln56_reg_2490_pp0_iter8_reg;
        ival_17_reg_3004 <= ival_17_fu_1872_p3;
        ival_17_reg_3004_pp0_iter13_reg <= ival_17_reg_3004;
        ival_19_reg_3009 <= ival_19_fu_1899_p3;
        ival_21_reg_3014 <= ival_21_fu_1929_p3;
        ival_21_reg_3014_pp0_iter13_reg <= ival_21_reg_3014;
        ival_21_reg_3014_pp0_iter14_reg <= ival_21_reg_3014_pp0_iter13_reg;
        ival_23_reg_3019 <= ival_23_fu_1956_p3;
        ival_24_reg_3024 <= ival_24_fu_1963_p9;
        ival_24_reg_3024_pp0_iter13_reg <= ival_24_reg_3024;
        ival_24_reg_3024_pp0_iter14_reg <= ival_24_reg_3024_pp0_iter13_reg;
        ival_26_reg_3029 <= ival_26_fu_2001_p3;
        ival_26_reg_3029_pp0_iter13_reg <= ival_26_reg_3029;
        ival_28_reg_3034 <= ival_28_fu_2031_p3;
        ival_28_reg_3034_pp0_iter13_reg <= ival_28_reg_3034;
        ival_28_reg_3034_pp0_iter14_reg <= ival_28_reg_3034_pp0_iter13_reg;
        ival_30_reg_3039 <= ival_30_fu_2058_p3;
        ival_32_reg_3044 <= ival_32_fu_2088_p3;
        ival_32_reg_3044_pp0_iter13_reg <= ival_32_reg_3044;
        ival_32_reg_3044_pp0_iter14_reg <= ival_32_reg_3044_pp0_iter13_reg;
        ival_32_reg_3044_pp0_iter15_reg <= ival_32_reg_3044_pp0_iter14_reg;
        ocol_mid2_reg_2435_pp0_iter2_reg <= ocol_mid2_reg_2435;
        ocol_mid2_reg_2435_pp0_iter3_reg <= ocol_mid2_reg_2435_pp0_iter2_reg;
        ocol_mid2_reg_2435_pp0_iter4_reg <= ocol_mid2_reg_2435_pp0_iter3_reg;
        orow_load_reg_2420_pp0_iter2_reg <= orow_load_reg_2420;
        orow_load_reg_2420_pp0_iter3_reg <= orow_load_reg_2420_pp0_iter2_reg;
        orow_load_reg_2420_pp0_iter4_reg <= orow_load_reg_2420_pp0_iter3_reg;
        orow_load_reg_2420_pp0_iter5_reg <= orow_load_reg_2420_pp0_iter4_reg;
        orow_load_reg_2420_pp0_iter6_reg <= orow_load_reg_2420_pp0_iter5_reg;
        orow_load_reg_2420_pp0_iter7_reg <= orow_load_reg_2420_pp0_iter6_reg;
        orow_load_reg_2420_pp0_iter8_reg <= orow_load_reg_2420_pp0_iter7_reg;
        orow_load_reg_2420_pp0_iter9_reg <= orow_load_reg_2420_pp0_iter8_reg;
        p_ZL12FILTER_conv0_0_2_load_reg_3145 <= p_ZL12FILTER_conv0_0_2_q0;
        p_ZL12FILTER_conv0_1_1_load_reg_3150 <= p_ZL12FILTER_conv0_1_1_q0;
        p_ZL12FILTER_conv0_2_0_load_reg_3160 <= p_ZL12FILTER_conv0_2_0_q0;
        p_ZL12FILTER_conv0_2_2_load_reg_3165 <= p_ZL12FILTER_conv0_2_2_q0;
        p_ZL12FILTER_conv0_2_2_load_reg_3165_pp0_iter15_reg <= p_ZL12FILTER_conv0_2_2_load_reg_3165;
        prod_reg_3250 <= prod_fu_2234_p2;
        select_ln46_reg_2425_pp0_iter2_reg <= select_ln46_reg_2425;
        select_ln46_reg_2425_pp0_iter3_reg <= select_ln46_reg_2425_pp0_iter2_reg;
        select_ln46_reg_2425_pp0_iter4_reg <= select_ln46_reg_2425_pp0_iter3_reg;
        select_ln46_reg_2425_pp0_iter5_reg <= select_ln46_reg_2425_pp0_iter4_reg;
        select_ln46_reg_2425_pp0_iter6_reg <= select_ln46_reg_2425_pp0_iter5_reg;
        select_ln46_reg_2425_pp0_iter7_reg <= select_ln46_reg_2425_pp0_iter6_reg;
        select_ln46_reg_2425_pp0_iter8_reg <= select_ln46_reg_2425_pp0_iter7_reg;
        select_ln46_reg_2425_pp0_iter9_reg <= select_ln46_reg_2425_pp0_iter8_reg;
        select_ln47_reg_2443_pp0_iter2_reg <= select_ln47_reg_2443;
        select_ln47_reg_2443_pp0_iter3_reg <= select_ln47_reg_2443_pp0_iter2_reg;
        select_ln47_reg_2443_pp0_iter4_reg <= select_ln47_reg_2443_pp0_iter3_reg;
        select_ln47_reg_2443_pp0_iter5_reg <= select_ln47_reg_2443_pp0_iter4_reg;
        select_ln47_reg_2443_pp0_iter6_reg <= select_ln47_reg_2443_pp0_iter5_reg;
        select_ln47_reg_2443_pp0_iter7_reg <= select_ln47_reg_2443_pp0_iter6_reg;
        select_ln47_reg_2443_pp0_iter8_reg <= select_ln47_reg_2443_pp0_iter7_reg;
        select_ln47_reg_2443_pp0_iter9_reg <= select_ln47_reg_2443_pp0_iter8_reg;
        tmp_64_reg_2497 <= {{mul_ln47_fu_1480_p2[10:7]}};
        tmp_67_reg_2516 <= {{grp_fu_1054_p2[69:66]}};
        tmp_68_reg_2521 <= {{grp_fu_1054_p2[71:66]}};
        tmp_69_reg_2526 <= {{mul36_fu_1524_p2[10:7]}};
        tmp_72_reg_2462 <= {{mul_ln48_fu_1405_p2[10:7]}};
        tmp_72_reg_2462_pp0_iter10_reg <= tmp_72_reg_2462_pp0_iter9_reg;
        tmp_72_reg_2462_pp0_iter6_reg <= tmp_72_reg_2462;
        tmp_72_reg_2462_pp0_iter7_reg <= tmp_72_reg_2462_pp0_iter6_reg;
        tmp_72_reg_2462_pp0_iter8_reg <= tmp_72_reg_2462_pp0_iter7_reg;
        tmp_72_reg_2462_pp0_iter9_reg <= tmp_72_reg_2462_pp0_iter8_reg;
        tmp_73_reg_2559 <= {{mul_ln56_1_fu_1563_p2[10:7]}};
        trunc_ln14_reg_3265 <= trunc_ln14_fu_2300_p1;
        trunc_ln47_reg_2503 <= trunc_ln47_fu_1496_p1;
        trunc_ln47_reg_2503_pp0_iter11_reg <= trunc_ln47_reg_2503;
        trunc_ln48_reg_2539 <= trunc_ln48_fu_1546_p1;
        trunc_ln48_reg_2539_pp0_iter11_reg <= trunc_ln48_reg_2539;
        udiv_ln7_cast_reg_2552 <= {{grp_fu_1059_p2[72:66]}};
        zext_ln46_reg_2976[3 : 0] <= zext_ln46_fu_1842_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        add_ln58_10_reg_3220 <= grp_fu_2320_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        add_ln58_14_reg_3235 <= grp_fu_2345_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        and_ln46_reg_2430 <= and_ln46_fu_1332_p2;
        ocol_mid2_reg_2435 <= ocol_mid2_fu_1349_p3;
        orow_load_reg_2420 <= orow_fu_182;
        select_ln46_reg_2425 <= select_ln46_fu_1314_p3;
        select_ln47_reg_2443 <= select_ln47_fu_1357_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln47_reg_2411_pp0_iter10_reg <= icmp_ln47_reg_2411_pp0_iter9_reg;
        icmp_ln47_reg_2411_pp0_iter11_reg <= icmp_ln47_reg_2411_pp0_iter10_reg;
        icmp_ln47_reg_2411_pp0_iter2_reg <= icmp_ln47_reg_2411_pp0_iter1_reg;
        icmp_ln47_reg_2411_pp0_iter3_reg <= icmp_ln47_reg_2411_pp0_iter2_reg;
        icmp_ln47_reg_2411_pp0_iter4_reg <= icmp_ln47_reg_2411_pp0_iter3_reg;
        icmp_ln47_reg_2411_pp0_iter5_reg <= icmp_ln47_reg_2411_pp0_iter4_reg;
        icmp_ln47_reg_2411_pp0_iter6_reg <= icmp_ln47_reg_2411_pp0_iter5_reg;
        icmp_ln47_reg_2411_pp0_iter7_reg <= icmp_ln47_reg_2411_pp0_iter6_reg;
        icmp_ln47_reg_2411_pp0_iter8_reg <= icmp_ln47_reg_2411_pp0_iter7_reg;
        icmp_ln47_reg_2411_pp0_iter9_reg <= icmp_ln47_reg_2411_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln47_reg_2411 <= icmp_ln47_fu_1278_p2;
        icmp_ln47_reg_2411_pp0_iter1_reg <= icmp_ln47_reg_2411;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        BIAS_conv0_ce0_local = 1'b1;
    end else begin
        BIAS_conv0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        REQUANT_conv0_ce0_local = 1'b1;
    end else begin
        REQUANT_conv0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        SHIFT_conv0_ce0_local = 1'b1;
    end else begin
        SHIFT_conv0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln46_fu_1263_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        ap_sig_allocacmp_icol_load = add_ln55_fu_1380_p2;
    end else begin
        ap_sig_allocacmp_icol_load = icol_fu_178;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten21_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten21_load = indvar_flatten21_fu_194;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_186;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        conv0_to_pool0_blk_n = conv0_to_pool0_full_n;
    end else begin
        conv0_to_pool0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        conv0_to_pool0_write = 1'b1;
    end else begin
        conv0_to_pool0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1054_ce = 1'b1;
    end else begin
        grp_fu_1054_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1059_ce = 1'b1;
    end else begin
        grp_fu_1059_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1370_ce = 1'b1;
    end else begin
        grp_fu_1370_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1375_ce = 1'b1;
    end else begin
        grp_fu_1375_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2311_ce = 1'b1;
    end else begin
        grp_fu_2311_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2320_ce = 1'b1;
    end else begin
        grp_fu_2320_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2328_ce = 1'b1;
    end else begin
        grp_fu_2328_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2336_ce = 1'b1;
    end else begin
        grp_fu_2336_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2345_ce = 1'b1;
    end else begin
        grp_fu_2345_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2353_ce = 1'b1;
    end else begin
        grp_fu_2353_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2362_ce = 1'b1;
    end else begin
        grp_fu_2362_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv0_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv0_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_860)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_912)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_890)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_857)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 
    == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_855)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_910)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_888)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_852)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & 
    (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_850)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_908)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_886)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_846)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 
    == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_843)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_906)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_884)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_839)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) 
    | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_836)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_904)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_882)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_832)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & 
    (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_829)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_902)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_879)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_824)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 
    == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_821)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_900)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_876)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_816)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 
    == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_813)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_897)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_872)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_802)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & 
    (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_22_fu_1813_p1;
        end else if ((1'b1 == ap_condition_865)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_15_fu_1699_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_18_fu_1753_p1;
        end else if ((1'b1 == ap_condition_914)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_21_fu_1794_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_14_fu_1680_p1;
        end else if ((1'b1 == ap_condition_892)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_17_fu_1735_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_20_fu_1775_p1;
        end else if ((1'b1 == ap_condition_862)) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_13_fu_1661_p1;
        end else if (((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0))) begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = zext_ln57_16_fu_1717_p1;
        end else begin
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 
    == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BIAS_conv0_address0 = zext_ln46_reg_2976;

assign REQUANT_conv0_address0 = zext_ln46_reg_2976;

assign SHIFT_conv0_address0 = zext_ln46_reg_2976;

assign S_cast1_cast_cast_cast_cast_cast_fu_2275_p1 = $unsigned(S_cast1_cast_cast_cast_cast_fu_2272_p1);

assign S_cast1_cast_cast_cast_cast_fu_2272_p1 = S_reg_3134_pp0_iter21_reg;

assign S_cast7_fu_2240_p1 = S_reg_3134_pp0_iter20_reg;

assign acc_25_fu_2220_p3 = ((tmp_74_fu_2213_p3[0:0] == 1'b1) ? 18'd0 : trunc_ln49_fu_2210_p1);

assign acc_27_fu_2189_p2 = ($signed(add_ln58_10_reg_3220) + $signed(sext_ln58_33_fu_2186_p1));

assign acc_28_fu_2201_p2 = ($signed(sext_ln58_35_fu_2198_p1) + $signed(grp_fu_2353_p3));

assign add_ln27_fu_2267_p2 = (prod_reg_3250 + zext_ln27_fu_2263_p1);

assign add_ln46_18_fu_1269_p2 = (ap_sig_allocacmp_indvar_flatten21_load + 13'd1);

assign add_ln46_fu_1829_p2 = (och_fu_190 + 4'd1);

assign add_ln47_1_fu_1602_p2 = (tmp_65_fu_1584_p3 + zext_ln47_4_fu_1598_p1);

assign add_ln47_fu_1284_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 10'd1);

assign add_ln55_fu_1380_p2 = (ocol_mid2_reg_2435 + 5'd1);

assign add_ln57_12_fu_1674_p2 = (add_ln47_1_fu_1602_p2 + zext_ln57_fu_1652_p1);

assign add_ln57_13_fu_1693_p2 = (mul_ln57_5_fu_1646_p2 + zext_ln57_fu_1652_p1);

assign add_ln57_14_fu_1712_p2 = (add_ln57_20_fu_1622_p2 + udiv_ln7_cast_reg_2552);

assign add_ln57_15_fu_1730_p2 = (add_ln47_1_fu_1602_p2 + udiv_ln7_cast_reg_2552);

assign add_ln57_16_fu_1748_p2 = (mul_ln57_5_fu_1646_p2 + udiv_ln7_cast_reg_2552);

assign add_ln57_17_fu_1769_p2 = (add_ln57_20_fu_1622_p2 + zext_ln57_19_fu_1766_p1);

assign add_ln57_18_fu_1788_p2 = (add_ln47_1_fu_1602_p2 + zext_ln57_19_fu_1766_p1);

assign add_ln57_19_fu_1807_p2 = (mul_ln57_5_fu_1646_p2 + zext_ln57_19_fu_1766_p1);

assign add_ln57_20_fu_1622_p2 = (p_shl_fu_1608_p3 + p_shl2_fu_1615_p3);

assign add_ln57_fu_1655_p2 = (add_ln57_20_fu_1622_p2 + zext_ln57_fu_1652_p1);

assign and_ln46_fu_1332_p2 = (xor_ln46_fu_1321_p2 & icmp_ln48_fu_1326_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((conv0_to_pool0_full_n == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((conv0_to_pool0_full_n == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((conv0_to_pool0_full_n == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((conv0_to_pool0_full_n == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_802 = ((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_813 = ((trunc_ln48_reg_2539 == 2'd0) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd2));
end

always @ (*) begin
    ap_condition_816 = ((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_821 = ((trunc_ln48_reg_2539 == 2'd1) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd2));
end

always @ (*) begin
    ap_condition_824 = ((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_829 = ((trunc_ln48_reg_2539 == 2'd2) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd2));
end

always @ (*) begin
    ap_condition_832 = ((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_836 = ((trunc_ln48_reg_2539 == 2'd0) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd0));
end

always @ (*) begin
    ap_condition_839 = ((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_843 = ((trunc_ln48_reg_2539 == 2'd1) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd0));
end

always @ (*) begin
    ap_condition_846 = ((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_850 = ((trunc_ln48_reg_2539 == 2'd2) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd0));
end

always @ (*) begin
    ap_condition_852 = ((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_855 = ((trunc_ln48_reg_2539 == 2'd0) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd1));
end

always @ (*) begin
    ap_condition_857 = ((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_860 = ((trunc_ln48_reg_2539 == 2'd1) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd1));
end

always @ (*) begin
    ap_condition_862 = ((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (empty_83_reg_2478_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_865 = ((trunc_ln48_reg_2539 == 2'd2) & (empty_84_reg_2532 == 1'd0) & (trunc_ln47_reg_2503 == 2'd1));
end

always @ (*) begin
    ap_condition_872 = ((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_876 = ((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_879 = ((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_882 = ((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_884 = ((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_886 = ((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_888 = ((trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_890 = ((trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_892 = ((trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2) & (icmp_ln56_reg_2490_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_condition_897 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd0));
end

always @ (*) begin
    ap_condition_900 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd0));
end

always @ (*) begin
    ap_condition_902 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd0));
end

always @ (*) begin
    ap_condition_904 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd1));
end

always @ (*) begin
    ap_condition_906 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd1));
end

always @ (*) begin
    ap_condition_908 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd1));
end

always @ (*) begin
    ap_condition_910 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd2) & (trunc_ln47_reg_2503 == 2'd2));
end

always @ (*) begin
    ap_condition_912 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd0) & (trunc_ln47_reg_2503 == 2'd2));
end

always @ (*) begin
    ap_condition_914 = ((icmp_ln56_1_reg_2564 == 1'd0) & (trunc_ln48_reg_2539 == 2'd1) & (trunc_ln47_reg_2503 == 2'd2));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv0_to_pool0_din = ((icmp_ln12_reg_3260[0:0] == 1'b1) ? 8'd127 : trunc_ln14_reg_3265);

assign empty_82_fu_1393_p2 = ($signed(zext_ln47_fu_1390_p1) + $signed(6'd63));

assign empty_83_fu_1435_p2 = ((empty_82_reg_2456 > 6'd27) ? 1'b1 : 1'b0);

assign empty_84_fu_1540_p2 = ((indvars_iv_next72_mid2_fu_1470_p3 > 5'd27) ? 1'b1 : 1'b0);

assign empty_85_fu_1421_p2 = ($signed(zext_ln48_fu_1399_p1) + $signed(6'd63));

assign empty_fu_1344_p2 = (icmp_ln47_reg_2411 | and_ln46_fu_1332_p2);

assign grp_fu_1054_p0 = grp_fu_1054_p00;

assign grp_fu_1054_p00 = $unsigned(zext38_cast_fu_1427_p1);

assign grp_fu_1054_p1 = 129'd24595658764946068822;

assign grp_fu_1059_p0 = grp_fu_1059_p00;

assign grp_fu_1059_p00 = $unsigned(sext_ln56_fu_1440_p1);

assign grp_fu_1059_p1 = 129'd24595658764946068822;

assign grp_fu_1064_p7 = 'bx;

assign grp_fu_1083_p7 = 'bx;

assign grp_fu_1102_p7 = 'bx;

assign grp_fu_1121_p7 = 'bx;

assign grp_fu_1140_p7 = 'bx;

assign grp_fu_1159_p7 = 'bx;

assign grp_fu_1178_p7 = 'bx;

assign grp_fu_1197_p7 = 'bx;

assign grp_fu_1216_p7 = 'bx;

assign grp_fu_1370_p1 = 5'd3;

assign grp_fu_1375_p1 = 5'd3;

assign icmp_ln12_fu_2294_p2 = (($signed(tmp_75_fu_2284_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1263_p2 = ((ap_sig_allocacmp_indvar_flatten21_load == 13'd6272) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_1278_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_1326_p2 = ((ap_sig_allocacmp_icol_load == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1579_p2 = ((add_ln55_reg_2450_pp0_iter9_reg > 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1448_p2 = ((empty_85_reg_2467 > 6'd27) ? 1'b1 : 1'b0);

assign indvars_iv_next72660_fu_1453_p2 = (orow_load_reg_2420_pp0_iter9_reg + 5'd1);

assign indvars_iv_next72_dup_fu_1338_p2 = (select_ln46_fu_1314_p3 + 5'd1);

assign indvars_iv_next72_mid1_fu_1465_p2 = (select_ln46_reg_2425_pp0_iter9_reg + 5'd2);

assign indvars_iv_next72_mid2_fu_1470_p3 = ((and_ln46_reg_2430_pp0_iter9_reg[0:0] == 1'b1) ? indvars_iv_next72_mid1_fu_1465_p2 : select_ln46_3_fu_1458_p3);

assign ival_17_fu_1872_p3 = ((or_ln56_fu_1849_p2[0:0] == 1'b1) ? 8'd0 : ival_fu_1853_p9);

assign ival_18_fu_1880_p7 = 'bx;

assign ival_19_fu_1899_p3 = ((empty_83_reg_2478_pp0_iter11_reg[0:0] == 1'b1) ? 8'd0 : ival_18_fu_1880_p9);

assign ival_20_fu_1910_p7 = 'bx;

assign ival_21_fu_1929_p3 = ((or_ln56_1_fu_1906_p2[0:0] == 1'b1) ? 8'd0 : ival_20_fu_1910_p9);

assign ival_22_fu_1937_p7 = 'bx;

assign ival_23_fu_1956_p3 = ((icmp_ln56_reg_2490_pp0_iter11_reg[0:0] == 1'b1) ? 8'd0 : ival_22_fu_1937_p9);

assign ival_24_fu_1963_p7 = 'bx;

assign ival_25_fu_1982_p7 = 'bx;

assign ival_26_fu_2001_p3 = ((icmp_ln56_1_reg_2564_pp0_iter11_reg[0:0] == 1'b1) ? 8'd0 : ival_25_fu_1982_p9);

assign ival_27_fu_2012_p7 = 'bx;

assign ival_28_fu_2031_p3 = ((or_ln56_2_fu_2008_p2[0:0] == 1'b1) ? 8'd0 : ival_27_fu_2012_p9);

assign ival_29_fu_2039_p7 = 'bx;

assign ival_30_fu_2058_p3 = ((empty_84_reg_2532_pp0_iter11_reg[0:0] == 1'b1) ? 8'd0 : ival_29_fu_2039_p9);

assign ival_31_fu_2069_p7 = 'bx;

assign ival_32_fu_2088_p3 = ((or_ln56_3_fu_2065_p2[0:0] == 1'b1) ? 8'd0 : ival_31_fu_2069_p9);

assign ival_fu_1853_p7 = 'bx;

assign mul36_fu_1524_p0 = mul36_fu_1524_p00;

assign mul36_fu_1524_p00 = indvars_iv_next72_mid2_fu_1470_p3;

assign mul36_fu_1524_p1 = 11'd43;

assign mul_ln47_fu_1480_p0 = mul_ln47_fu_1480_p00;

assign mul_ln47_fu_1480_p00 = select_ln47_reg_2443_pp0_iter9_reg;

assign mul_ln47_fu_1480_p1 = 11'd43;

assign mul_ln48_fu_1405_p0 = mul_ln48_fu_1405_p00;

assign mul_ln48_fu_1405_p00 = ocol_mid2_reg_2435_pp0_iter4_reg;

assign mul_ln48_fu_1405_p1 = 11'd43;

assign mul_ln56_1_fu_1563_p0 = mul_ln56_1_fu_1563_p00;

assign mul_ln56_1_fu_1563_p00 = add_ln55_reg_2450_pp0_iter9_reg;

assign mul_ln56_1_fu_1563_p1 = 11'd43;

assign mul_ln57_5_fu_1646_p2 = (tmp_70_fu_1628_p3 + p_shl58_fu_1642_p1);

assign ocol_mid2_fu_1349_p3 = ((empty_fu_1344_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_icol_load);

assign or_ln56_1_fu_1906_p2 = (icmp_ln56_1_reg_2564_pp0_iter11_reg | empty_83_reg_2478_pp0_iter11_reg);

assign or_ln56_2_fu_2008_p2 = (icmp_ln56_reg_2490_pp0_iter11_reg | empty_84_reg_2532_pp0_iter11_reg);

assign or_ln56_3_fu_2065_p2 = (icmp_ln56_1_reg_2564_pp0_iter11_reg | empty_84_reg_2532_pp0_iter11_reg);

assign or_ln56_fu_1849_p2 = (icmp_ln56_reg_2490_pp0_iter11_reg | empty_83_reg_2478_pp0_iter11_reg);

assign p_ZL12FILTER_conv0_0_0_address0 = zext_ln46_reg_2976;

assign p_ZL12FILTER_conv0_0_1_address0 = zext_ln46_fu_1842_p1;

assign p_ZL12FILTER_conv0_0_2_address0 = zext_ln46_reg_2976;

assign p_ZL12FILTER_conv0_1_0_address0 = zext_ln46_fu_1842_p1;

assign p_ZL12FILTER_conv0_1_1_address0 = zext_ln46_reg_2976;

assign p_ZL12FILTER_conv0_1_2_address0 = zext_ln46_reg_2976;

assign p_ZL12FILTER_conv0_2_0_address0 = zext_ln46_reg_2976;

assign p_ZL12FILTER_conv0_2_1_address0 = zext_ln46_fu_1842_p1;

assign p_ZL12FILTER_conv0_2_2_address0 = zext_ln46_reg_2976;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address0_local;

assign p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce0 = p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce0_local;

assign p_shl2_fu_1615_p3 = {{tmp_68_reg_2521}, {1'd0}};

assign p_shl58_fu_1642_p1 = tmp_71_fu_1635_p3;

assign p_shl_fu_1608_p3 = {{tmp_67_reg_2516}, {3'd0}};

assign prod_fu_2234_p0 = prod_fu_2234_p00;

assign prod_fu_2234_p00 = M_reg_3129_pp0_iter19_reg;

assign prod_fu_2234_p1 = prod_fu_2234_p10;

assign prod_fu_2234_p10 = acc_25_reg_3245;

assign requant_fu_2279_p2 = add_ln27_reg_3255 >> S_cast1_cast_cast_cast_cast_cast_fu_2275_p1;

assign round_fu_2257_p2 = 30'd1 << sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2253_p1;

assign select_ln46_3_fu_1458_p3 = ((icmp_ln47_reg_2411_pp0_iter9_reg[0:0] == 1'b1) ? 5'd1 : indvars_iv_next72660_fu_1453_p2);

assign select_ln46_4_fu_1835_p3 = ((icmp_ln47_reg_2411_pp0_iter11_reg[0:0] == 1'b1) ? add_ln46_fu_1829_p2 : och_fu_190);

assign select_ln46_fu_1314_p3 = ((icmp_ln47_reg_2411[0:0] == 1'b1) ? 5'd0 : orow_fu_182);

assign select_ln47_2_fu_1290_p3 = ((icmp_ln47_fu_1278_p2[0:0] == 1'b1) ? 10'd1 : add_ln47_fu_1284_p2);

assign select_ln47_fu_1357_p3 = ((and_ln46_fu_1332_p2[0:0] == 1'b1) ? indvars_iv_next72_dup_fu_1338_p2 : select_ln46_fu_1314_p3);

assign sext_ln56_fu_1440_p1 = empty_85_reg_2467;

assign sext_ln58_33_fu_2186_p1 = grp_fu_2336_p3;

assign sext_ln58_35_fu_2198_p1 = add_ln58_14_reg_3235;

assign sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2253_p1 = $unsigned(sub_i_i67_i_cast_cast_cast_cast_cast_fu_2249_p1);

assign sub_i_i67_i_cast_cast_cast_cast_cast_fu_2249_p1 = $signed(sub_i_i67_i_fu_2243_p2);

assign sub_i_i67_i_fu_2243_p2 = ($signed(S_cast7_fu_2240_p1) + $signed(3'd7));

assign tmp_65_fu_1584_p3 = {{tmp_64_reg_2497}, {3'd0}};

assign tmp_66_fu_1591_p3 = {{tmp_64_reg_2497}, {1'd0}};

assign tmp_70_fu_1628_p3 = {{tmp_69_reg_2526}, {3'd0}};

assign tmp_71_fu_1635_p3 = {{tmp_69_reg_2526}, {1'd0}};

assign tmp_74_fu_2213_p3 = grp_fu_2362_p3[32'd18];

assign tmp_75_fu_2284_p4 = {{requant_fu_2279_p2[9:7]}};

assign trunc_ln14_fu_2300_p1 = requant_fu_2279_p2[7:0];

assign trunc_ln47_fu_1496_p1 = grp_fu_1370_p2[1:0];

assign trunc_ln48_fu_1546_p1 = grp_fu_1375_p2[1:0];

assign trunc_ln49_fu_2210_p1 = grp_fu_2362_p3[17:0];

assign xor_ln46_fu_1321_p2 = (icmp_ln47_reg_2411 ^ 1'd1);

assign zext38_cast_fu_1427_p1 = empty_82_reg_2456;

assign zext_ln27_fu_2263_p1 = round_fu_2257_p2;

assign zext_ln46_fu_1842_p1 = select_ln46_4_fu_1835_p3;

assign zext_ln47_4_fu_1598_p1 = tmp_66_fu_1591_p3;

assign zext_ln47_fu_1390_p1 = select_ln47_reg_2443_pp0_iter4_reg;

assign zext_ln48_fu_1399_p1 = ocol_mid2_reg_2435_pp0_iter4_reg;

assign zext_ln57_13_fu_1661_p1 = add_ln57_fu_1655_p2;

assign zext_ln57_14_fu_1680_p1 = add_ln57_12_fu_1674_p2;

assign zext_ln57_15_fu_1699_p1 = add_ln57_13_fu_1693_p2;

assign zext_ln57_16_fu_1717_p1 = add_ln57_14_fu_1712_p2;

assign zext_ln57_17_fu_1735_p1 = add_ln57_15_fu_1730_p2;

assign zext_ln57_18_fu_1753_p1 = add_ln57_16_fu_1748_p2;

assign zext_ln57_19_fu_1766_p1 = tmp_73_reg_2559;

assign zext_ln57_20_fu_1775_p1 = add_ln57_17_fu_1769_p2;

assign zext_ln57_21_fu_1794_p1 = add_ln57_18_fu_1788_p2;

assign zext_ln57_22_fu_1813_p1 = add_ln57_19_fu_1807_p2;

assign zext_ln57_fu_1652_p1 = tmp_72_reg_2462_pp0_iter10_reg;

always @ (posedge ap_clk) begin
    zext_ln46_reg_2976[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6
