
VCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000690c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000500f0  08006aa0  08006aa0  00007aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08056b90  08056b90  00058014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08056b90  08056b90  00057b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08056b98  08056b98  00058014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08056b98  08056b98  00057b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08056b9c  08056b9c  00057b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08056ba0  00058000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  20000014  08056bb4  00058014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08056bb4  00058360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00058014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120e6  00000000  00000000  00058044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c83  00000000  00000000  0006a12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  0006cdb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d95  00000000  00000000  0006df10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019804  00000000  00000000  0006eca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014d30  00000000  00000000  000884a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cb09  00000000  00000000  0009d1d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139ce2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004870  00000000  00000000  00139d28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 000003b9  00000000  00000000  0013e598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0013e951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000014 	.word	0x20000014
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08006a88 	.word	0x08006a88

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000018 	.word	0x20000018
 80001d0:	08006a88 	.word	0x08006a88

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <CANSPI_Initialize>:
  MCP2515_SetListenOnlyMode();
}

/* Initialize CAN */
bool CANSPI_Initialize(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b08a      	sub	sp, #40	@ 0x28
 8000504:	af00      	add	r7, sp, #0

  MCP2515_Reset();
 8000506:	f001 fa1b 	bl	8001940 <MCP2515_Reset>
  HAL_Delay(10);
 800050a:	200a      	movs	r0, #10
 800050c:	f001 fecc 	bl	80022a8 <HAL_Delay>
  RXF5 RXF5reg;
  RXM0 RXM0reg;
  RXM1 RXM1reg;
      
  /* Intialize Rx Mask values */
  RXM0reg.RXM0SIDH = 0x00;
 8000510:	2300      	movs	r3, #0
 8000512:	723b      	strb	r3, [r7, #8]
  RXM0reg.RXM0SIDL = 0x00;
 8000514:	2300      	movs	r3, #0
 8000516:	727b      	strb	r3, [r7, #9]
  RXM0reg.RXM0EID8 = 0x00;
 8000518:	2300      	movs	r3, #0
 800051a:	72bb      	strb	r3, [r7, #10]
  RXM0reg.RXM0EID0 = 0x00;
 800051c:	2300      	movs	r3, #0
 800051e:	72fb      	strb	r3, [r7, #11]
  
  RXM1reg.RXM1SIDH = 0x00;
 8000520:	2300      	movs	r3, #0
 8000522:	713b      	strb	r3, [r7, #4]
  RXM1reg.RXM1SIDL = 0x00;
 8000524:	2300      	movs	r3, #0
 8000526:	717b      	strb	r3, [r7, #5]
  RXM1reg.RXM1EID8 = 0x00;
 8000528:	2300      	movs	r3, #0
 800052a:	71bb      	strb	r3, [r7, #6]
  RXM1reg.RXM1EID0 = 0x00;
 800052c:	2300      	movs	r3, #0
 800052e:	71fb      	strb	r3, [r7, #7]
  
  /* Intialize Rx Filter values */
  RXF0reg.RXF0SIDH = 0x00;      
 8000530:	2300      	movs	r3, #0
 8000532:	f887 3020 	strb.w	r3, [r7, #32]
  RXF0reg.RXF0SIDL = 0x00;      //Starndard Filter
 8000536:	2300      	movs	r3, #0
 8000538:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  RXF0reg.RXF0EID8 = 0x00;
 800053c:	2300      	movs	r3, #0
 800053e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  RXF0reg.RXF0EID0 = 0x00;
 8000542:	2300      	movs	r3, #0
 8000544:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  
  RXF1reg.RXF1SIDH = 0x00;
 8000548:	2300      	movs	r3, #0
 800054a:	773b      	strb	r3, [r7, #28]
  RXF1reg.RXF1SIDL = 0x08;      //Exntended Filter
 800054c:	2308      	movs	r3, #8
 800054e:	777b      	strb	r3, [r7, #29]
  RXF1reg.RXF1EID8 = 0x00;
 8000550:	2300      	movs	r3, #0
 8000552:	77bb      	strb	r3, [r7, #30]
  RXF1reg.RXF1EID0 = 0x00;
 8000554:	2300      	movs	r3, #0
 8000556:	77fb      	strb	r3, [r7, #31]
  
  RXF2reg.RXF2SIDH = 0x00;
 8000558:	2300      	movs	r3, #0
 800055a:	763b      	strb	r3, [r7, #24]
  RXF2reg.RXF2SIDL = 0x00;
 800055c:	2300      	movs	r3, #0
 800055e:	767b      	strb	r3, [r7, #25]
  RXF2reg.RXF2EID8 = 0x00;
 8000560:	2300      	movs	r3, #0
 8000562:	76bb      	strb	r3, [r7, #26]
  RXF2reg.RXF2EID0 = 0x00;
 8000564:	2300      	movs	r3, #0
 8000566:	76fb      	strb	r3, [r7, #27]
  
  RXF3reg.RXF3SIDH = 0x00;
 8000568:	2300      	movs	r3, #0
 800056a:	753b      	strb	r3, [r7, #20]
  RXF3reg.RXF3SIDL = 0x00;
 800056c:	2300      	movs	r3, #0
 800056e:	757b      	strb	r3, [r7, #21]
  RXF3reg.RXF3EID8 = 0x00;
 8000570:	2300      	movs	r3, #0
 8000572:	75bb      	strb	r3, [r7, #22]
  RXF3reg.RXF3EID0 = 0x00;
 8000574:	2300      	movs	r3, #0
 8000576:	75fb      	strb	r3, [r7, #23]
  
  RXF4reg.RXF4SIDH = 0x00;
 8000578:	2300      	movs	r3, #0
 800057a:	743b      	strb	r3, [r7, #16]
  RXF4reg.RXF4SIDL = 0x00;
 800057c:	2300      	movs	r3, #0
 800057e:	747b      	strb	r3, [r7, #17]
  RXF4reg.RXF4EID8 = 0x00;
 8000580:	2300      	movs	r3, #0
 8000582:	74bb      	strb	r3, [r7, #18]
  RXF4reg.RXF4EID0 = 0x00;
 8000584:	2300      	movs	r3, #0
 8000586:	74fb      	strb	r3, [r7, #19]
  
  RXF5reg.RXF5SIDH = 0x00;
 8000588:	2300      	movs	r3, #0
 800058a:	733b      	strb	r3, [r7, #12]
  RXF5reg.RXF5SIDL = 0x08;
 800058c:	2308      	movs	r3, #8
 800058e:	737b      	strb	r3, [r7, #13]
  RXF5reg.RXF5EID8 = 0x00;
 8000590:	2300      	movs	r3, #0
 8000592:	73bb      	strb	r3, [r7, #14]
  RXF5reg.RXF5EID0 = 0x00;
 8000594:	2300      	movs	r3, #0
 8000596:	73fb      	strb	r3, [r7, #15]
  
  /* Intialize MCP2515, check SPI */
  if(!MCP2515_Initialize())
 8000598:	f001 f964 	bl	8001864 <MCP2515_Initialize>
 800059c:	4603      	mov	r3, r0
 800059e:	f083 0301 	eor.w	r3, r3, #1
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <CANSPI_Initialize+0xac>
  {
    return false;
 80005a8:	2300      	movs	r3, #0
 80005aa:	e065      	b.n	8000678 <CANSPI_Initialize+0x178>
  }
    


  /* Change mode as configuration mode */
  if(!MCP2515_SetConfigMode())
 80005ac:	f001 f97c 	bl	80018a8 <MCP2515_SetConfigMode>
 80005b0:	4603      	mov	r3, r0
 80005b2:	f083 0301 	eor.w	r3, r3, #1
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <CANSPI_Initialize+0xc0>
  {
    return false;
 80005bc:	2300      	movs	r3, #0
 80005be:	e05b      	b.n	8000678 <CANSPI_Initialize+0x178>
  }
  
  /* Configure filter & mask */
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 80005c0:	f107 0308 	add.w	r3, r7, #8
 80005c4:	461a      	mov	r2, r3
 80005c6:	2123      	movs	r1, #35	@ 0x23
 80005c8:	2020      	movs	r0, #32
 80005ca:	f001 fa45 	bl	8001a58 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	461a      	mov	r2, r3
 80005d2:	2127      	movs	r1, #39	@ 0x27
 80005d4:	2024      	movs	r0, #36	@ 0x24
 80005d6:	f001 fa3f 	bl	8001a58 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	461a      	mov	r2, r3
 80005e0:	2103      	movs	r1, #3
 80005e2:	2000      	movs	r0, #0
 80005e4:	f001 fa38 	bl	8001a58 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 80005e8:	f107 031c 	add.w	r3, r7, #28
 80005ec:	461a      	mov	r2, r3
 80005ee:	2107      	movs	r1, #7
 80005f0:	2004      	movs	r0, #4
 80005f2:	f001 fa31 	bl	8001a58 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 80005f6:	f107 0318 	add.w	r3, r7, #24
 80005fa:	461a      	mov	r2, r3
 80005fc:	210b      	movs	r1, #11
 80005fe:	2008      	movs	r0, #8
 8000600:	f001 fa2a 	bl	8001a58 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	461a      	mov	r2, r3
 800060a:	2113      	movs	r1, #19
 800060c:	2010      	movs	r0, #16
 800060e:	f001 fa23 	bl	8001a58 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 8000612:	f107 0310 	add.w	r3, r7, #16
 8000616:	461a      	mov	r2, r3
 8000618:	2117      	movs	r1, #23
 800061a:	2014      	movs	r0, #20
 800061c:	f001 fa1c 	bl	8001a58 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	461a      	mov	r2, r3
 8000626:	211b      	movs	r1, #27
 8000628:	2018      	movs	r0, #24
 800062a:	f001 fa15 	bl	8001a58 <MCP2515_WriteByteSequence>
  
  uint8_t rxf4sidh = MCP2515_ReadByte(MCP2515_RXF4SIDH);
 800062e:	2014      	movs	r0, #20
 8000630:	f001 f99e 	bl	8001970 <MCP2515_ReadByte>
 8000634:	4603      	mov	r3, r0
 8000636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Accept All (Standard + Extended) */
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 800063a:	2104      	movs	r1, #4
 800063c:	2060      	movs	r0, #96	@ 0x60
 800063e:	f001 f9e3 	bl	8001a08 <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 8000642:	2101      	movs	r1, #1
 8000644:	2070      	movs	r0, #112	@ 0x70
 8000646:	f001 f9df 	bl	8001a08 <MCP2515_WriteByte>
  * tbit = 1tq + 5tq + 6tq + 4tq = 16tq
  * 16tq = 2us = 500kbps
  */
  
  /* 00(SJW 1tq) 000000 */  
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 800064a:	2100      	movs	r1, #0
 800064c:	202a      	movs	r0, #42	@ 0x2a
 800064e:	f001 f9db 	bl	8001a08 <MCP2515_WriteByte>
  
  /* 1 1 100(5tq) 101(6tq) */   //used to be 0xE5
  MCP2515_WriteByte(MCP2515_CNF2, 0xE5);
 8000652:	21e5      	movs	r1, #229	@ 0xe5
 8000654:	2029      	movs	r0, #41	@ 0x29
 8000656:	f001 f9d7 	bl	8001a08 <MCP2515_WriteByte>
  
  /* 1 0 000 011(4tq) */  
  MCP2515_WriteByte(MCP2515_CNF3, 0x83);
 800065a:	2183      	movs	r1, #131	@ 0x83
 800065c:	2028      	movs	r0, #40	@ 0x28
 800065e:	f001 f9d3 	bl	8001a08 <MCP2515_WriteByte>

  /* Normal 모드로 설정 */
  if(!MCP2515_SetNormalMode())
 8000662:	f001 f94f 	bl	8001904 <MCP2515_SetNormalMode>
 8000666:	4603      	mov	r3, r0
 8000668:	f083 0301 	eor.w	r3, r3, #1
 800066c:	b2db      	uxtb	r3, r3
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <CANSPI_Initialize+0x176>
    return false;
 8000672:	2300      	movs	r3, #0
 8000674:	e000      	b.n	8000678 <CANSPI_Initialize+0x178>
  
  return true;
 8000676:	2301      	movs	r3, #1
}
 8000678:	4618      	mov	r0, r3
 800067a:	3728      	adds	r7, #40	@ 0x28
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <CANSPI_Transmit>:

/* Transmit CAN message */
uint8_t CANSPI_Transmit(uCAN_MSG *tempCanMsg) 
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b084      	sub	sp, #16
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint8_t returnValue = 0;
 8000688:	2300      	movs	r3, #0
 800068a:	73fb      	strb	r3, [r7, #15]
  
  idReg.tempSIDH = 0;
 800068c:	4b44      	ldr	r3, [pc, #272]	@ (80007a0 <CANSPI_Transmit+0x120>)
 800068e:	2200      	movs	r2, #0
 8000690:	701a      	strb	r2, [r3, #0]
  idReg.tempSIDL = 0;
 8000692:	4b43      	ldr	r3, [pc, #268]	@ (80007a0 <CANSPI_Transmit+0x120>)
 8000694:	2200      	movs	r2, #0
 8000696:	705a      	strb	r2, [r3, #1]
  idReg.tempEID8 = 0;
 8000698:	4b41      	ldr	r3, [pc, #260]	@ (80007a0 <CANSPI_Transmit+0x120>)
 800069a:	2200      	movs	r2, #0
 800069c:	709a      	strb	r2, [r3, #2]
  idReg.tempEID0 = 0;
 800069e:	4b40      	ldr	r3, [pc, #256]	@ (80007a0 <CANSPI_Transmit+0x120>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	70da      	strb	r2, [r3, #3]
  
  ctrlStatus.ctrl_status = MCP2515_ReadStatus();
 80006a4:	f001 fa54 	bl	8001b50 <MCP2515_ReadStatus>
 80006a8:	4603      	mov	r3, r0
 80006aa:	461a      	mov	r2, r3
 80006ac:	4b3d      	ldr	r3, [pc, #244]	@ (80007a4 <CANSPI_Transmit+0x124>)
 80006ae:	701a      	strb	r2, [r3, #0]
  uint8_t ctrlstatus = ctrlStatus.ctrl_status; //for use w stm32 debugger lol
 80006b0:	4b3c      	ldr	r3, [pc, #240]	@ (80007a4 <CANSPI_Transmit+0x124>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	73bb      	strb	r3, [r7, #14]
  uint8_t canctrl = MCP2515_ReadByte(MCP2515_CANCTRL);
 80006b6:	200f      	movs	r0, #15
 80006b8:	f001 f95a 	bl	8001970 <MCP2515_ReadByte>
 80006bc:	4603      	mov	r3, r0
 80006be:	737b      	strb	r3, [r7, #13]
  uint8_t eflag = MCP2515_ReadByte(MCP2515_EFLG);
 80006c0:	202d      	movs	r0, #45	@ 0x2d
 80006c2:	f001 f955 	bl	8001970 <MCP2515_ReadByte>
 80006c6:	4603      	mov	r3, r0
 80006c8:	733b      	strb	r3, [r7, #12]
  uint8_t txb0ctrl = MCP2515_ReadByte(MCP2515_TXB0CTRL);
 80006ca:	2030      	movs	r0, #48	@ 0x30
 80006cc:	f001 f950 	bl	8001970 <MCP2515_ReadByte>
 80006d0:	4603      	mov	r3, r0
 80006d2:	72fb      	strb	r3, [r7, #11]
  uint8_t txb1ctrl = MCP2515_ReadByte(MCP2515_TXB1CTRL);
 80006d4:	2040      	movs	r0, #64	@ 0x40
 80006d6:	f001 f94b 	bl	8001970 <MCP2515_ReadByte>
 80006da:	4603      	mov	r3, r0
 80006dc:	72bb      	strb	r3, [r7, #10]
  uint8_t txb2ctrl = MCP2515_ReadByte(MCP2515_TXB2CTRL);
 80006de:	2050      	movs	r0, #80	@ 0x50
 80006e0:	f001 f946 	bl	8001970 <MCP2515_ReadByte>
 80006e4:	4603      	mov	r3, r0
 80006e6:	727b      	strb	r3, [r7, #9]


  /* Finding empty buffer */
  if (ctrlStatus.TXB0REQ != 1)
 80006e8:	4b2e      	ldr	r3, [pc, #184]	@ (80007a4 <CANSPI_Transmit+0x124>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	f003 0304 	and.w	r3, r3, #4
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d115      	bne.n	8000722 <CANSPI_Transmit+0xa2>
  {
    /* convert CAN ID for register */
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6858      	ldr	r0, [r3, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	4a28      	ldr	r2, [pc, #160]	@ (80007a0 <CANSPI_Transmit+0x120>)
 8000700:	4619      	mov	r1, r3
 8000702:	f000 f928 	bl	8000956 <convertCANid2Reg>
    
    /* Load data to Tx Buffer */
    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB0SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	7a1a      	ldrb	r2, [r3, #8]
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	3309      	adds	r3, #9
 800070e:	4924      	ldr	r1, [pc, #144]	@ (80007a0 <CANSPI_Transmit+0x120>)
 8000710:	2040      	movs	r0, #64	@ 0x40
 8000712:	f001 f9cf 	bl	8001ab4 <MCP2515_LoadTxSequence>
    
    /* Request to transmit */
    MCP2515_RequestToSend(MCP2515_RTS_TX0);
 8000716:	2081      	movs	r0, #129	@ 0x81
 8000718:	f001 f9fc 	bl	8001b14 <MCP2515_RequestToSend>
    
    returnValue = 1;
 800071c:	2301      	movs	r3, #1
 800071e:	73fb      	strb	r3, [r7, #15]
 8000720:	e038      	b.n	8000794 <CANSPI_Transmit+0x114>
  }
  else if (ctrlStatus.TXB1REQ != 1)
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <CANSPI_Transmit+0x124>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	f003 0310 	and.w	r3, r3, #16
 800072a:	b2db      	uxtb	r3, r3
 800072c:	2b00      	cmp	r3, #0
 800072e:	d115      	bne.n	800075c <CANSPI_Transmit+0xdc>
  {
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6858      	ldr	r0, [r3, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	4a19      	ldr	r2, [pc, #100]	@ (80007a0 <CANSPI_Transmit+0x120>)
 800073a:	4619      	mov	r1, r3
 800073c:	f000 f90b 	bl	8000956 <convertCANid2Reg>
    
    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB1SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	7a1a      	ldrb	r2, [r3, #8]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3309      	adds	r3, #9
 8000748:	4915      	ldr	r1, [pc, #84]	@ (80007a0 <CANSPI_Transmit+0x120>)
 800074a:	2042      	movs	r0, #66	@ 0x42
 800074c:	f001 f9b2 	bl	8001ab4 <MCP2515_LoadTxSequence>
    MCP2515_RequestToSend(MCP2515_RTS_TX1);
 8000750:	2082      	movs	r0, #130	@ 0x82
 8000752:	f001 f9df 	bl	8001b14 <MCP2515_RequestToSend>
    
    returnValue = 1;
 8000756:	2301      	movs	r3, #1
 8000758:	73fb      	strb	r3, [r7, #15]
 800075a:	e01b      	b.n	8000794 <CANSPI_Transmit+0x114>
  }
  else if (ctrlStatus.TXB2REQ != 1)
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <CANSPI_Transmit+0x124>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000764:	b2db      	uxtb	r3, r3
 8000766:	2b00      	cmp	r3, #0
 8000768:	d114      	bne.n	8000794 <CANSPI_Transmit+0x114>
  {
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6858      	ldr	r0, [r3, #4]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	4a0b      	ldr	r2, [pc, #44]	@ (80007a0 <CANSPI_Transmit+0x120>)
 8000774:	4619      	mov	r1, r3
 8000776:	f000 f8ee 	bl	8000956 <convertCANid2Reg>
    
    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB2SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	7a1a      	ldrb	r2, [r3, #8]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	3309      	adds	r3, #9
 8000782:	4907      	ldr	r1, [pc, #28]	@ (80007a0 <CANSPI_Transmit+0x120>)
 8000784:	2044      	movs	r0, #68	@ 0x44
 8000786:	f001 f995 	bl	8001ab4 <MCP2515_LoadTxSequence>
    MCP2515_RequestToSend(MCP2515_RTS_TX2);
 800078a:	2084      	movs	r0, #132	@ 0x84
 800078c:	f001 f9c2 	bl	8001b14 <MCP2515_RequestToSend>
    
    returnValue = 1;
 8000790:	2301      	movs	r3, #1
 8000792:	73fb      	strb	r3, [r7, #15]
  }
  
  return (returnValue);
 8000794:	7bfb      	ldrb	r3, [r7, #15]
}
 8000796:	4618      	mov	r0, r3
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000034 	.word	0x20000034
 80007a4:	20000030 	.word	0x20000030

080007a8 <CANSPI_Receive>:

/* Receive CAN message */
uint8_t CANSPI_Receive(uCAN_MSG *tempCanMsg) 
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b088      	sub	sp, #32
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  uint8_t returnValue = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	77fb      	strb	r3, [r7, #31]
  rx_reg_t rxReg;
  ctrl_rx_status_t rxStatus;
  
  rxStatus.ctrl_rx_status = MCP2515_GetRxStatus();
 80007b4:	f001 f9ec 	bl	8001b90 <MCP2515_GetRxStatus>
 80007b8:	4603      	mov	r3, r0
 80007ba:	733b      	strb	r3, [r7, #12]
  
  /* Check receive buffer */
  if (rxStatus.rxBuffer != 0)
 80007bc:	7b3b      	ldrb	r3, [r7, #12]
 80007be:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d066      	beq.n	8000896 <CANSPI_Receive+0xee>
  {
    /* finding buffer which has a message */
    if ((rxStatus.rxBuffer == MSG_IN_RXB0)|(rxStatus.rxBuffer == MSG_IN_BOTH_BUFFERS))
 80007c8:	7b3b      	ldrb	r3, [r7, #12]
 80007ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	2b40      	cmp	r3, #64	@ 0x40
 80007d2:	bf0c      	ite	eq
 80007d4:	2301      	moveq	r3, #1
 80007d6:	2300      	movne	r3, #0
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	7b3b      	ldrb	r3, [r7, #12]
 80007dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80007e4:	bf0c      	ite	eq
 80007e6:	2301      	moveq	r3, #1
 80007e8:	2300      	movne	r3, #0
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	4313      	orrs	r3, r2
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d007      	beq.n	8000804 <CANSPI_Receive+0x5c>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB0SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 80007f4:	f107 0310 	add.w	r3, r7, #16
 80007f8:	220d      	movs	r2, #13
 80007fa:	4619      	mov	r1, r3
 80007fc:	2090      	movs	r0, #144	@ 0x90
 80007fe:	f001 f8dd 	bl	80019bc <MCP2515_ReadRxSequence>
 8000802:	e00c      	b.n	800081e <CANSPI_Receive+0x76>
    }
    else if (rxStatus.rxBuffer == MSG_IN_RXB1)
 8000804:	7b3b      	ldrb	r3, [r7, #12]
 8000806:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800080a:	b2db      	uxtb	r3, r3
 800080c:	2b80      	cmp	r3, #128	@ 0x80
 800080e:	d106      	bne.n	800081e <CANSPI_Receive+0x76>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8000810:	f107 0310 	add.w	r3, r7, #16
 8000814:	220d      	movs	r2, #13
 8000816:	4619      	mov	r1, r3
 8000818:	2094      	movs	r0, #148	@ 0x94
 800081a:	f001 f8cf 	bl	80019bc <MCP2515_ReadRxSequence>
    }
    
    /* if the message is extended CAN type */
    if (rxStatus.msgType == dEXTENDED_CAN_MSG_ID_2_0B)
 800081e:	7b3b      	ldrb	r3, [r7, #12]
 8000820:	f003 0318 	and.w	r3, r3, #24
 8000824:	b2db      	uxtb	r3, r3
 8000826:	2b10      	cmp	r3, #16
 8000828:	d10c      	bne.n	8000844 <CANSPI_Receive+0x9c>
    {
      tempCanMsg->frame.idType = (uint8_t) dEXTENDED_CAN_MSG_ID_2_0B;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	2202      	movs	r2, #2
 800082e:	701a      	strb	r2, [r3, #0]
      tempCanMsg->frame.id = convertReg2ExtendedCANid(rxReg.RXBnEID8, rxReg.RXBnEID0, rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 8000830:	7cb8      	ldrb	r0, [r7, #18]
 8000832:	7cf9      	ldrb	r1, [r7, #19]
 8000834:	7c3a      	ldrb	r2, [r7, #16]
 8000836:	7c7b      	ldrb	r3, [r7, #17]
 8000838:	f000 f832 	bl	80008a0 <convertReg2ExtendedCANid>
 800083c:	4602      	mov	r2, r0
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	e00b      	b.n	800085c <CANSPI_Receive+0xb4>
    } 
    else 
    {
      /* Standard type */
      tempCanMsg->frame.idType = (uint8_t) dSTANDARD_CAN_MSG_ID_2_0B;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2201      	movs	r2, #1
 8000848:	701a      	strb	r2, [r3, #0]
      tempCanMsg->frame.id = convertReg2StandardCANid(rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 800084a:	7c3b      	ldrb	r3, [r7, #16]
 800084c:	7c7a      	ldrb	r2, [r7, #17]
 800084e:	4611      	mov	r1, r2
 8000850:	4618      	mov	r0, r3
 8000852:	f000 f863 	bl	800091c <convertReg2StandardCANid>
 8000856:	4602      	mov	r2, r0
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	605a      	str	r2, [r3, #4]
    }
    
    tempCanMsg->frame.dlc   = rxReg.RXBnDLC;
 800085c:	7d3a      	ldrb	r2, [r7, #20]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	721a      	strb	r2, [r3, #8]
    tempCanMsg->frame.data0 = rxReg.RXBnD0;
 8000862:	7d7a      	ldrb	r2, [r7, #21]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	725a      	strb	r2, [r3, #9]
    tempCanMsg->frame.data1 = rxReg.RXBnD1;
 8000868:	7dba      	ldrb	r2, [r7, #22]
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	729a      	strb	r2, [r3, #10]
    tempCanMsg->frame.data2 = rxReg.RXBnD2;
 800086e:	7dfa      	ldrb	r2, [r7, #23]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	72da      	strb	r2, [r3, #11]
    tempCanMsg->frame.data3 = rxReg.RXBnD3;
 8000874:	7e3a      	ldrb	r2, [r7, #24]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	731a      	strb	r2, [r3, #12]
    tempCanMsg->frame.data4 = rxReg.RXBnD4;
 800087a:	7e7a      	ldrb	r2, [r7, #25]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	735a      	strb	r2, [r3, #13]
    tempCanMsg->frame.data5 = rxReg.RXBnD5;
 8000880:	7eba      	ldrb	r2, [r7, #26]
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	739a      	strb	r2, [r3, #14]
    tempCanMsg->frame.data6 = rxReg.RXBnD6;
 8000886:	7efa      	ldrb	r2, [r7, #27]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	73da      	strb	r2, [r3, #15]
    tempCanMsg->frame.data7 = rxReg.RXBnD7;
 800088c:	7f3a      	ldrb	r2, [r7, #28]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	741a      	strb	r2, [r3, #16]
    
    returnValue = 1;
 8000892:	2301      	movs	r3, #1
 8000894:	77fb      	strb	r3, [r7, #31]
  }
  
  return (returnValue);
 8000896:	7ffb      	ldrb	r3, [r7, #31]
}
 8000898:	4618      	mov	r0, r3
 800089a:	3720      	adds	r7, #32
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <convertReg2ExtendedCANid>:
  return (returnValue);
}

/* convert register value to extended CAN ID */
static uint32_t convertReg2ExtendedCANid(uint8_t tempRXBn_EIDH, uint8_t tempRXBn_EIDL, uint8_t tempRXBn_SIDH, uint8_t tempRXBn_SIDL) 
{
 80008a0:	b490      	push	{r4, r7}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	4604      	mov	r4, r0
 80008a8:	4608      	mov	r0, r1
 80008aa:	4611      	mov	r1, r2
 80008ac:	461a      	mov	r2, r3
 80008ae:	4623      	mov	r3, r4
 80008b0:	71fb      	strb	r3, [r7, #7]
 80008b2:	4603      	mov	r3, r0
 80008b4:	71bb      	strb	r3, [r7, #6]
 80008b6:	460b      	mov	r3, r1
 80008b8:	717b      	strb	r3, [r7, #5]
 80008ba:	4613      	mov	r3, r2
 80008bc:	713b      	strb	r3, [r7, #4]
  uint32_t returnValue = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
  uint32_t ConvertedID = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
  uint8_t CAN_standardLo_ID_lo2bits;
  uint8_t CAN_standardLo_ID_hi3bits;
  
  CAN_standardLo_ID_lo2bits = (tempRXBn_SIDL & 0x03);
 80008c6:	793b      	ldrb	r3, [r7, #4]
 80008c8:	f003 0303 	and.w	r3, r3, #3
 80008cc:	73fb      	strb	r3, [r7, #15]
  CAN_standardLo_ID_hi3bits = (tempRXBn_SIDL >> 5);
 80008ce:	793b      	ldrb	r3, [r7, #4]
 80008d0:	095b      	lsrs	r3, r3, #5
 80008d2:	73bb      	strb	r3, [r7, #14]
  ConvertedID = (tempRXBn_SIDH << 3);
 80008d4:	797b      	ldrb	r3, [r7, #5]
 80008d6:	00db      	lsls	r3, r3, #3
 80008d8:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + CAN_standardLo_ID_hi3bits;
 80008da:	7bbb      	ldrb	r3, [r7, #14]
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	4413      	add	r3, r2
 80008e0:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 2);
 80008e2:	693b      	ldr	r3, [r7, #16]
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + CAN_standardLo_ID_lo2bits;
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	4413      	add	r3, r2
 80008ee:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 8);
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	021b      	lsls	r3, r3, #8
 80008f4:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + tempRXBn_EIDH;
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	4413      	add	r3, r2
 80008fc:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 8);
 80008fe:	693b      	ldr	r3, [r7, #16]
 8000900:	021b      	lsls	r3, r3, #8
 8000902:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + tempRXBn_EIDL;
 8000904:	79bb      	ldrb	r3, [r7, #6]
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	4413      	add	r3, r2
 800090a:	613b      	str	r3, [r7, #16]
  returnValue = ConvertedID;    
 800090c:	693b      	ldr	r3, [r7, #16]
 800090e:	617b      	str	r3, [r7, #20]
  return (returnValue);
 8000910:	697b      	ldr	r3, [r7, #20]
}
 8000912:	4618      	mov	r0, r3
 8000914:	3718      	adds	r7, #24
 8000916:	46bd      	mov	sp, r7
 8000918:	bc90      	pop	{r4, r7}
 800091a:	4770      	bx	lr

0800091c <convertReg2StandardCANid>:

/* convert register value to standard CAN ID */
static uint32_t convertReg2StandardCANid(uint8_t tempRXBn_SIDH, uint8_t tempRXBn_SIDL) 
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	460a      	mov	r2, r1
 8000926:	71fb      	strb	r3, [r7, #7]
 8000928:	4613      	mov	r3, r2
 800092a:	71bb      	strb	r3, [r7, #6]
  uint32_t returnValue = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]
  uint32_t ConvertedID;
  
  ConvertedID = (tempRXBn_SIDH << 3);
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	00db      	lsls	r3, r3, #3
 8000934:	60bb      	str	r3, [r7, #8]
  ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	095b      	lsrs	r3, r3, #5
 800093a:	b2db      	uxtb	r3, r3
 800093c:	461a      	mov	r2, r3
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	4413      	add	r3, r2
 8000942:	60bb      	str	r3, [r7, #8]
  returnValue = ConvertedID;
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	60fb      	str	r3, [r7, #12]
  
  return (returnValue);
 8000948:	68fb      	ldr	r3, [r7, #12]
}
 800094a:	4618      	mov	r0, r3
 800094c:	3714      	adds	r7, #20
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <convertCANid2Reg>:

/* convert CAN ID to register value */
static void convertCANid2Reg(uint32_t tempPassedInID, uint8_t canIdType, id_reg_t *passedIdReg) 
{
 8000956:	b480      	push	{r7}
 8000958:	b087      	sub	sp, #28
 800095a:	af00      	add	r7, sp, #0
 800095c:	60f8      	str	r0, [r7, #12]
 800095e:	460b      	mov	r3, r1
 8000960:	607a      	str	r2, [r7, #4]
 8000962:	72fb      	strb	r3, [r7, #11]
  uint8_t wipSIDL = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	75fb      	strb	r3, [r7, #23]
  
  if (canIdType == dEXTENDED_CAN_MSG_ID_2_0B) 
 8000968:	7afb      	ldrb	r3, [r7, #11]
 800096a:	2b02      	cmp	r3, #2
 800096c:	d12e      	bne.n	80009cc <convertCANid2Reg+0x76>
  {
    //EID0
    passedIdReg->tempEID0 = 0xFF & tempPassedInID;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	b2da      	uxtb	r2, r3
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	70da      	strb	r2, [r3, #3]
    tempPassedInID = tempPassedInID >> 8;
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	0a1b      	lsrs	r3, r3, #8
 800097a:	60fb      	str	r3, [r7, #12]
    
    //EID8
    passedIdReg->tempEID8 = 0xFF & tempPassedInID;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	b2da      	uxtb	r2, r3
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	709a      	strb	r2, [r3, #2]
    tempPassedInID = tempPassedInID >> 8;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	0a1b      	lsrs	r3, r3, #8
 8000988:	60fb      	str	r3, [r7, #12]
    
    //SIDL
    wipSIDL = 0x03 & tempPassedInID;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	f003 0303 	and.w	r3, r3, #3
 8000992:	75fb      	strb	r3, [r7, #23]
    tempPassedInID = tempPassedInID << 3;
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	00db      	lsls	r3, r3, #3
 8000998:	60fb      	str	r3, [r7, #12]
    wipSIDL = (0xE0 & tempPassedInID) + wipSIDL;
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	b2db      	uxtb	r3, r3
 800099e:	f023 031f 	bic.w	r3, r3, #31
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	7dfb      	ldrb	r3, [r7, #23]
 80009a6:	4413      	add	r3, r2
 80009a8:	75fb      	strb	r3, [r7, #23]
    wipSIDL = wipSIDL + 0x08;
 80009aa:	7dfb      	ldrb	r3, [r7, #23]
 80009ac:	3308      	adds	r3, #8
 80009ae:	75fb      	strb	r3, [r7, #23]
    passedIdReg->tempSIDL = 0xEB & wipSIDL;
 80009b0:	7dfb      	ldrb	r3, [r7, #23]
 80009b2:	f023 0314 	bic.w	r3, r3, #20
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	705a      	strb	r2, [r3, #1]
    
    //SIDH
    tempPassedInID = tempPassedInID >> 8;
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	0a1b      	lsrs	r3, r3, #8
 80009c0:	60fb      	str	r3, [r7, #12]
    passedIdReg->tempSIDH = 0xFF & tempPassedInID;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	701a      	strb	r2, [r3, #0]
    tempPassedInID = tempPassedInID << 5;
    passedIdReg->tempSIDL = 0xFF & tempPassedInID;
    tempPassedInID = tempPassedInID >> 8;
    passedIdReg->tempSIDH = 0xFF & tempPassedInID;
  }
}
 80009ca:	e013      	b.n	80009f4 <convertCANid2Reg+0x9e>
    passedIdReg->tempEID8 = 0;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	2200      	movs	r2, #0
 80009d0:	709a      	strb	r2, [r3, #2]
    passedIdReg->tempEID0 = 0;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2200      	movs	r2, #0
 80009d6:	70da      	strb	r2, [r3, #3]
    tempPassedInID = tempPassedInID << 5;
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	015b      	lsls	r3, r3, #5
 80009dc:	60fb      	str	r3, [r7, #12]
    passedIdReg->tempSIDL = 0xFF & tempPassedInID;
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	705a      	strb	r2, [r3, #1]
    tempPassedInID = tempPassedInID >> 8;
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	0a1b      	lsrs	r3, r3, #8
 80009ea:	60fb      	str	r3, [r7, #12]
    passedIdReg->tempSIDH = 0xFF & tempPassedInID;
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	701a      	strb	r2, [r3, #0]
}
 80009f4:	bf00      	nop
 80009f6:	371c      	adds	r7, #28
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <compare_uint32_t>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int compare_uint32_t(const void *a, const void *b) {
    return (*(uint32_t*)a - *(uint32_t*)b);
 8000a00:	6800      	ldr	r0, [r0, #0]
 8000a02:	680b      	ldr	r3, [r1, #0]
}
 8000a04:	1ac0      	subs	r0, r0, r3
 8000a06:	4770      	bx	lr

08000a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a0c:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	2400      	movs	r4, #0
 8000a10:	9405      	str	r4, [sp, #20]
 8000a12:	9406      	str	r4, [sp, #24]
 8000a14:	9407      	str	r4, [sp, #28]
 8000a16:	9408      	str	r4, [sp, #32]
 8000a18:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1a:	9400      	str	r4, [sp, #0]
 8000a1c:	4b5d      	ldr	r3, [pc, #372]	@ (8000b94 <MX_GPIO_Init+0x18c>)
 8000a1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a20:	f042 0204 	orr.w	r2, r2, #4
 8000a24:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a28:	f002 0204 	and.w	r2, r2, #4
 8000a2c:	9200      	str	r2, [sp, #0]
 8000a2e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a30:	9401      	str	r4, [sp, #4]
 8000a32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a34:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000a38:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a3c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000a40:	9201      	str	r2, [sp, #4]
 8000a42:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a44:	9402      	str	r4, [sp, #8]
 8000a46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a48:	f042 0201 	orr.w	r2, r2, #1
 8000a4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a50:	f002 0201 	and.w	r2, r2, #1
 8000a54:	9202      	str	r2, [sp, #8]
 8000a56:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a58:	9403      	str	r4, [sp, #12]
 8000a5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a5c:	f042 0202 	orr.w	r2, r2, #2
 8000a60:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a64:	f002 0202 	and.w	r2, r2, #2
 8000a68:	9203      	str	r2, [sp, #12]
 8000a6a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a6c:	9404      	str	r4, [sp, #16]
 8000a6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a70:	f042 0208 	orr.w	r2, r2, #8
 8000a74:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a78:	f003 0308 	and.w	r3, r3, #8
 8000a7c:	9304      	str	r3, [sp, #16]
 8000a7e:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|PCHG_RLY_CTRL_Pin|AIR_P_CTRL_Pin|AIR_N_CTRL_Pin, GPIO_PIN_RESET);
 8000a80:	4f45      	ldr	r7, [pc, #276]	@ (8000b98 <MX_GPIO_Init+0x190>)
 8000a82:	4622      	mov	r2, r4
 8000a84:	f240 3181 	movw	r1, #897	@ 0x381
 8000a88:	4638      	mov	r0, r7
 8000a8a:	f002 ff5b 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CAN_CS_Pin|CAN1_RESET_Pin|CAN2_RESET_Pin, GPIO_PIN_SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	210e      	movs	r1, #14
 8000a92:	4638      	mov	r0, r7
 8000a94:	f002 ff56 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000a98:	4e40      	ldr	r6, [pc, #256]	@ (8000b9c <MX_GPIO_Init+0x194>)
 8000a9a:	4622      	mov	r2, r4
 8000a9c:	2120      	movs	r1, #32
 8000a9e:	4630      	mov	r0, r6
 8000aa0:	f002 ff50 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000aa4:	f8df a0fc 	ldr.w	sl, [pc, #252]	@ 8000ba4 <MX_GPIO_Init+0x19c>
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2102      	movs	r1, #2
 8000aac:	4650      	mov	r0, sl
 8000aae:	f002 ff49 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN2_CS_GPIO_Port, CAN2_CS_Pin, GPIO_PIN_SET);
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ab8:	4630      	mov	r0, r6
 8000aba:	f002 ff43 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin PCHG_RLY_CTRL_Pin AIR_P_CTRL_Pin AIR_N_CTRL_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|PCHG_RLY_CTRL_Pin|AIR_P_CTRL_Pin|AIR_N_CTRL_Pin;
 8000abe:	f240 3381 	movw	r3, #897	@ 0x381
 8000ac2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2501      	movs	r5, #1
 8000ac6:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000acc:	a905      	add	r1, sp, #20
 8000ace:	4638      	mov	r0, r7
 8000ad0:	f002 fd9c 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_CS_Pin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8000ad4:	f04f 0802 	mov.w	r8, #2
 8000ad8:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000adc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ade:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae0:	f04f 0903 	mov.w	r9, #3
 8000ae4:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8000ae8:	a905      	add	r1, sp, #20
 8000aea:	4638      	mov	r0, r7
 8000aec:	f002 fd8e 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN1_RESET_Pin CAN2_RESET_Pin */
  GPIO_InitStruct.Pin = CAN1_RESET_Pin|CAN2_RESET_Pin;
 8000af0:	f04f 0b0c 	mov.w	fp, #12
 8000af4:	f8cd b014 	str.w	fp, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af8:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000afa:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afe:	a905      	add	r1, sp, #20
 8000b00:	4638      	mov	r0, r7
 8000b02:	f002 fd83 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b06:	f8cd b014 	str.w	fp, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	f8cd 8018 	str.w	r8, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b10:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b14:	2307      	movs	r3, #7
 8000b16:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	a905      	add	r1, sp, #20
 8000b1a:	4630      	mov	r0, r6
 8000b1c:	f002 fd76 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000b20:	2320      	movs	r3, #32
 8000b22:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b28:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	a905      	add	r1, sp, #20
 8000b2c:	4630      	mov	r0, r6
 8000b2e:	f002 fd6d 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b32:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b36:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b38:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b3c:	a905      	add	r1, sp, #20
 8000b3e:	4650      	mov	r0, sl
 8000b40:	f002 fd64 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pins : RTD_BTN_Pin PB5 */
  GPIO_InitStruct.Pin = RTD_BTN_Pin|GPIO_PIN_5;
 8000b44:	2324      	movs	r3, #36	@ 0x24
 8000b46:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b48:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b4c:	a905      	add	r1, sp, #20
 8000b4e:	4650      	mov	r0, sl
 8000b50:	f002 fd5c 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pin : PRECHARGE_BTN_Pin */
  GPIO_InitStruct.Pin = PRECHARGE_BTN_Pin;
 8000b54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b58:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(PRECHARGE_BTN_GPIO_Port, &GPIO_InitStruct);
 8000b5e:	a905      	add	r1, sp, #20
 8000b60:	4630      	mov	r0, r6
 8000b62:	f002 fd53 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN2_CS_Pin */
  GPIO_InitStruct.Pin = CAN2_CS_Pin;
 8000b66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b6a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b6e:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b70:	f8cd 9020 	str.w	r9, [sp, #32]
  HAL_GPIO_Init(CAN2_CS_GPIO_Port, &GPIO_InitStruct);
 8000b74:	a905      	add	r1, sp, #20
 8000b76:	4630      	mov	r0, r6
 8000b78:	f002 fd48 	bl	800360c <HAL_GPIO_Init>

  /*Configure GPIO pin : SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = SHUTDOWN_Pin;
 8000b7c:	2304      	movs	r3, #4
 8000b7e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b80:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b82:	f8cd 801c 	str.w	r8, [sp, #28]
  HAL_GPIO_Init(SHUTDOWN_GPIO_Port, &GPIO_InitStruct);
 8000b86:	a905      	add	r1, sp, #20
 8000b88:	4805      	ldr	r0, [pc, #20]	@ (8000ba0 <MX_GPIO_Init+0x198>)
 8000b8a:	f002 fd3f 	bl	800360c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b8e:	b00b      	add	sp, #44	@ 0x2c
 8000b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40020800 	.word	0x40020800
 8000b9c:	40020000 	.word	0x40020000
 8000ba0:	40020c00 	.word	0x40020c00
 8000ba4:	40020400 	.word	0x40020400

08000ba8 <MX_DMA_Init>:
{
 8000ba8:	b510      	push	{r4, lr}
 8000baa:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000bac:	2400      	movs	r4, #0
 8000bae:	9400      	str	r4, [sp, #0]
 8000bb0:	4b12      	ldr	r3, [pc, #72]	@ (8000bfc <MX_DMA_Init+0x54>)
 8000bb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bb4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000bb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bbc:	f402 0280 	and.w	r2, r2, #4194304	@ 0x400000
 8000bc0:	9200      	str	r2, [sp, #0]
 8000bc2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bc4:	9401      	str	r4, [sp, #4]
 8000bc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bc8:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000bcc:	631a      	str	r2, [r3, #48]	@ 0x30
 8000bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bd4:	9301      	str	r3, [sp, #4]
 8000bd6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000bd8:	4622      	mov	r2, r4
 8000bda:	4621      	mov	r1, r4
 8000bdc:	200f      	movs	r0, #15
 8000bde:	f002 f96e 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000be2:	200f      	movs	r0, #15
 8000be4:	f002 f987 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000be8:	4622      	mov	r2, r4
 8000bea:	4621      	mov	r1, r4
 8000bec:	2038      	movs	r0, #56	@ 0x38
 8000bee:	f002 f966 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000bf2:	2038      	movs	r0, #56	@ 0x38
 8000bf4:	f002 f97f 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
}
 8000bf8:	b002      	add	sp, #8
 8000bfa:	bd10      	pop	{r4, pc}
 8000bfc:	40023800 	.word	0x40023800

08000c00 <median_uint32_t>:
uint32_t median_uint32_t(uint32_t *buffer, uint8_t size) {
 8000c00:	b510      	push	{r4, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	460c      	mov	r4, r1
    memcpy(temp, buffer, size * sizeof(uint32_t));
 8000c06:	008a      	lsls	r2, r1, #2
 8000c08:	4601      	mov	r1, r0
 8000c0a:	a801      	add	r0, sp, #4
 8000c0c:	f005 ff2e 	bl	8006a6c <memcpy>
    qsort(temp, size, sizeof(uint32_t), compare_uint32_t);
 8000c10:	4b07      	ldr	r3, [pc, #28]	@ (8000c30 <median_uint32_t+0x30>)
 8000c12:	2204      	movs	r2, #4
 8000c14:	4621      	mov	r1, r4
 8000c16:	eb0d 0002 	add.w	r0, sp, r2
 8000c1a:	f005 fdb4 	bl	8006786 <qsort>
    return temp[size / 2];
 8000c1e:	0864      	lsrs	r4, r4, #1
 8000c20:	ab06      	add	r3, sp, #24
 8000c22:	eb03 0484 	add.w	r4, r3, r4, lsl #2
}
 8000c26:	f854 0c14 	ldr.w	r0, [r4, #-20]
 8000c2a:	b006      	add	sp, #24
 8000c2c:	bd10      	pop	{r4, pc}
 8000c2e:	bf00      	nop
 8000c30:	08000a01 	.word	0x08000a01

08000c34 <updateRpm>:
	inverter_diagnostics.motorRpm = (float) (rxMessage.frame.data2 | (rxMessage.frame.data3 << 8));
 8000c34:	4a13      	ldr	r2, [pc, #76]	@ (8000c84 <updateRpm+0x50>)
 8000c36:	7ad3      	ldrb	r3, [r2, #11]
 8000c38:	7b12      	ldrb	r2, [r2, #12]
 8000c3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000c3e:	ee07 3a90 	vmov	s15, r3
 8000c42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c88 <updateRpm+0x54>)
 8000c4c:	edc3 7a00 	vstr	s15, [r3]
	inverter_diagnostics.carSpeed = ((float)(inverter_diagnostics.motorRpm) * 59.0f * 32.0f * 3.14159f * 60.0f) / (12.0f * 39370.1f);
 8000c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c54:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000c8c <updateRpm+0x58>
 8000c58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c5c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000c90 <updateRpm+0x5c>
 8000c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c64:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000c94 <updateRpm+0x60>
 8000c68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c6c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000c98 <updateRpm+0x64>
 8000c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c74:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000c9c <updateRpm+0x68>
 8000c78:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c7c:	ed83 7a02 	vstr	s14, [r3, #8]
}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	200000fc 	.word	0x200000fc
 8000c88:	20000054 	.word	0x20000054
 8000c8c:	426c0000 	.word	0x426c0000
 8000c90:	42000000 	.word	0x42000000
 8000c94:	40490fd0 	.word	0x40490fd0
 8000c98:	42700000 	.word	0x42700000
 8000c9c:	48e6af27 	.word	0x48e6af27

08000ca0 <updateBMSDiagnostics>:
	int16_t pack_current_raw = (int16_t)((rxMessage.frame.data0 << 8) | rxMessage.frame.data1);  // Little-endian
 8000ca0:	4a12      	ldr	r2, [pc, #72]	@ (8000cec <updateBMSDiagnostics+0x4c>)
 8000ca2:	7a53      	ldrb	r3, [r2, #9]
 8000ca4:	021b      	lsls	r3, r3, #8
 8000ca6:	b21b      	sxth	r3, r3
 8000ca8:	7a91      	ldrb	r1, [r2, #10]
 8000caa:	430b      	orrs	r3, r1
 8000cac:	ee07 3a90 	vmov	s15, r3
	float pack_current = pack_current_raw * 0.1f;
 8000cb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cb4:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8000cf0 <updateBMSDiagnostics+0x50>
 8000cb8:	ee67 7aa6 	vmul.f32	s15, s15, s13
	uint16_t pack_voltage_raw = (rxMessage.frame.data2 << 8) | rxMessage.frame.data3;
 8000cbc:	7ad1      	ldrb	r1, [r2, #11]
 8000cbe:	7b13      	ldrb	r3, [r2, #12]
 8000cc0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000cc4:	ee07 3a10 	vmov	s14, r3
	float pack_voltage = pack_voltage_raw * 0.1f;
 8000cc8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000ccc:	ee27 7a26 	vmul.f32	s14, s14, s13
	bool is_ready = (rxMessage.frame.data6) & 0x01;
 8000cd0:	7bd2      	ldrb	r2, [r2, #15]
 8000cd2:	f002 0201 	and.w	r2, r2, #1
	bms_diagnostics.inverterActive = is_ready ? 1 : 0;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <updateBMSDiagnostics+0x54>)
 8000cd8:	601a      	str	r2, [r3, #0]
	bms_diagnostics.packCurrent    = (int)pack_current;
 8000cda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cde:	edc3 7a02 	vstr	s15, [r3, #8]
	bms_diagnostics.packVoltage    = (int)pack_voltage;
 8000ce2:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8000ce6:	ed83 7a01 	vstr	s14, [r3, #4]
}
 8000cea:	4770      	bx	lr
 8000cec:	200000fc 	.word	0x200000fc
 8000cf0:	3dcccccd 	.word	0x3dcccccd
 8000cf4:	20000060 	.word	0x20000060

08000cf8 <updateInverterVolts>:
	int16_t inverter_dc_volts_raw = (int16_t)((rxMessage.frame.data1 << 8) | rxMessage.frame.data0);  // Little-endian
 8000cf8:	4a09      	ldr	r2, [pc, #36]	@ (8000d20 <updateInverterVolts+0x28>)
 8000cfa:	7a93      	ldrb	r3, [r2, #10]
 8000cfc:	021b      	lsls	r3, r3, #8
 8000cfe:	b21b      	sxth	r3, r3
 8000d00:	7a52      	ldrb	r2, [r2, #9]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	ee07 3a90 	vmov	s15, r3
	float inverter_dc_volts = inverter_dc_volts_raw * 0.1f;
 8000d08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d0c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8000d24 <updateInverterVolts+0x2c>
 8000d10:	ee67 7a87 	vmul.f32	s15, s15, s14
	inverter_diagnostics.inverterDCVolts    = (int)inverter_dc_volts;
 8000d14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <updateInverterVolts+0x30>)
 8000d1a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8000d1e:	4770      	bx	lr
 8000d20:	200000fc 	.word	0x200000fc
 8000d24:	3dcccccd 	.word	0x3dcccccd
 8000d28:	20000054 	.word	0x20000054

08000d2c <readFromCAN>:
void readFromCAN() {
 8000d2c:	b508      	push	{r3, lr}
	if (rxMessage.frame.id == RPM_READ_ID) {
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <readFromCAN+0x30>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	2ba5      	cmp	r3, #165	@ 0xa5
 8000d34:	d009      	beq.n	8000d4a <readFromCAN+0x1e>
	if (rxMessage.frame.id == INVERTER_VOLTAGE_READ_ID) {
 8000d36:	4b09      	ldr	r3, [pc, #36]	@ (8000d5c <readFromCAN+0x30>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	2ba7      	cmp	r3, #167	@ 0xa7
 8000d3c:	d008      	beq.n	8000d50 <readFromCAN+0x24>
	if(rxMessage.frame.id == BMS_DIAGNOSTICS_ID){
 8000d3e:	4b07      	ldr	r3, [pc, #28]	@ (8000d5c <readFromCAN+0x30>)
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f5b3 6fd6 	cmp.w	r3, #1712	@ 0x6b0
 8000d46:	d006      	beq.n	8000d56 <readFromCAN+0x2a>
}
 8000d48:	bd08      	pop	{r3, pc}
		updateRpm();
 8000d4a:	f7ff ff73 	bl	8000c34 <updateRpm>
 8000d4e:	e7f2      	b.n	8000d36 <readFromCAN+0xa>
		updateInverterVolts();
 8000d50:	f7ff ffd2 	bl	8000cf8 <updateInverterVolts>
 8000d54:	e7f3      	b.n	8000d3e <readFromCAN+0x12>
		updateBMSDiagnostics();
 8000d56:	f7ff ffa3 	bl	8000ca0 <updateBMSDiagnostics>
}
 8000d5a:	e7f5      	b.n	8000d48 <readFromCAN+0x1c>
 8000d5c:	200000fc 	.word	0x200000fc

08000d60 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8000d60:	b538      	push	{r3, r4, r5, lr}
    apps1Buffer[adcBufferIndex] = ADC_Reads[APPS1_RANK-1];
 8000d62:	4916      	ldr	r1, [pc, #88]	@ (8000dbc <HAL_ADC_ConvCpltCallback+0x5c>)
 8000d64:	780b      	ldrb	r3, [r1, #0]
 8000d66:	4a16      	ldr	r2, [pc, #88]	@ (8000dc0 <HAL_ADC_ConvCpltCallback+0x60>)
 8000d68:	6854      	ldr	r4, [r2, #4]
 8000d6a:	4816      	ldr	r0, [pc, #88]	@ (8000dc4 <HAL_ADC_ConvCpltCallback+0x64>)
 8000d6c:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
    apps2Buffer[adcBufferIndex] = ADC_Reads[APPS2_RANK-1];
 8000d70:	4d15      	ldr	r5, [pc, #84]	@ (8000dc8 <HAL_ADC_ConvCpltCallback+0x68>)
 8000d72:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
    bseBuffer[adcBufferIndex]   = ADC_Reads[BSE_RANK-1];
 8000d76:	6892      	ldr	r2, [r2, #8]
 8000d78:	4c14      	ldr	r4, [pc, #80]	@ (8000dcc <HAL_ADC_ConvCpltCallback+0x6c>)
 8000d7a:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    adcBufferIndex = (adcBufferIndex + 1) % ADC_READ_BUFFER;
 8000d7e:	1c5a      	adds	r2, r3, #1
 8000d80:	4b13      	ldr	r3, [pc, #76]	@ (8000dd0 <HAL_ADC_ConvCpltCallback+0x70>)
 8000d82:	fb83 c302 	smull	ip, r3, r3, r2
 8000d86:	105b      	asrs	r3, r3, #1
 8000d88:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	700b      	strb	r3, [r1, #0]
    apps1Value = median_uint32_t(apps1Buffer, ADC_READ_BUFFER);
 8000d90:	2105      	movs	r1, #5
 8000d92:	f7ff ff35 	bl	8000c00 <median_uint32_t>
 8000d96:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <HAL_ADC_ConvCpltCallback+0x74>)
 8000d98:	6018      	str	r0, [r3, #0]
    apps2Value = median_uint32_t(apps2Buffer, ADC_READ_BUFFER);
 8000d9a:	2105      	movs	r1, #5
 8000d9c:	4628      	mov	r0, r5
 8000d9e:	f7ff ff2f 	bl	8000c00 <median_uint32_t>
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <HAL_ADC_ConvCpltCallback+0x78>)
 8000da4:	6018      	str	r0, [r3, #0]
    bseValue   = median_uint32_t(bseBuffer, ADC_READ_BUFFER);
 8000da6:	2105      	movs	r1, #5
 8000da8:	4620      	mov	r0, r4
 8000daa:	f7ff ff29 	bl	8000c00 <median_uint32_t>
 8000dae:	4b0b      	ldr	r3, [pc, #44]	@ (8000ddc <HAL_ADC_ConvCpltCallback+0x7c>)
 8000db0:	6018      	str	r0, [r3, #0]
    dma_read_complete = 1;
 8000db2:	4b0b      	ldr	r3, [pc, #44]	@ (8000de0 <HAL_ADC_ConvCpltCallback+0x80>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	701a      	strb	r2, [r3, #0]
}
 8000db8:	bd38      	pop	{r3, r4, r5, pc}
 8000dba:	bf00      	nop
 8000dbc:	200000b0 	.word	0x200000b0
 8000dc0:	2000008c 	.word	0x2000008c
 8000dc4:	200000dc 	.word	0x200000dc
 8000dc8:	200000c8 	.word	0x200000c8
 8000dcc:	200000b4 	.word	0x200000b4
 8000dd0:	66666667 	.word	0x66666667
 8000dd4:	200000f8 	.word	0x200000f8
 8000dd8:	200000f4 	.word	0x200000f4
 8000ddc:	200000f0 	.word	0x200000f0
 8000de0:	20000002 	.word	0x20000002

08000de4 <calculateTorqueRequest>:
 	float apps1_as_percent = ((float)apps1Value-APPS_1_ADC_MIN_VAL)/(APPS_1_ADC_MAX_VAL-APPS_1_ADC_MIN_VAL);
 8000de4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e94 <calculateTorqueRequest+0xb0>)
 8000de6:	ed93 7a00 	vldr	s14, [r3]
 8000dea:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000dee:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8000e98 <calculateTorqueRequest+0xb4>
 8000df2:	ee37 7a46 	vsub.f32	s14, s14, s12
 8000df6:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8000e9c <calculateTorqueRequest+0xb8>
 8000dfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 	float apps2_as_percent = ((float)apps2Value-APPS_2_ADC_MIN_VAL)/(APPS_2_ADC_MAX_VAL-APPS_2_ADC_MIN_VAL);
 8000dfe:	4b28      	ldr	r3, [pc, #160]	@ (8000ea0 <calculateTorqueRequest+0xbc>)
 8000e00:	ed93 7a00 	vldr	s14, [r3]
 8000e04:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000e08:	ee37 7a46 	vsub.f32	s14, s14, s12
 8000e0c:	ee87 6a26 	vdiv.f32	s12, s14, s13
 	float appsValue = ((float)apps1_as_percent + apps2_as_percent)/2;
 8000e10:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000e14:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e18:	ee67 7a87 	vmul.f32	s15, s15, s14
 	if(appsValue >= 0){ //apps travel is in range for forward torque
 8000e1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e24:	db12      	blt.n	8000e4c <calculateTorqueRequest+0x68>
 		requestedTorque = ((float)(MAX_TORQUE-MIN_TORQUE)) * appsValue + MIN_TORQUE;
 8000e26:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000ea4 <calculateTorqueRequest+0xc0>
 8000e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e2e:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8000ea8 <calculateTorqueRequest+0xc4>
 8000e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000e36:	4b1d      	ldr	r3, [pc, #116]	@ (8000eac <calculateTorqueRequest+0xc8>)
 8000e38:	edc3 7a00 	vstr	s15, [r3]
 		if (requestedTorque >= 50) {
 8000e3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e44:	db24      	blt.n	8000e90 <calculateTorqueRequest+0xac>
 			requestedTorque = 50;
 8000e46:	ed83 7a00 	vstr	s14, [r3]
 8000e4a:	4770      	bx	lr
 		if (inverter_diagnostics.carSpeed < 5.0f) {
 8000e4c:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <calculateTorqueRequest+0xcc>)
 8000e4e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000e52:	eef1 7a04 	vmov.f32	s15, #20	@ 0x40a00000  5.0
 8000e56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e5e:	d503      	bpl.n	8000e68 <calculateTorqueRequest+0x84>
 			requestedTorque = 0;
 8000e60:	4b12      	ldr	r3, [pc, #72]	@ (8000eac <calculateTorqueRequest+0xc8>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	4770      	bx	lr
			float bse_as_percent = ((float)bseValue-BSE_ADC_MIN_VAL)/(BSE_ADC_MAX_VAL-BSE_ADC_MIN_VAL);
 8000e68:	4b12      	ldr	r3, [pc, #72]	@ (8000eb4 <calculateTorqueRequest+0xd0>)
 8000e6a:	ed93 7a00 	vldr	s14, [r3]
 8000e6e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000e72:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000eb8 <calculateTorqueRequest+0xd4>
 8000e76:	eec7 7a26 	vdiv.f32	s15, s14, s13
			requestedTorque = (REGEN_MAX_TORQUE - REGEN_BASELINE_TORQUE)*bse_as_percent + REGEN_BASELINE_TORQUE;
 8000e7a:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 8000e7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e82:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000ea8 <calculateTorqueRequest+0xc4>
 8000e86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e8a:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <calculateTorqueRequest+0xc8>)
 8000e8c:	edc3 7a00 	vstr	s15, [r3]
 }
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	200000f8 	.word	0x200000f8
 8000e98:	44228000 	.word	0x44228000
 8000e9c:	45576000 	.word	0x45576000
 8000ea0:	200000f4 	.word	0x200000f4
 8000ea4:	42480000 	.word	0x42480000
 8000ea8:	00000000 	.word	0x00000000
 8000eac:	200000ac 	.word	0x200000ac
 8000eb0:	20000054 	.word	0x20000054
 8000eb4:	200000f0 	.word	0x200000f0
 8000eb8:	457ff000 	.word	0x457ff000

08000ebc <checkAPPSPlausibility>:
void checkAPPSPlausibility(void) {
 8000ebc:	b508      	push	{r3, lr}
	apps1_as_percent = ((float) apps1Value - APPS_1_ADC_MIN_VAL)
 8000ebe:	4b25      	ldr	r3, [pc, #148]	@ (8000f54 <checkAPPSPlausibility+0x98>)
 8000ec0:	ed93 7a00 	vldr	s14, [r3]
 8000ec4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000ec8:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8000f58 <checkAPPSPlausibility+0x9c>
 8000ecc:	ee37 7a66 	vsub.f32	s14, s14, s13
					/ (APPS_1_ADC_MAX_VAL - APPS_1_ADC_MIN_VAL) * 100.0f;
 8000ed0:	eddf 5a22 	vldr	s11, [pc, #136]	@ 8000f5c <checkAPPSPlausibility+0xa0>
 8000ed4:	eec7 7a25 	vdiv.f32	s15, s14, s11
 8000ed8:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8000f60 <checkAPPSPlausibility+0xa4>
 8000edc:	ee67 7a86 	vmul.f32	s15, s15, s12
	apps1_as_percent = ((float) apps1Value - APPS_1_ADC_MIN_VAL)
 8000ee0:	4b20      	ldr	r3, [pc, #128]	@ (8000f64 <checkAPPSPlausibility+0xa8>)
 8000ee2:	edc3 7a00 	vstr	s15, [r3]
	apps2_as_percent = ((float) apps2Value - APPS_2_ADC_MIN_VAL)
 8000ee6:	4b20      	ldr	r3, [pc, #128]	@ (8000f68 <checkAPPSPlausibility+0xac>)
 8000ee8:	ed93 7a00 	vldr	s14, [r3]
 8000eec:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000ef0:	ee37 7a66 	vsub.f32	s14, s14, s13
					/ (APPS_2_ADC_MAX_VAL - APPS_2_ADC_MIN_VAL) * 100.0f;
 8000ef4:	eec7 6a25 	vdiv.f32	s13, s14, s11
 8000ef8:	ee26 7a86 	vmul.f32	s14, s13, s12
	apps2_as_percent = ((float) apps2Value - APPS_2_ADC_MIN_VAL)
 8000efc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f6c <checkAPPSPlausibility+0xb0>)
 8000efe:	ed83 7a00 	vstr	s14, [r3]
	float paininmyass = fabsf(apps1_as_percent - apps2_as_percent);
 8000f02:	ee77 7ac7 	vsub.f32	s15, s15, s14
	if (fabsf(apps1_as_percent - apps2_as_percent) > APPS_IMPLAUSIBILITY_PERCENT_DIFFERENCE) {
 8000f06:	eef0 7ae7 	vabs.f32	s15, s15
 8000f0a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000f0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f16:	dc06      	bgt.n	8000f26 <checkAPPSPlausibility+0x6a>
	else if (!apps_plausible && (HAL_GetTick() - millis_since_apps_implausible < APPS_IMPLAUSIBILITY_TIMEOUT_MILLIS)) {
 8000f18:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <checkAPPSPlausibility+0xb4>)
 8000f1a:	881b      	ldrh	r3, [r3, #0]
 8000f1c:	b173      	cbz	r3, 8000f3c <checkAPPSPlausibility+0x80>
		apps_plausible = 1; // true
 8000f1e:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <checkAPPSPlausibility+0xb4>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	801a      	strh	r2, [r3, #0]
}
 8000f24:	bd08      	pop	{r3, pc}
		millis_since_apps_implausible = HAL_GetTick();
 8000f26:	f001 f9b3 	bl	8002290 <HAL_GetTick>
 8000f2a:	4b12      	ldr	r3, [pc, #72]	@ (8000f74 <checkAPPSPlausibility+0xb8>)
 8000f2c:	6018      	str	r0, [r3, #0]
		apps_plausible = 0; // false
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <checkAPPSPlausibility+0xb4>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	801a      	strh	r2, [r3, #0]
		requestedTorque = 0;
 8000f34:	4b10      	ldr	r3, [pc, #64]	@ (8000f78 <checkAPPSPlausibility+0xbc>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	e7f3      	b.n	8000f24 <checkAPPSPlausibility+0x68>
	else if (!apps_plausible && (HAL_GetTick() - millis_since_apps_implausible < APPS_IMPLAUSIBILITY_TIMEOUT_MILLIS)) {
 8000f3c:	f001 f9a8 	bl	8002290 <HAL_GetTick>
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <checkAPPSPlausibility+0xb8>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	1ac0      	subs	r0, r0, r3
 8000f46:	2863      	cmp	r0, #99	@ 0x63
 8000f48:	d8e9      	bhi.n	8000f1e <checkAPPSPlausibility+0x62>
		requestedTorque = 0;
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <checkAPPSPlausibility+0xbc>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	e7e8      	b.n	8000f24 <checkAPPSPlausibility+0x68>
 8000f52:	bf00      	nop
 8000f54:	200000f8 	.word	0x200000f8
 8000f58:	44228000 	.word	0x44228000
 8000f5c:	45576000 	.word	0x45576000
 8000f60:	42c80000 	.word	0x42c80000
 8000f64:	20000088 	.word	0x20000088
 8000f68:	200000f4 	.word	0x200000f4
 8000f6c:	20000084 	.word	0x20000084
 8000f70:	20000004 	.word	0x20000004
 8000f74:	2000009c 	.word	0x2000009c
 8000f78:	200000ac 	.word	0x200000ac

08000f7c <checkCrossCheck>:
	bse_as_percent = ((float) bseValue - BSE_ADC_MIN_VAL)
 8000f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001028 <checkCrossCheck+0xac>)
 8000f7e:	ed93 7a00 	vldr	s14, [r3]
 8000f82:	eeb8 7a47 	vcvt.f32.u32	s14, s14
					/ (BSE_ADC_MAX_VAL - BSE_ADC_MIN_VAL) * 100.0f;
 8000f86:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800102c <checkCrossCheck+0xb0>
 8000f8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f8e:	ed9f 6a28 	vldr	s12, [pc, #160]	@ 8001030 <checkCrossCheck+0xb4>
 8000f92:	ee67 7a86 	vmul.f32	s15, s15, s12
	bse_as_percent = ((float) bseValue - BSE_ADC_MIN_VAL)
 8000f96:	4b27      	ldr	r3, [pc, #156]	@ (8001034 <checkCrossCheck+0xb8>)
 8000f98:	edc3 7a00 	vstr	s15, [r3]
	float apps1p = ((float) apps1Value - APPS_1_ADC_MIN_VAL)
 8000f9c:	4b26      	ldr	r3, [pc, #152]	@ (8001038 <checkCrossCheck+0xbc>)
 8000f9e:	ed93 7a00 	vldr	s14, [r3]
 8000fa2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000fa6:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800103c <checkCrossCheck+0xc0>
 8000faa:	ee37 7a66 	vsub.f32	s14, s14, s13
					/ (APPS_1_ADC_MAX_VAL - APPS_1_ADC_MIN_VAL) * 100.0f;
 8000fae:	eddf 5a24 	vldr	s11, [pc, #144]	@ 8001040 <checkCrossCheck+0xc4>
 8000fb2:	eec7 7a25 	vdiv.f32	s15, s14, s11
	float apps1p = ((float) apps1Value - APPS_1_ADC_MIN_VAL)
 8000fb6:	ee67 7a86 	vmul.f32	s15, s15, s12
	float apps2p = ((float) apps2Value - APPS_2_ADC_MIN_VAL)
 8000fba:	4b22      	ldr	r3, [pc, #136]	@ (8001044 <checkCrossCheck+0xc8>)
 8000fbc:	ed93 7a00 	vldr	s14, [r3]
 8000fc0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000fc4:	ee37 7a66 	vsub.f32	s14, s14, s13
					/ (APPS_2_ADC_MAX_VAL - APPS_2_ADC_MIN_VAL) * 100.0f;
 8000fc8:	eec7 6a25 	vdiv.f32	s13, s14, s11
	float apps2p = ((float) apps2Value - APPS_2_ADC_MIN_VAL)
 8000fcc:	ee26 7a86 	vmul.f32	s14, s13, s12
	float apps_as_percent = (apps1p + apps2p) / 2.0f;
 8000fd0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fd4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000fd8:	ee67 7a87 	vmul.f32	s15, s15, s14
	if (apps_as_percent > CROSS_CHECK_IMPLAUSIBILITY_APPS_PERCENT
 8000fdc:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8000fe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe8:	dd0b      	ble.n	8001002 <checkCrossCheck+0x86>
			&& bseValue > BRAKE_ACTIVATED_ADC_VAL) {
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <checkCrossCheck+0xac>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8000ff2:	d906      	bls.n	8001002 <checkCrossCheck+0x86>
		cross_check_plausible = 0;
 8000ff4:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <checkCrossCheck+0xcc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	801a      	strh	r2, [r3, #0]
		requestedTorque = 0;
 8000ffa:	4b14      	ldr	r3, [pc, #80]	@ (800104c <checkCrossCheck+0xd0>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	4770      	bx	lr
	else if (!cross_check_plausible
 8001002:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <checkCrossCheck+0xcc>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	b953      	cbnz	r3, 800101e <checkCrossCheck+0xa2>
			&& apps_as_percent > CROSS_CHECK_RESTORATION_APPS_PERCENT) {
 8001008:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800100c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001014:	dd03      	ble.n	800101e <checkCrossCheck+0xa2>
		requestedTorque = 0;
 8001016:	4b0d      	ldr	r3, [pc, #52]	@ (800104c <checkCrossCheck+0xd0>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	4770      	bx	lr
		cross_check_plausible = 1;
 800101e:	4b0a      	ldr	r3, [pc, #40]	@ (8001048 <checkCrossCheck+0xcc>)
 8001020:	2201      	movs	r2, #1
 8001022:	801a      	strh	r2, [r3, #0]
}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	200000f0 	.word	0x200000f0
 800102c:	457ff000 	.word	0x457ff000
 8001030:	42c80000 	.word	0x42c80000
 8001034:	20000080 	.word	0x20000080
 8001038:	200000f8 	.word	0x200000f8
 800103c:	44228000 	.word	0x44228000
 8001040:	45576000 	.word	0x45576000
 8001044:	200000f4 	.word	0x200000f4
 8001048:	20000000 	.word	0x20000000
 800104c:	200000ac 	.word	0x200000ac

08001050 <sendTorqueCommand>:
void sendTorqueCommand(void) {
 8001050:	b508      	push	{r3, lr}
	if (requestedTorque >= 94) {
 8001052:	4b1b      	ldr	r3, [pc, #108]	@ (80010c0 <sendTorqueCommand+0x70>)
 8001054:	ed93 7a00 	vldr	s14, [r3]
 8001058:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80010c4 <sendTorqueCommand+0x74>
 800105c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001064:	db01      	blt.n	800106a <sendTorqueCommand+0x1a>
		requestedTorque = 94;
 8001066:	edc3 7a00 	vstr	s15, [r3]
	int torqueValue = (int) (requestedTorque * 10); // Convert to integer, multiply by 10
 800106a:	4b15      	ldr	r3, [pc, #84]	@ (80010c0 <sendTorqueCommand+0x70>)
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001074:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001078:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800107c:	ee17 2a90 	vmov	r2, s15
	char msg1 = (torqueValue >> 8) & 0xFF;
 8001080:	f3c2 2107 	ubfx	r1, r2, #8, #8
	txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 8001084:	4b10      	ldr	r3, [pc, #64]	@ (80010c8 <sendTorqueCommand+0x78>)
 8001086:	2001      	movs	r0, #1
 8001088:	7018      	strb	r0, [r3, #0]
	txMessage.frame.id = 0x0C0;
 800108a:	20c0      	movs	r0, #192	@ 0xc0
 800108c:	6058      	str	r0, [r3, #4]
	txMessage.frame.dlc = 8;
 800108e:	2008      	movs	r0, #8
 8001090:	7218      	strb	r0, [r3, #8]
	txMessage.frame.data0 = msg0; //torque request
 8001092:	725a      	strb	r2, [r3, #9]
	txMessage.frame.data1 = msg1;
 8001094:	7299      	strb	r1, [r3, #10]
	txMessage.frame.data2 = 0; // speed request (only maters in speed mode)
 8001096:	2200      	movs	r2, #0
 8001098:	72da      	strb	r2, [r3, #11]
	txMessage.frame.data3 = 0;
 800109a:	731a      	strb	r2, [r3, #12]
	txMessage.frame.data4 = 0; //direction
 800109c:	735a      	strb	r2, [r3, #13]
	if(beginTorqueRequests){
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <sendTorqueCommand+0x7c>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	b14b      	cbz	r3, 80010b8 <sendTorqueCommand+0x68>
		txMessage.frame.data5 = 1; //
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <sendTorqueCommand+0x78>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	739a      	strb	r2, [r3, #14]
	txMessage.frame.data6 = 0;
 80010aa:	4807      	ldr	r0, [pc, #28]	@ (80010c8 <sendTorqueCommand+0x78>)
 80010ac:	2300      	movs	r3, #0
 80010ae:	73c3      	strb	r3, [r0, #15]
	txMessage.frame.data7 = 0;
 80010b0:	7403      	strb	r3, [r0, #16]
	CANSPI_Transmit(&txMessage);
 80010b2:	f7ff fae5 	bl	8000680 <CANSPI_Transmit>
}
 80010b6:	bd08      	pop	{r3, pc}
		txMessage.frame.data5 = 0;
 80010b8:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <sendTorqueCommand+0x78>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	739a      	strb	r2, [r3, #14]
 80010be:	e7f4      	b.n	80010aa <sendTorqueCommand+0x5a>
 80010c0:	200000ac 	.word	0x200000ac
 80010c4:	42bc0000 	.word	0x42bc0000
 80010c8:	20000110 	.word	0x20000110
 80010cc:	200000a0 	.word	0x200000a0

080010d0 <checkReadyToDrive>:
void checkReadyToDrive(void) {
 80010d0:	b510      	push	{r4, lr}
	uint8_t pinState = HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port, RTD_BTN_Pin);
 80010d2:	2104      	movs	r1, #4
 80010d4:	481a      	ldr	r0, [pc, #104]	@ (8001140 <checkReadyToDrive+0x70>)
 80010d6:	f002 fc1d 	bl	8003914 <HAL_GPIO_ReadPin>
 80010da:	4604      	mov	r4, r0
	cpockandballs = HAL_GetTick() -millis_RTD;
 80010dc:	f001 f8d8 	bl	8002290 <HAL_GetTick>
 80010e0:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <checkReadyToDrive+0x74>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	1ac0      	subs	r0, r0, r3
 80010e6:	4b18      	ldr	r3, [pc, #96]	@ (8001148 <checkReadyToDrive+0x78>)
 80010e8:	6018      	str	r0, [r3, #0]
	if (pinState == GPIO_PIN_SET && bseValue > BRAKE_ACTIVATED_ADC_VAL && bms_diagnostics.inverterActive &&!rtdState) {
 80010ea:	2c01      	cmp	r4, #1
 80010ec:	d00c      	beq.n	8001108 <checkReadyToDrive+0x38>
	else if (pinState == GPIO_PIN_RESET || bseValue < BRAKE_ACTIVATED_ADC_VAL || !bms_diagnostics.inverterActive ){
 80010ee:	b13c      	cbz	r4, 8001100 <checkReadyToDrive+0x30>
 80010f0:	4b16      	ldr	r3, [pc, #88]	@ (800114c <checkReadyToDrive+0x7c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80010f8:	d302      	bcc.n	8001100 <checkReadyToDrive+0x30>
 80010fa:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <checkReadyToDrive+0x80>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	b9c3      	cbnz	r3, 8001132 <checkReadyToDrive+0x62>
		rtdState = false;
 8001100:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <checkReadyToDrive+0x84>)
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
}
 8001106:	bd10      	pop	{r4, pc}
	if (pinState == GPIO_PIN_SET && bseValue > BRAKE_ACTIVATED_ADC_VAL && bms_diagnostics.inverterActive &&!rtdState) {
 8001108:	4b10      	ldr	r3, [pc, #64]	@ (800114c <checkReadyToDrive+0x7c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001110:	d9ed      	bls.n	80010ee <checkReadyToDrive+0x1e>
 8001112:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <checkReadyToDrive+0x80>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0e9      	beq.n	80010ee <checkReadyToDrive+0x1e>
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <checkReadyToDrive+0x84>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d1e5      	bne.n	80010ee <checkReadyToDrive+0x1e>
		rtdState = true;
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <checkReadyToDrive+0x84>)
 8001124:	2201      	movs	r2, #1
 8001126:	701a      	strb	r2, [r3, #0]
		millis_RTD = HAL_GetTick();
 8001128:	f001 f8b2 	bl	8002290 <HAL_GetTick>
 800112c:	4b05      	ldr	r3, [pc, #20]	@ (8001144 <checkReadyToDrive+0x74>)
 800112e:	6018      	str	r0, [r3, #0]
 8001130:	e7e9      	b.n	8001106 <checkReadyToDrive+0x36>
	else if(cpockandballs >= RTD_BUTTON_PRESS_MILLIS){
 8001132:	2863      	cmp	r0, #99	@ 0x63
 8001134:	d9e7      	bls.n	8001106 <checkReadyToDrive+0x36>
		readyToDrive = true;
 8001136:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <checkReadyToDrive+0x88>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
}
 800113c:	e7e3      	b.n	8001106 <checkReadyToDrive+0x36>
 800113e:	bf00      	nop
 8001140:	40020400 	.word	0x40020400
 8001144:	20000074 	.word	0x20000074
 8001148:	20000078 	.word	0x20000078
 800114c:	200000f0 	.word	0x200000f0
 8001150:	20000060 	.word	0x20000060
 8001154:	2000007c 	.word	0x2000007c
 8001158:	2000007d 	.word	0x2000007d

0800115c <prechargeSequence>:
uint8_t prechargeSequence(void){
 800115c:	b538      	push	{r3, r4, r5, lr}
	 startPrechargeTime = HAL_GetTick();
 800115e:	f001 f897 	bl	8002290 <HAL_GetTick>
 8001162:	4c30      	ldr	r4, [pc, #192]	@ (8001224 <prechargeSequence+0xc8>)
 8001164:	6020      	str	r0, [r4, #0]
	 HAL_Delay(10);
 8001166:	200a      	movs	r0, #10
 8001168:	f001 f89e 	bl	80022a8 <HAL_Delay>
	  HAL_GPIO_WritePin(PCHG_RLY_CTRL_GPIO_Port, PCHG_RLY_CTRL_Pin, GPIO_PIN_SET); //steps 1 and 2
 800116c:	4d2e      	ldr	r5, [pc, #184]	@ (8001228 <prechargeSequence+0xcc>)
 800116e:	2201      	movs	r2, #1
 8001170:	2180      	movs	r1, #128	@ 0x80
 8001172:	4628      	mov	r0, r5
 8001174:	f002 fbe6 	bl	8003944 <HAL_GPIO_WritePin>
	  HAL_Delay(3);
 8001178:	2003      	movs	r0, #3
 800117a:	f001 f895 	bl	80022a8 <HAL_Delay>
	  HAL_GPIO_WritePin(AIR_N_CTRL_GPIO_Port, AIR_N_CTRL_Pin, GPIO_PIN_SET); //steps 1 and 2
 800117e:	2201      	movs	r2, #1
 8001180:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001184:	4628      	mov	r0, r5
 8001186:	f002 fbdd 	bl	8003944 <HAL_GPIO_WritePin>
	  penis = HAL_GetTick() - startPrechargeTime;
 800118a:	f001 f881 	bl	8002290 <HAL_GetTick>
 800118e:	6823      	ldr	r3, [r4, #0]
 8001190:	1ac3      	subs	r3, r0, r3
 8001192:	4a26      	ldr	r2, [pc, #152]	@ (800122c <prechargeSequence+0xd0>)
 8001194:	6013      	str	r3, [r2, #0]
	  while (penis < PRECHARGE_TIMEOUT_MS && HAL_GPIO_ReadPin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin) == GPIO_PIN_SET) { //loop for 4
 8001196:	e00d      	b.n	80011b4 <prechargeSequence+0x58>
		  if (bms_diagnostics.packVoltage - inverter_diagnostics.inverterDCVolts < PRECHARGE_VOLTAGE_DIFF) {
 8001198:	4b25      	ldr	r3, [pc, #148]	@ (8001230 <prechargeSequence+0xd4>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	4a25      	ldr	r2, [pc, #148]	@ (8001234 <prechargeSequence+0xd8>)
 800119e:	6852      	ldr	r2, [r2, #4]
 80011a0:	1a9b      	subs	r3, r3, r2
 80011a2:	2b18      	cmp	r3, #24
 80011a4:	dd2a      	ble.n	80011fc <prechargeSequence+0xa0>
		  penis = HAL_GetTick() - startPrechargeTime;
 80011a6:	f001 f873 	bl	8002290 <HAL_GetTick>
 80011aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001224 <prechargeSequence+0xc8>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	1ac0      	subs	r0, r0, r3
 80011b0:	4b1e      	ldr	r3, [pc, #120]	@ (800122c <prechargeSequence+0xd0>)
 80011b2:	6018      	str	r0, [r3, #0]
	  while (penis < PRECHARGE_TIMEOUT_MS && HAL_GPIO_ReadPin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin) == GPIO_PIN_SET) { //loop for 4
 80011b4:	4b1d      	ldr	r3, [pc, #116]	@ (800122c <prechargeSequence+0xd0>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	f641 3357 	movw	r3, #6999	@ 0x1b57
 80011bc:	429a      	cmp	r2, r3
 80011be:	d80d      	bhi.n	80011dc <prechargeSequence+0x80>
 80011c0:	2104      	movs	r1, #4
 80011c2:	481d      	ldr	r0, [pc, #116]	@ (8001238 <prechargeSequence+0xdc>)
 80011c4:	f002 fba6 	bl	8003914 <HAL_GPIO_ReadPin>
 80011c8:	2801      	cmp	r0, #1
 80011ca:	d107      	bne.n	80011dc <prechargeSequence+0x80>
		  if (CANSPI_Receive(&rxMessage)) {
 80011cc:	481b      	ldr	r0, [pc, #108]	@ (800123c <prechargeSequence+0xe0>)
 80011ce:	f7ff faeb 	bl	80007a8 <CANSPI_Receive>
 80011d2:	2800      	cmp	r0, #0
 80011d4:	d0e0      	beq.n	8001198 <prechargeSequence+0x3c>
			  readFromCAN();
 80011d6:	f7ff fda9 	bl	8000d2c <readFromCAN>
 80011da:	e7dd      	b.n	8001198 <prechargeSequence+0x3c>
	  HAL_GPIO_WritePin(PCHG_RLY_CTRL_GPIO_Port, PCHG_RLY_CTRL_Pin, GPIO_PIN_RESET);
 80011dc:	4c12      	ldr	r4, [pc, #72]	@ (8001228 <prechargeSequence+0xcc>)
 80011de:	2200      	movs	r2, #0
 80011e0:	2180      	movs	r1, #128	@ 0x80
 80011e2:	4620      	mov	r0, r4
 80011e4:	f002 fbae 	bl	8003944 <HAL_GPIO_WritePin>
	  HAL_Delay(5);
 80011e8:	2005      	movs	r0, #5
 80011ea:	f001 f85d 	bl	80022a8 <HAL_Delay>
	  HAL_GPIO_WritePin(AIR_N_CTRL_GPIO_Port, AIR_N_CTRL_Pin, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011f4:	4620      	mov	r0, r4
 80011f6:	f002 fba5 	bl	8003944 <HAL_GPIO_WritePin>
	  while (1) {
 80011fa:	e7fe      	b.n	80011fa <prechargeSequence+0x9e>
			  HAL_GPIO_WritePin(AIR_P_CTRL_GPIO_Port, AIR_P_CTRL_Pin, GPIO_PIN_SET); //step 4
 80011fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001228 <prechargeSequence+0xcc>)
 80011fe:	2201      	movs	r2, #1
 8001200:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001204:	4620      	mov	r0, r4
 8001206:	f002 fb9d 	bl	8003944 <HAL_GPIO_WritePin>
			  HAL_Delay(5);
 800120a:	2005      	movs	r0, #5
 800120c:	f001 f84c 	bl	80022a8 <HAL_Delay>
			  HAL_GPIO_WritePin(PCHG_RLY_CTRL_GPIO_Port, PCHG_RLY_CTRL_Pin, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	2180      	movs	r1, #128	@ 0x80
 8001214:	4620      	mov	r0, r4
 8001216:	f002 fb95 	bl	8003944 <HAL_GPIO_WritePin>
			  prechargeFinished = true;
 800121a:	2001      	movs	r0, #1
 800121c:	4b08      	ldr	r3, [pc, #32]	@ (8001240 <prechargeSequence+0xe4>)
 800121e:	7018      	strb	r0, [r3, #0]
}
 8001220:	bd38      	pop	{r3, r4, r5, pc}
 8001222:	bf00      	nop
 8001224:	20000040 	.word	0x20000040
 8001228:	40020800 	.word	0x40020800
 800122c:	2000003c 	.word	0x2000003c
 8001230:	20000060 	.word	0x20000060
 8001234:	20000054 	.word	0x20000054
 8001238:	40020c00 	.word	0x40020c00
 800123c:	200000fc 	.word	0x200000fc
 8001240:	20000070 	.word	0x20000070

08001244 <sendPrechargeRequest>:
void sendPrechargeRequest(void){
 8001244:	b508      	push	{r3, lr}
	while(!prechargeFinished){
 8001246:	e015      	b.n	8001274 <sendPrechargeRequest+0x30>
			readFromCAN();
 8001248:	f7ff fd70 	bl	8000d2c <readFromCAN>
 800124c:	e01a      	b.n	8001284 <sendPrechargeRequest+0x40>
			if(pinState == GPIO_PIN_SET && !prechargeState){
 800124e:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <sendPrechargeRequest+0x68>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b9f3      	cbnz	r3, 8001292 <sendPrechargeRequest+0x4e>
				prechargeState = true;
 8001254:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <sendPrechargeRequest+0x68>)
 8001256:	2201      	movs	r2, #1
 8001258:	701a      	strb	r2, [r3, #0]
				millis_precharge = HAL_GetTick();
 800125a:	f001 f819 	bl	8002290 <HAL_GetTick>
 800125e:	4b14      	ldr	r3, [pc, #80]	@ (80012b0 <sendPrechargeRequest+0x6c>)
 8001260:	6018      	str	r0, [r3, #0]
 8001262:	e007      	b.n	8001274 <sendPrechargeRequest+0x30>
			else if(HAL_GetTick()-millis_precharge >= PRECHARGE_BUTTON_PRESS_MILLIS){
 8001264:	f001 f814 	bl	8002290 <HAL_GetTick>
 8001268:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <sendPrechargeRequest+0x6c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	1ac0      	subs	r0, r0, r3
 800126e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001272:	d214      	bcs.n	800129e <sendPrechargeRequest+0x5a>
	while(!prechargeFinished){
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <sendPrechargeRequest+0x70>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b9bb      	cbnz	r3, 80012aa <sendPrechargeRequest+0x66>
		if (CANSPI_Receive(&rxMessage)) {
 800127a:	480f      	ldr	r0, [pc, #60]	@ (80012b8 <sendPrechargeRequest+0x74>)
 800127c:	f7ff fa94 	bl	80007a8 <CANSPI_Receive>
 8001280:	2800      	cmp	r0, #0
 8001282:	d1e1      	bne.n	8001248 <sendPrechargeRequest+0x4>
		uint8_t pinState = HAL_GPIO_ReadPin(PRECHARGE_BTN_GPIO_Port, PRECHARGE_BTN_Pin);
 8001284:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001288:	480c      	ldr	r0, [pc, #48]	@ (80012bc <sendPrechargeRequest+0x78>)
 800128a:	f002 fb43 	bl	8003914 <HAL_GPIO_ReadPin>
			if(pinState == GPIO_PIN_SET && !prechargeState){
 800128e:	2801      	cmp	r0, #1
 8001290:	d0dd      	beq.n	800124e <sendPrechargeRequest+0xa>
			else if (pinState == GPIO_PIN_RESET){
 8001292:	2800      	cmp	r0, #0
 8001294:	d1e6      	bne.n	8001264 <sendPrechargeRequest+0x20>
				prechargeState = false;
 8001296:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <sendPrechargeRequest+0x68>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
 800129c:	e7ea      	b.n	8001274 <sendPrechargeRequest+0x30>
				prechargeSequence();
 800129e:	f7ff ff5d 	bl	800115c <prechargeSequence>
				prechargeFinished = true;
 80012a2:	4b04      	ldr	r3, [pc, #16]	@ (80012b4 <sendPrechargeRequest+0x70>)
 80012a4:	2201      	movs	r2, #1
 80012a6:	701a      	strb	r2, [r3, #0]
 80012a8:	e7e4      	b.n	8001274 <sendPrechargeRequest+0x30>
}
 80012aa:	bd08      	pop	{r3, pc}
 80012ac:	20000071 	.word	0x20000071
 80012b0:	2000006c 	.word	0x2000006c
 80012b4:	20000070 	.word	0x20000070
 80012b8:	200000fc 	.word	0x200000fc
 80012bc:	40020000 	.word	0x40020000

080012c0 <HAL_I2S_TxCpltCallback>:
	if (hi2s->Instance == SPI2 && !waveFinished) {
 80012c0:	6802      	ldr	r2, [r0, #0]
 80012c2:	4b13      	ldr	r3, [pc, #76]	@ (8001310 <HAL_I2S_TxCpltCallback+0x50>)
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d000      	beq.n	80012ca <HAL_I2S_TxCpltCallback+0xa>
 80012c8:	4770      	bx	lr
 80012ca:	4b12      	ldr	r3, [pc, #72]	@ (8001314 <HAL_I2S_TxCpltCallback+0x54>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d1fa      	bne.n	80012c8 <HAL_I2S_TxCpltCallback+0x8>
		if (wavPos < halfwordCount) {
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <HAL_I2S_TxCpltCallback+0x58>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a11      	ldr	r2, [pc, #68]	@ (800131c <HAL_I2S_TxCpltCallback+0x5c>)
 80012d8:	6812      	ldr	r2, [r2, #0]
 80012da:	4293      	cmp	r3, r2
 80012dc:	d214      	bcs.n	8001308 <HAL_I2S_TxCpltCallback+0x48>
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80012de:	b510      	push	{r4, lr}
			uint32_t remain = halfwordCount - wavPos;
 80012e0:	1ad2      	subs	r2, r2, r3
			uint16_t thisChunk = (remain > CHUNK_SIZE_HALFWORDS) ? CHUNK_SIZE_HALFWORDS : (uint16_t) remain;
 80012e2:	f247 5130 	movw	r1, #30000	@ 0x7530
 80012e6:	428a      	cmp	r2, r1
 80012e8:	d80b      	bhi.n	8001302 <HAL_I2S_TxCpltCallback+0x42>
 80012ea:	b292      	uxth	r2, r2
			const uint16_t *chunkPtr = wavePCM + wavPos;
 80012ec:	490c      	ldr	r1, [pc, #48]	@ (8001320 <HAL_I2S_TxCpltCallback+0x60>)
 80012ee:	6809      	ldr	r1, [r1, #0]
			wavPos += thisChunk;
 80012f0:	18d4      	adds	r4, r2, r3
 80012f2:	4809      	ldr	r0, [pc, #36]	@ (8001318 <HAL_I2S_TxCpltCallback+0x58>)
 80012f4:	6004      	str	r4, [r0, #0]
			HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) chunkPtr, thisChunk);
 80012f6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <HAL_I2S_TxCpltCallback+0x64>)
 80012fc:	f002 fc7c 	bl	8003bf8 <HAL_I2S_Transmit_DMA>
}
 8001300:	bd10      	pop	{r4, pc}
			uint16_t thisChunk = (remain > CHUNK_SIZE_HALFWORDS) ? CHUNK_SIZE_HALFWORDS : (uint16_t) remain;
 8001302:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001306:	e7f1      	b.n	80012ec <HAL_I2S_TxCpltCallback+0x2c>
			waveFinished = 1;
 8001308:	4b02      	ldr	r3, [pc, #8]	@ (8001314 <HAL_I2S_TxCpltCallback+0x54>)
 800130a:	2201      	movs	r2, #1
 800130c:	701a      	strb	r2, [r3, #0]
}
 800130e:	4770      	bx	lr
 8001310:	40003800 	.word	0x40003800
 8001314:	20000044 	.word	0x20000044
 8001318:	20000050 	.word	0x20000050
 800131c:	20000048 	.word	0x20000048
 8001320:	2000004c 	.word	0x2000004c
 8001324:	2000026c 	.word	0x2000026c

08001328 <PlayStartupSoundOnce>:
void PlayStartupSoundOnce(void) {
 8001328:	b508      	push	{r3, lr}
	wavePCM = (const uint16_t*) &startup_sound[WAV_HEADER_SIZE];
 800132a:	4909      	ldr	r1, [pc, #36]	@ (8001350 <PlayStartupSoundOnce+0x28>)
 800132c:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <PlayStartupSoundOnce+0x2c>)
 800132e:	6019      	str	r1, [r3, #0]
	halfwordCount = TOTAL_HALFWORDS;
 8001330:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <PlayStartupSoundOnce+0x30>)
 8001332:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <PlayStartupSoundOnce+0x34>)
 8001334:	601a      	str	r2, [r3, #0]
	wavPos = 0;
 8001336:	4b0a      	ldr	r3, [pc, #40]	@ (8001360 <PlayStartupSoundOnce+0x38>)
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
	waveFinished = 0;
 800133c:	4809      	ldr	r0, [pc, #36]	@ (8001364 <PlayStartupSoundOnce+0x3c>)
 800133e:	7002      	strb	r2, [r0, #0]
	wavPos += thisChunk;
 8001340:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001344:	601a      	str	r2, [r3, #0]
	HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) chunkPtr, thisChunk);
 8001346:	4808      	ldr	r0, [pc, #32]	@ (8001368 <PlayStartupSoundOnce+0x40>)
 8001348:	f002 fc56 	bl	8003bf8 <HAL_I2S_Transmit_DMA>
}
 800134c:	bd08      	pop	{r3, pc}
 800134e:	bf00      	nop
 8001350:	08006acc 	.word	0x08006acc
 8001354:	2000004c 	.word	0x2000004c
 8001358:	20000048 	.word	0x20000048
 800135c:	00028056 	.word	0x00028056
 8001360:	20000050 	.word	0x20000050
 8001364:	20000044 	.word	0x20000044
 8001368:	2000026c 	.word	0x2000026c

0800136c <lookForRTD>:
void lookForRTD(void) {
 800136c:	b538      	push	{r3, r4, r5, lr}
	if (rtdoverride == 1) {
 800136e:	4b2c      	ldr	r3, [pc, #176]	@ (8001420 <lookForRTD+0xb4>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d116      	bne.n	80013a4 <lookForRTD+0x38>
		beginTorqueRequests = true;
 8001376:	4b2b      	ldr	r3, [pc, #172]	@ (8001424 <lookForRTD+0xb8>)
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
		PlayStartupSoundOnce();
 800137c:	f7ff ffd4 	bl	8001328 <PlayStartupSoundOnce>
}
 8001380:	bd38      	pop	{r3, r4, r5, pc}
			readFromCAN();
 8001382:	f7ff fcd3 	bl	8000d2c <readFromCAN>
 8001386:	e016      	b.n	80013b6 <lookForRTD+0x4a>
		ballsandcock = HAL_GPIO_ReadPin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin);
 8001388:	2104      	movs	r1, #4
 800138a:	4827      	ldr	r0, [pc, #156]	@ (8001428 <lookForRTD+0xbc>)
 800138c:	f002 fac2 	bl	8003914 <HAL_GPIO_ReadPin>
 8001390:	4b26      	ldr	r3, [pc, #152]	@ (800142c <lookForRTD+0xc0>)
 8001392:	7018      	strb	r0, [r3, #0]
		sendPrechargeRequest();
 8001394:	f7ff ff56 	bl	8001244 <sendPrechargeRequest>
		uint8_t prevReadyToDrive = readyToDrive;
 8001398:	4c25      	ldr	r4, [pc, #148]	@ (8001430 <lookForRTD+0xc4>)
 800139a:	7825      	ldrb	r5, [r4, #0]
		checkReadyToDrive();
 800139c:	f7ff fe98 	bl	80010d0 <checkReadyToDrive>
		if (readyToDrive) {
 80013a0:	7823      	ldrb	r3, [r4, #0]
 80013a2:	b9cb      	cbnz	r3, 80013d8 <lookForRTD+0x6c>
	while(!readyToDrive) {
 80013a4:	4b22      	ldr	r3, [pc, #136]	@ (8001430 <lookForRTD+0xc4>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1e9      	bne.n	8001380 <lookForRTD+0x14>
		if (CANSPI_Receive(&rxMessage)) {
 80013ac:	4821      	ldr	r0, [pc, #132]	@ (8001434 <lookForRTD+0xc8>)
 80013ae:	f7ff f9fb 	bl	80007a8 <CANSPI_Receive>
 80013b2:	2800      	cmp	r0, #0
 80013b4:	d1e5      	bne.n	8001382 <lookForRTD+0x16>
		if(dma_read_complete){
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <lookForRTD+0xcc>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d0e4      	beq.n	8001388 <lookForRTD+0x1c>
			HAL_ADC_Start_DMA(&hadc1, ADC_Reads, ADC_BUFFER);
 80013be:	2203      	movs	r2, #3
 80013c0:	491e      	ldr	r1, [pc, #120]	@ (800143c <lookForRTD+0xd0>)
 80013c2:	481f      	ldr	r0, [pc, #124]	@ (8001440 <lookForRTD+0xd4>)
 80013c4:	f001 f8e8 	bl	8002598 <HAL_ADC_Start_DMA>
			dma_read_complete = 0;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <lookForRTD+0xcc>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
			millis_since_dma_read = HAL_GetTick();
 80013ce:	f000 ff5f 	bl	8002290 <HAL_GetTick>
 80013d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001444 <lookForRTD+0xd8>)
 80013d4:	6018      	str	r0, [r3, #0]
 80013d6:	e7d7      	b.n	8001388 <lookForRTD+0x1c>
			if(!prevReadyToDrive){
 80013d8:	b11d      	cbz	r5, 80013e2 <lookForRTD+0x76>
				beginTorqueRequests = false;
 80013da:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <lookForRTD+0xb8>)
 80013dc:	2200      	movs	r2, #0
 80013de:	701a      	strb	r2, [r3, #0]
 80013e0:	e7e0      	b.n	80013a4 <lookForRTD+0x38>
				beginTorqueRequests = true;
 80013e2:	4b10      	ldr	r3, [pc, #64]	@ (8001424 <lookForRTD+0xb8>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	701a      	strb	r2, [r3, #0]
				PlayStartupSoundOnce();
 80013e8:	f7ff ff9e 	bl	8001328 <PlayStartupSoundOnce>
				for (int erectiledysfunction = 0; erectiledysfunction < 3; erectiledysfunction++) {
 80013ec:	2400      	movs	r4, #0
 80013ee:	2c02      	cmp	r4, #2
 80013f0:	dcd8      	bgt.n	80013a4 <lookForRTD+0x38>
					txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 80013f2:	4815      	ldr	r0, [pc, #84]	@ (8001448 <lookForRTD+0xdc>)
 80013f4:	2301      	movs	r3, #1
 80013f6:	7003      	strb	r3, [r0, #0]
					txMessage.frame.id = 0x0C0;
 80013f8:	23c0      	movs	r3, #192	@ 0xc0
 80013fa:	6043      	str	r3, [r0, #4]
					txMessage.frame.dlc = 8;
 80013fc:	2308      	movs	r3, #8
 80013fe:	7203      	strb	r3, [r0, #8]
					txMessage.frame.data0 = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	7243      	strb	r3, [r0, #9]
					txMessage.frame.data1 = 0;
 8001404:	7283      	strb	r3, [r0, #10]
					txMessage.frame.data2 = 0;
 8001406:	72c3      	strb	r3, [r0, #11]
					txMessage.frame.data3 = 0;
 8001408:	7303      	strb	r3, [r0, #12]
					txMessage.frame.data4 = 0;
 800140a:	7343      	strb	r3, [r0, #13]
					txMessage.frame.data5 = 0;
 800140c:	7383      	strb	r3, [r0, #14]
					txMessage.frame.data6 = 0;
 800140e:	73c3      	strb	r3, [r0, #15]
					txMessage.frame.data7 = 0;
 8001410:	7403      	strb	r3, [r0, #16]
					CANSPI_Transmit(&txMessage);
 8001412:	f7ff f935 	bl	8000680 <CANSPI_Transmit>
					HAL_Delay(100);
 8001416:	2064      	movs	r0, #100	@ 0x64
 8001418:	f000 ff46 	bl	80022a8 <HAL_Delay>
				for (int erectiledysfunction = 0; erectiledysfunction < 3; erectiledysfunction++) {
 800141c:	3401      	adds	r4, #1
 800141e:	e7e6      	b.n	80013ee <lookForRTD+0x82>
 8001420:	20000039 	.word	0x20000039
 8001424:	200000a0 	.word	0x200000a0
 8001428:	40020c00 	.word	0x40020c00
 800142c:	20000038 	.word	0x20000038
 8001430:	2000007d 	.word	0x2000007d
 8001434:	200000fc 	.word	0x200000fc
 8001438:	20000002 	.word	0x20000002
 800143c:	2000008c 	.word	0x2000008c
 8001440:	20000314 	.word	0x20000314
 8001444:	20000098 	.word	0x20000098
 8001448:	20000110 	.word	0x20000110

0800144c <checkShutdown>:
void checkShutdown(){
 800144c:	b510      	push	{r4, lr}
	uint8_t pinState = HAL_GPIO_ReadPin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin);
 800144e:	2104      	movs	r1, #4
 8001450:	481b      	ldr	r0, [pc, #108]	@ (80014c0 <checkShutdown+0x74>)
 8001452:	f002 fa5f 	bl	8003914 <HAL_GPIO_ReadPin>
	if (pinState == GPIO_PIN_RESET) {
 8001456:	b100      	cbz	r0, 800145a <checkShutdown+0xe>
}
 8001458:	bd10      	pop	{r4, pc}
		requestedTorque = 0;
 800145a:	4b1a      	ldr	r3, [pc, #104]	@ (80014c4 <checkShutdown+0x78>)
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
		sendTorqueCommand();
 8001460:	f7ff fdf6 	bl	8001050 <sendTorqueCommand>
		HAL_GPIO_WritePin(AIR_P_CTRL_GPIO_Port, AIR_P_CTRL_Pin, GPIO_PIN_RESET); //steps 1 and 2
 8001464:	4c18      	ldr	r4, [pc, #96]	@ (80014c8 <checkShutdown+0x7c>)
 8001466:	2200      	movs	r2, #0
 8001468:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800146c:	4620      	mov	r0, r4
 800146e:	f002 fa69 	bl	8003944 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8001472:	2005      	movs	r0, #5
 8001474:	f000 ff18 	bl	80022a8 <HAL_Delay>
		HAL_GPIO_WritePin(AIR_N_CTRL_GPIO_Port, AIR_N_CTRL_Pin, GPIO_PIN_RESET); //steps 1 and 2
 8001478:	2200      	movs	r2, #0
 800147a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800147e:	4620      	mov	r0, r4
 8001480:	f002 fa60 	bl	8003944 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8001484:	2005      	movs	r0, #5
 8001486:	f000 ff0f 	bl	80022a8 <HAL_Delay>
		HAL_GPIO_WritePin(PCHG_RLY_CTRL_GPIO_Port, PCHG_RLY_CTRL_Pin, GPIO_PIN_RESET); //steps 1 and 2
 800148a:	2200      	movs	r2, #0
 800148c:	2180      	movs	r1, #128	@ 0x80
 800148e:	4620      	mov	r0, r4
 8001490:	f002 fa58 	bl	8003944 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8001494:	2005      	movs	r0, #5
 8001496:	f000 ff07 	bl	80022a8 <HAL_Delay>
		readyToDrive = false;
 800149a:	2300      	movs	r3, #0
 800149c:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <checkShutdown+0x80>)
 800149e:	7013      	strb	r3, [r2, #0]
		prechargeState = false;
 80014a0:	4a0b      	ldr	r2, [pc, #44]	@ (80014d0 <checkShutdown+0x84>)
 80014a2:	7013      	strb	r3, [r2, #0]
		rtdState = false;
 80014a4:	4a0b      	ldr	r2, [pc, #44]	@ (80014d4 <checkShutdown+0x88>)
 80014a6:	7013      	strb	r3, [r2, #0]
		prechargeFinished = false;
 80014a8:	4a0b      	ldr	r2, [pc, #44]	@ (80014d8 <checkShutdown+0x8c>)
 80014aa:	7013      	strb	r3, [r2, #0]
		cpockandballs = 0;
 80014ac:	4a0b      	ldr	r2, [pc, #44]	@ (80014dc <checkShutdown+0x90>)
 80014ae:	6013      	str	r3, [r2, #0]
		HAL_Delay(5000);
 80014b0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80014b4:	f000 fef8 	bl	80022a8 <HAL_Delay>
		lookForRTD();
 80014b8:	f7ff ff58 	bl	800136c <lookForRTD>
}
 80014bc:	e7cc      	b.n	8001458 <checkShutdown+0xc>
 80014be:	bf00      	nop
 80014c0:	40020c00 	.word	0x40020c00
 80014c4:	200000ac 	.word	0x200000ac
 80014c8:	40020800 	.word	0x40020800
 80014cc:	2000007d 	.word	0x2000007d
 80014d0:	20000071 	.word	0x20000071
 80014d4:	2000007c 	.word	0x2000007c
 80014d8:	20000070 	.word	0x20000070
 80014dc:	20000078 	.word	0x20000078

080014e0 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014e0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80014e2:	e7fe      	b.n	80014e2 <Error_Handler+0x2>

080014e4 <MX_ADC1_Init>:
{
 80014e4:	b500      	push	{lr}
 80014e6:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80014e8:	2300      	movs	r3, #0
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	9301      	str	r3, [sp, #4]
 80014ee:	9302      	str	r3, [sp, #8]
 80014f0:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 80014f2:	4821      	ldr	r0, [pc, #132]	@ (8001578 <MX_ADC1_Init+0x94>)
 80014f4:	4a21      	ldr	r2, [pc, #132]	@ (800157c <MX_ADC1_Init+0x98>)
 80014f6:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014f8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014fc:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014fe:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001500:	2201      	movs	r2, #1
 8001502:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001504:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001506:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800150a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800150e:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001510:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001514:	6282      	str	r2, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001516:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001518:	2203      	movs	r2, #3
 800151a:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800151c:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001520:	6143      	str	r3, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001522:	f000 fee5 	bl	80022f0 <HAL_ADC_Init>
 8001526:	b9f0      	cbnz	r0, 8001566 <MX_ADC1_Init+0x82>
  sConfig.Channel = ADC_CHANNEL_14;
 8001528:	230e      	movs	r3, #14
 800152a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 2;
 800152c:	2302      	movs	r3, #2
 800152e:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001530:	2303      	movs	r3, #3
 8001532:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001534:	4669      	mov	r1, sp
 8001536:	4810      	ldr	r0, [pc, #64]	@ (8001578 <MX_ADC1_Init+0x94>)
 8001538:	f001 f93c 	bl	80027b4 <HAL_ADC_ConfigChannel>
 800153c:	b9a8      	cbnz	r0, 800156a <MX_ADC1_Init+0x86>
  sConfig.Channel = ADC_CHANNEL_15;
 800153e:	230f      	movs	r3, #15
 8001540:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 8001542:	2303      	movs	r3, #3
 8001544:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001546:	4669      	mov	r1, sp
 8001548:	480b      	ldr	r0, [pc, #44]	@ (8001578 <MX_ADC1_Init+0x94>)
 800154a:	f001 f933 	bl	80027b4 <HAL_ADC_ConfigChannel>
 800154e:	b970      	cbnz	r0, 800156e <MX_ADC1_Init+0x8a>
  sConfig.Channel = ADC_CHANNEL_1;
 8001550:	2301      	movs	r3, #1
 8001552:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8001554:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001556:	4669      	mov	r1, sp
 8001558:	4807      	ldr	r0, [pc, #28]	@ (8001578 <MX_ADC1_Init+0x94>)
 800155a:	f001 f92b 	bl	80027b4 <HAL_ADC_ConfigChannel>
 800155e:	b940      	cbnz	r0, 8001572 <MX_ADC1_Init+0x8e>
}
 8001560:	b005      	add	sp, #20
 8001562:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001566:	f7ff ffbb 	bl	80014e0 <Error_Handler>
    Error_Handler();
 800156a:	f7ff ffb9 	bl	80014e0 <Error_Handler>
    Error_Handler();
 800156e:	f7ff ffb7 	bl	80014e0 <Error_Handler>
    Error_Handler();
 8001572:	f7ff ffb5 	bl	80014e0 <Error_Handler>
 8001576:	bf00      	nop
 8001578:	20000314 	.word	0x20000314
 800157c:	40012000 	.word	0x40012000

08001580 <MX_SPI3_Init>:
{
 8001580:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 8001582:	480d      	ldr	r0, [pc, #52]	@ (80015b8 <MX_SPI3_Init+0x38>)
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <MX_SPI3_Init+0x3c>)
 8001586:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001588:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800158c:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800158e:	2300      	movs	r3, #0
 8001590:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001592:	60c3      	str	r3, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001594:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001596:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001598:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800159c:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800159e:	2210      	movs	r2, #16
 80015a0:	61c2      	str	r2, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015a2:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80015a4:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015a6:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80015a8:	230a      	movs	r3, #10
 80015aa:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80015ac:	f003 fd2e 	bl	800500c <HAL_SPI_Init>
 80015b0:	b900      	cbnz	r0, 80015b4 <MX_SPI3_Init+0x34>
}
 80015b2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80015b4:	f7ff ff94 	bl	80014e0 <Error_Handler>
 80015b8:	200001b4 	.word	0x200001b4
 80015bc:	40003c00 	.word	0x40003c00

080015c0 <MX_I2S2_Init>:
{
 80015c0:	b508      	push	{r3, lr}
  hi2s2.Instance = SPI2;
 80015c2:	480b      	ldr	r0, [pc, #44]	@ (80015f0 <MX_I2S2_Init+0x30>)
 80015c4:	4b0b      	ldr	r3, [pc, #44]	@ (80015f4 <MX_I2S2_Init+0x34>)
 80015c6:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80015c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015cc:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80015ce:	2300      	movs	r3, #0
 80015d0:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80015d2:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80015d4:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80015d6:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80015da:	6142      	str	r2, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80015dc:	6183      	str	r3, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80015de:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80015e0:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80015e2:	f002 f9c9 	bl	8003978 <HAL_I2S_Init>
 80015e6:	b900      	cbnz	r0, 80015ea <MX_I2S2_Init+0x2a>
}
 80015e8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80015ea:	f7ff ff79 	bl	80014e0 <Error_Handler>
 80015ee:	bf00      	nop
 80015f0:	2000026c 	.word	0x2000026c
 80015f4:	40003800 	.word	0x40003800

080015f8 <MX_TIM4_Init>:
{
 80015f8:	b500      	push	{lr}
 80015fa:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015fc:	2300      	movs	r3, #0
 80015fe:	9308      	str	r3, [sp, #32]
 8001600:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	9302      	str	r3, [sp, #8]
 8001606:	9303      	str	r3, [sp, #12]
 8001608:	9304      	str	r3, [sp, #16]
 800160a:	9305      	str	r3, [sp, #20]
 800160c:	9306      	str	r3, [sp, #24]
 800160e:	9307      	str	r3, [sp, #28]
  htim4.Instance = TIM4;
 8001610:	4817      	ldr	r0, [pc, #92]	@ (8001670 <MX_TIM4_Init+0x78>)
 8001612:	4a18      	ldr	r2, [pc, #96]	@ (8001674 <MX_TIM4_Init+0x7c>)
 8001614:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 3360;
 8001616:	f44f 6252 	mov.w	r2, #3360	@ 0xd20
 800161a:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161c:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 255;
 800161e:	22ff      	movs	r2, #255	@ 0xff
 8001620:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001622:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001624:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001626:	f004 fb7b 	bl	8005d20 <HAL_TIM_PWM_Init>
 800162a:	b9d0      	cbnz	r0, 8001662 <MX_TIM4_Init+0x6a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162c:	2300      	movs	r3, #0
 800162e:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001630:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001632:	a908      	add	r1, sp, #32
 8001634:	480e      	ldr	r0, [pc, #56]	@ (8001670 <MX_TIM4_Init+0x78>)
 8001636:	f004 ffff 	bl	8006638 <HAL_TIMEx_MasterConfigSynchronization>
 800163a:	b9a0      	cbnz	r0, 8001666 <MX_TIM4_Init+0x6e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800163c:	2360      	movs	r3, #96	@ 0x60
 800163e:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 127;
 8001640:	237f      	movs	r3, #127	@ 0x7f
 8001642:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001644:	2300      	movs	r3, #0
 8001646:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001648:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800164a:	220c      	movs	r2, #12
 800164c:	a901      	add	r1, sp, #4
 800164e:	4808      	ldr	r0, [pc, #32]	@ (8001670 <MX_TIM4_Init+0x78>)
 8001650:	f004 fbb6 	bl	8005dc0 <HAL_TIM_PWM_ConfigChannel>
 8001654:	b948      	cbnz	r0, 800166a <MX_TIM4_Init+0x72>
  HAL_TIM_MspPostInit(&htim4);
 8001656:	4806      	ldr	r0, [pc, #24]	@ (8001670 <MX_TIM4_Init+0x78>)
 8001658:	f000 fcf0 	bl	800203c <HAL_TIM_MspPostInit>
}
 800165c:	b00b      	add	sp, #44	@ 0x2c
 800165e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001662:	f7ff ff3d 	bl	80014e0 <Error_Handler>
    Error_Handler();
 8001666:	f7ff ff3b 	bl	80014e0 <Error_Handler>
    Error_Handler();
 800166a:	f7ff ff39 	bl	80014e0 <Error_Handler>
 800166e:	bf00      	nop
 8001670:	20000124 	.word	0x20000124
 8001674:	40000800 	.word	0x40000800

08001678 <MX_TIM3_Init>:
{
 8001678:	b500      	push	{lr}
 800167a:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800167c:	2300      	movs	r3, #0
 800167e:	9302      	str	r3, [sp, #8]
 8001680:	9303      	str	r3, [sp, #12]
 8001682:	9304      	str	r3, [sp, #16]
 8001684:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	9301      	str	r3, [sp, #4]
  htim3.Instance = TIM3;
 800168a:	4814      	ldr	r0, [pc, #80]	@ (80016dc <MX_TIM3_Init+0x64>)
 800168c:	4a14      	ldr	r2, [pc, #80]	@ (80016e0 <MX_TIM3_Init+0x68>)
 800168e:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 4;
 8001690:	2204      	movs	r2, #4
 8001692:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001694:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 10001;
 8001696:	f242 7211 	movw	r2, #10001	@ 0x2711
 800169a:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800169c:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016a0:	f004 fa94 	bl	8005bcc <HAL_TIM_Base_Init>
 80016a4:	b998      	cbnz	r0, 80016ce <MX_TIM3_Init+0x56>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016aa:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016ac:	a902      	add	r1, sp, #8
 80016ae:	480b      	ldr	r0, [pc, #44]	@ (80016dc <MX_TIM3_Init+0x64>)
 80016b0:	f004 fc48 	bl	8005f44 <HAL_TIM_ConfigClockSource>
 80016b4:	b968      	cbnz	r0, 80016d2 <MX_TIM3_Init+0x5a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80016b6:	2320      	movs	r3, #32
 80016b8:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80016ba:	2380      	movs	r3, #128	@ 0x80
 80016bc:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016be:	4669      	mov	r1, sp
 80016c0:	4806      	ldr	r0, [pc, #24]	@ (80016dc <MX_TIM3_Init+0x64>)
 80016c2:	f004 ffb9 	bl	8006638 <HAL_TIMEx_MasterConfigSynchronization>
 80016c6:	b930      	cbnz	r0, 80016d6 <MX_TIM3_Init+0x5e>
}
 80016c8:	b007      	add	sp, #28
 80016ca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80016ce:	f7ff ff07 	bl	80014e0 <Error_Handler>
    Error_Handler();
 80016d2:	f7ff ff05 	bl	80014e0 <Error_Handler>
    Error_Handler();
 80016d6:	f7ff ff03 	bl	80014e0 <Error_Handler>
 80016da:	bf00      	nop
 80016dc:	2000016c 	.word	0x2000016c
 80016e0:	40000400 	.word	0x40000400

080016e4 <SystemClock_Config>:
{
 80016e4:	b500      	push	{lr}
 80016e6:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016e8:	2230      	movs	r2, #48	@ 0x30
 80016ea:	2100      	movs	r1, #0
 80016ec:	a808      	add	r0, sp, #32
 80016ee:	f005 f991 	bl	8006a14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016f2:	2300      	movs	r3, #0
 80016f4:	9303      	str	r3, [sp, #12]
 80016f6:	9304      	str	r3, [sp, #16]
 80016f8:	9305      	str	r3, [sp, #20]
 80016fa:	9306      	str	r3, [sp, #24]
 80016fc:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	4a1f      	ldr	r2, [pc, #124]	@ (8001780 <SystemClock_Config+0x9c>)
 8001702:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001704:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001708:	6411      	str	r1, [r2, #64]	@ 0x40
 800170a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800170c:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001710:	9201      	str	r2, [sp, #4]
 8001712:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001714:	9302      	str	r3, [sp, #8]
 8001716:	491b      	ldr	r1, [pc, #108]	@ (8001784 <SystemClock_Config+0xa0>)
 8001718:	680a      	ldr	r2, [r1, #0]
 800171a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800171e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001722:	600a      	str	r2, [r1, #0]
 8001724:	680a      	ldr	r2, [r1, #0]
 8001726:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 800172a:	9202      	str	r2, [sp, #8]
 800172c:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800172e:	2202      	movs	r2, #2
 8001730:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001732:	2101      	movs	r1, #1
 8001734:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001736:	2110      	movs	r1, #16
 8001738:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173a:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800173c:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800173e:	2308      	movs	r3, #8
 8001740:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001742:	2354      	movs	r3, #84	@ 0x54
 8001744:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001746:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001748:	2307      	movs	r3, #7
 800174a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800174c:	a808      	add	r0, sp, #32
 800174e:	f002 feab 	bl	80044a8 <HAL_RCC_OscConfig>
 8001752:	b980      	cbnz	r0, 8001776 <SystemClock_Config+0x92>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001754:	230f      	movs	r3, #15
 8001756:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001758:	2102      	movs	r1, #2
 800175a:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800175c:	2300      	movs	r3, #0
 800175e:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001760:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001764:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001766:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001768:	a803      	add	r0, sp, #12
 800176a:	f003 f915 	bl	8004998 <HAL_RCC_ClockConfig>
 800176e:	b920      	cbnz	r0, 800177a <SystemClock_Config+0x96>
}
 8001770:	b015      	add	sp, #84	@ 0x54
 8001772:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001776:	f7ff feb3 	bl	80014e0 <Error_Handler>
    Error_Handler();
 800177a:	f7ff feb1 	bl	80014e0 <Error_Handler>
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800
 8001784:	40007000 	.word	0x40007000

08001788 <main>:
{
 8001788:	b508      	push	{r3, lr}
  HAL_Init();
 800178a:	f000 fd1b 	bl	80021c4 <HAL_Init>
  SystemClock_Config();
 800178e:	f7ff ffa9 	bl	80016e4 <SystemClock_Config>
  MX_GPIO_Init();
 8001792:	f7ff f939 	bl	8000a08 <MX_GPIO_Init>
  MX_DMA_Init();
 8001796:	f7ff fa07 	bl	8000ba8 <MX_DMA_Init>
  MX_ADC1_Init();
 800179a:	f7ff fea3 	bl	80014e4 <MX_ADC1_Init>
  MX_SPI3_Init();
 800179e:	f7ff feef 	bl	8001580 <MX_SPI3_Init>
  MX_I2S2_Init();
 80017a2:	f7ff ff0d 	bl	80015c0 <MX_I2S2_Init>
  MX_TIM4_Init();
 80017a6:	f7ff ff27 	bl	80015f8 <MX_TIM4_Init>
  MX_TIM3_Init();
 80017aa:	f7ff ff65 	bl	8001678 <MX_TIM3_Init>
  HAL_TIM_Base_Start(&htim3);
 80017ae:	4821      	ldr	r0, [pc, #132]	@ (8001834 <main+0xac>)
 80017b0:	f004 fa5c 	bl	8005c6c <HAL_TIM_Base_Start>
	if (CANSPI_Initialize() != true) {
 80017b4:	f7fe fea4 	bl	8000500 <CANSPI_Initialize>
 80017b8:	b908      	cbnz	r0, 80017be <main+0x36>
		Error_Handler();
 80017ba:	f7ff fe91 	bl	80014e0 <Error_Handler>
	inverter_diagnostics.motorRpm   = 1;
 80017be:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <main+0xb0>)
 80017c0:	2201      	movs	r2, #1
 80017c2:	601a      	str	r2, [r3, #0]
	lookForRTD();
 80017c4:	f7ff fdd2 	bl	800136c <lookForRTD>
 80017c8:	e011      	b.n	80017ee <main+0x66>
			readFromCAN();
 80017ca:	f7ff faaf 	bl	8000d2c <readFromCAN>
 80017ce:	e013      	b.n	80017f8 <main+0x70>
			HAL_ADC_Start_DMA(&hadc1, ADC_Reads, ADC_BUFFER);
 80017d0:	2203      	movs	r2, #3
 80017d2:	491a      	ldr	r1, [pc, #104]	@ (800183c <main+0xb4>)
 80017d4:	481a      	ldr	r0, [pc, #104]	@ (8001840 <main+0xb8>)
 80017d6:	f000 fedf 	bl	8002598 <HAL_ADC_Start_DMA>
			dma_read_complete = 0;
 80017da:	4b1a      	ldr	r3, [pc, #104]	@ (8001844 <main+0xbc>)
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
			millis_since_dma_read = HAL_GetTick();
 80017e0:	f000 fd56 	bl	8002290 <HAL_GetTick>
 80017e4:	4b18      	ldr	r3, [pc, #96]	@ (8001848 <main+0xc0>)
 80017e6:	6018      	str	r0, [r3, #0]
 80017e8:	e00a      	b.n	8001800 <main+0x78>
		if (readyToDrive || rtdoverride == 1) sendTorqueCommand();
 80017ea:	f7ff fc31 	bl	8001050 <sendTorqueCommand>
		if (CANSPI_Receive(&rxMessage)) {
 80017ee:	4817      	ldr	r0, [pc, #92]	@ (800184c <main+0xc4>)
 80017f0:	f7fe ffda 	bl	80007a8 <CANSPI_Receive>
 80017f4:	2800      	cmp	r0, #0
 80017f6:	d1e8      	bne.n	80017ca <main+0x42>
		if(dma_read_complete){
 80017f8:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <main+0xbc>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1e7      	bne.n	80017d0 <main+0x48>
		updateBMSDiagnostics();
 8001800:	f7ff fa4e 	bl	8000ca0 <updateBMSDiagnostics>
		calculateTorqueRequest();
 8001804:	f7ff faee 	bl	8000de4 <calculateTorqueRequest>
		checkAPPSPlausibility();
 8001808:	f7ff fb58 	bl	8000ebc <checkAPPSPlausibility>
		checkCrossCheck();
 800180c:	f7ff fbb6 	bl	8000f7c <checkCrossCheck>
		checkShutdown();  // If pin is low, torque->0, block
 8001810:	f7ff fe1c 	bl	800144c <checkShutdown>
		finalTorqueRequest   = requestedTorque;
 8001814:	4b0e      	ldr	r3, [pc, #56]	@ (8001850 <main+0xc8>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0e      	ldr	r2, [pc, #56]	@ (8001854 <main+0xcc>)
 800181a:	6013      	str	r3, [r2, #0]
		lastRequestedTorque  = requestedTorque;
 800181c:	4a0e      	ldr	r2, [pc, #56]	@ (8001858 <main+0xd0>)
 800181e:	6013      	str	r3, [r2, #0]
		if (readyToDrive || rtdoverride == 1) sendTorqueCommand();
 8001820:	4b0e      	ldr	r3, [pc, #56]	@ (800185c <main+0xd4>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d1e0      	bne.n	80017ea <main+0x62>
 8001828:	4b0d      	ldr	r3, [pc, #52]	@ (8001860 <main+0xd8>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d1de      	bne.n	80017ee <main+0x66>
 8001830:	e7db      	b.n	80017ea <main+0x62>
 8001832:	bf00      	nop
 8001834:	2000016c 	.word	0x2000016c
 8001838:	20000054 	.word	0x20000054
 800183c:	2000008c 	.word	0x2000008c
 8001840:	20000314 	.word	0x20000314
 8001844:	20000002 	.word	0x20000002
 8001848:	20000098 	.word	0x20000098
 800184c:	200000fc 	.word	0x200000fc
 8001850:	200000ac 	.word	0x200000ac
 8001854:	200000a4 	.word	0x200000a4
 8001858:	200000a8 	.word	0x200000a8
 800185c:	2000007d 	.word	0x2000007d
 8001860:	20000039 	.word	0x20000039

08001864 <MCP2515_Initialize>:
static uint8_t SPI_Rx(void);
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length);

/* initialize MCP2515 */
bool MCP2515_Initialize(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
  MCP2515_CS_HIGH();    
 800186a:	2201      	movs	r2, #1
 800186c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001870:	480b      	ldr	r0, [pc, #44]	@ (80018a0 <MCP2515_Initialize+0x3c>)
 8001872:	f002 f867 	bl	8003944 <HAL_GPIO_WritePin>
  
  uint8_t loop = 10;
 8001876:	230a      	movs	r3, #10
 8001878:	71fb      	strb	r3, [r7, #7]
  
  do {
    /* check SPI Ready */
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 800187a:	480a      	ldr	r0, [pc, #40]	@ (80018a4 <MCP2515_Initialize+0x40>)
 800187c:	f004 f855 	bl	800592a <HAL_SPI_GetState>
 8001880:	4603      	mov	r3, r0
 8001882:	2b01      	cmp	r3, #1
 8001884:	d101      	bne.n	800188a <MCP2515_Initialize+0x26>
      return true;
 8001886:	2301      	movs	r3, #1
 8001888:	e006      	b.n	8001898 <MCP2515_Initialize+0x34>
    
    loop--;
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	3b01      	subs	r3, #1
 800188e:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0); 
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f1      	bne.n	800187a <MCP2515_Initialize+0x16>
      
  return false;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40020000 	.word	0x40020000
 80018a4:	200001b4 	.word	0x200001b4

080018a8 <MCP2515_SetConfigMode>:

/* change mode as configuration mode */
bool MCP2515_SetConfigMode(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
  /* configure CANCTRL Register */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 80018ae:	2180      	movs	r1, #128	@ 0x80
 80018b0:	200f      	movs	r0, #15
 80018b2:	f000 f8a9 	bl	8001a08 <MCP2515_WriteByte>
  HAL_Delay(100);
 80018b6:	2064      	movs	r0, #100	@ 0x64
 80018b8:	f000 fcf6 	bl	80022a8 <HAL_Delay>
  uint8_t loop = 10;
 80018bc:	230a      	movs	r3, #10
 80018be:	71fb      	strb	r3, [r7, #7]
  do {
  do {    
    /* confirm mode configuration */

	MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 80018c0:	2180      	movs	r1, #128	@ 0x80
 80018c2:	200f      	movs	r0, #15
 80018c4:	f000 f8a0 	bl	8001a08 <MCP2515_WriteByte>

	uint8_t canstat = MCP2515_ReadByte(MCP2515_CANSTAT);
 80018c8:	200e      	movs	r0, #14
 80018ca:	f000 f851 	bl	8001970 <MCP2515_ReadByte>
 80018ce:	4603      	mov	r3, r0
 80018d0:	71bb      	strb	r3, [r7, #6]
	uint8_t SOMETHINGELSE = MCP2515_ReadByte(MCP2515_TXB0CTRL);
 80018d2:	2030      	movs	r0, #48	@ 0x30
 80018d4:	f000 f84c 	bl	8001970 <MCP2515_ReadByte>
 80018d8:	4603      	mov	r3, r0
 80018da:	717b      	strb	r3, [r7, #5]

    if((canstat & 0xE0) == 0x80)
 80018dc:	79bb      	ldrb	r3, [r7, #6]
 80018de:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80018e2:	2b80      	cmp	r3, #128	@ 0x80
 80018e4:	d101      	bne.n	80018ea <MCP2515_SetConfigMode+0x42>
      return true;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e008      	b.n	80018fc <MCP2515_SetConfigMode+0x54>

//    MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
    loop--;
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	3b01      	subs	r3, #1
 80018ee:	71fb      	strb	r3, [r7, #7]
    HAL_Delay(100);
 80018f0:	2064      	movs	r0, #100	@ 0x64
 80018f2:	f000 fcd9 	bl	80022a8 <HAL_Delay>

  } while(loop > 0);
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	e7e1      	b.n	80018c0 <MCP2515_SetConfigMode+0x18>
  } while(1);
  
  return false;
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <MCP2515_SetNormalMode>:

/* change mode as normal mode */
bool MCP2515_SetNormalMode(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
  /* configure CANCTRL Register */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 800190a:	2100      	movs	r1, #0
 800190c:	200f      	movs	r0, #15
 800190e:	f000 f87b 	bl	8001a08 <MCP2515_WriteByte>
  
  uint8_t loop = 10;
 8001912:	230a      	movs	r3, #10
 8001914:	71fb      	strb	r3, [r7, #7]
  
  do {    
    /* confirm mode configuration */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 8001916:	200e      	movs	r0, #14
 8001918:	f000 f82a 	bl	8001970 <MCP2515_ReadByte>
 800191c:	4603      	mov	r3, r0
 800191e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <MCP2515_SetNormalMode+0x26>
      return true;
 8001926:	2301      	movs	r3, #1
 8001928:	e006      	b.n	8001938 <MCP2515_SetNormalMode+0x34>
    
//    MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
    loop--;
 800192a:	79fb      	ldrb	r3, [r7, #7]
 800192c:	3b01      	subs	r3, #1
 800192e:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d1ef      	bne.n	8001916 <MCP2515_SetNormalMode+0x12>
  
  return false;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <MCP2515_Reset>:
  return false;
}

/* MCP2515 SPI-Reset */
void MCP2515_Reset(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  MCP2515_CS_LOW();
 8001944:	2200      	movs	r2, #0
 8001946:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800194a:	4808      	ldr	r0, [pc, #32]	@ (800196c <MCP2515_Reset+0x2c>)
 800194c:	f001 fffa 	bl	8003944 <HAL_GPIO_WritePin>
 8001950:	2001      	movs	r0, #1
 8001952:	f000 fca9 	bl	80022a8 <HAL_Delay>

  SPI_Tx(MCP2515_RESET);
 8001956:	20c0      	movs	r0, #192	@ 0xc0
 8001958:	f000 f93a 	bl	8001bd0 <SPI_Tx>

  MCP2515_CS_HIGH();
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001962:	4802      	ldr	r0, [pc, #8]	@ (800196c <MCP2515_Reset+0x2c>)
 8001964:	f001 ffee 	bl	8003944 <HAL_GPIO_WritePin>
}
 8001968:	bf00      	nop
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40020000 	.word	0x40020000

08001970 <MCP2515_ReadByte>:



/* read single byte */
uint8_t MCP2515_ReadByte (uint8_t address)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
  uint8_t retVal;
  
  MCP2515_CS_LOW();
 800197a:	2200      	movs	r2, #0
 800197c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001980:	480d      	ldr	r0, [pc, #52]	@ (80019b8 <MCP2515_ReadByte+0x48>)
 8001982:	f001 ffdf 	bl	8003944 <HAL_GPIO_WritePin>
 8001986:	2001      	movs	r0, #1
 8001988:	f000 fc8e 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(MCP2515_READ);
 800198c:	2003      	movs	r0, #3
 800198e:	f000 f91f 	bl	8001bd0 <SPI_Tx>
  SPI_Tx(address);
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	4618      	mov	r0, r3
 8001996:	f000 f91b 	bl	8001bd0 <SPI_Tx>
  retVal = SPI_Rx();
 800199a:	f000 f93f 	bl	8001c1c <SPI_Rx>
 800199e:	4603      	mov	r3, r0
 80019a0:	73fb      	strb	r3, [r7, #15]
      
  MCP2515_CS_HIGH();
 80019a2:	2201      	movs	r2, #1
 80019a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019a8:	4803      	ldr	r0, [pc, #12]	@ (80019b8 <MCP2515_ReadByte+0x48>)
 80019aa:	f001 ffcb 	bl	8003944 <HAL_GPIO_WritePin>
  
  return retVal;
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40020000 	.word	0x40020000

080019bc <MCP2515_ReadRxSequence>:

/* read buffer */
void MCP2515_ReadRxSequence(uint8_t instruction, uint8_t *data, uint8_t length)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	6039      	str	r1, [r7, #0]
 80019c6:	71fb      	strb	r3, [r7, #7]
 80019c8:	4613      	mov	r3, r2
 80019ca:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 80019cc:	2200      	movs	r2, #0
 80019ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019d2:	480c      	ldr	r0, [pc, #48]	@ (8001a04 <MCP2515_ReadRxSequence+0x48>)
 80019d4:	f001 ffb6 	bl	8003944 <HAL_GPIO_WritePin>
 80019d8:	2001      	movs	r0, #1
 80019da:	f000 fc65 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(instruction);        
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f000 f8f5 	bl	8001bd0 <SPI_Tx>
  SPI_RxBuffer(data, length);
 80019e6:	79bb      	ldrb	r3, [r7, #6]
 80019e8:	4619      	mov	r1, r3
 80019ea:	6838      	ldr	r0, [r7, #0]
 80019ec:	f000 f926 	bl	8001c3c <SPI_RxBuffer>
    
  MCP2515_CS_HIGH();
 80019f0:	2201      	movs	r2, #1
 80019f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019f6:	4803      	ldr	r0, [pc, #12]	@ (8001a04 <MCP2515_ReadRxSequence+0x48>)
 80019f8:	f001 ffa4 	bl	8003944 <HAL_GPIO_WritePin>
}
 80019fc:	bf00      	nop
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40020000 	.word	0x40020000

08001a08 <MCP2515_WriteByte>:

/* write single byte */
void MCP2515_WriteByte(uint8_t address, uint8_t data)
{    
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	460a      	mov	r2, r1
 8001a12:	71fb      	strb	r3, [r7, #7]
 8001a14:	4613      	mov	r3, r2
 8001a16:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();  
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a1e:	480d      	ldr	r0, [pc, #52]	@ (8001a54 <MCP2515_WriteByte+0x4c>)
 8001a20:	f001 ff90 	bl	8003944 <HAL_GPIO_WritePin>
 8001a24:	2001      	movs	r0, #1
 8001a26:	f000 fc3f 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(MCP2515_WRITE);
 8001a2a:	2002      	movs	r0, #2
 8001a2c:	f000 f8d0 	bl	8001bd0 <SPI_Tx>
  SPI_Tx(address);
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 f8cc 	bl	8001bd0 <SPI_Tx>
  SPI_Tx(data);  
 8001a38:	79bb      	ldrb	r3, [r7, #6]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f8c8 	bl	8001bd0 <SPI_Tx>
    
  MCP2515_CS_HIGH();
 8001a40:	2201      	movs	r2, #1
 8001a42:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a46:	4803      	ldr	r0, [pc, #12]	@ (8001a54 <MCP2515_WriteByte+0x4c>)
 8001a48:	f001 ff7c 	bl	8003944 <HAL_GPIO_WritePin>
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40020000 	.word	0x40020000

08001a58 <MCP2515_WriteByteSequence>:

/* write buffer */
void MCP2515_WriteByteSequence(uint8_t startAddress, uint8_t endAddress, uint8_t *data)
{    
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	603a      	str	r2, [r7, #0]
 8001a62:	71fb      	strb	r3, [r7, #7]
 8001a64:	460b      	mov	r3, r1
 8001a66:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a6e:	4810      	ldr	r0, [pc, #64]	@ (8001ab0 <MCP2515_WriteByteSequence+0x58>)
 8001a70:	f001 ff68 	bl	8003944 <HAL_GPIO_WritePin>
 8001a74:	2001      	movs	r0, #1
 8001a76:	f000 fc17 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(MCP2515_WRITE);
 8001a7a:	2002      	movs	r0, #2
 8001a7c:	f000 f8a8 	bl	8001bd0 <SPI_Tx>
  SPI_Tx(startAddress);
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 f8a4 	bl	8001bd0 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 8001a88:	79ba      	ldrb	r2, [r7, #6]
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	4619      	mov	r1, r3
 8001a96:	6838      	ldr	r0, [r7, #0]
 8001a98:	f000 f8ac 	bl	8001bf4 <SPI_TxBuffer>
  
  MCP2515_CS_HIGH();
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001aa2:	4803      	ldr	r0, [pc, #12]	@ (8001ab0 <MCP2515_WriteByteSequence+0x58>)
 8001aa4:	f001 ff4e 	bl	8003944 <HAL_GPIO_WritePin>
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40020000 	.word	0x40020000

08001ab4 <MCP2515_LoadTxSequence>:

/* write to TxBuffer */
void MCP2515_LoadTxSequence(uint8_t instruction, uint8_t *idReg, uint8_t dlc, uint8_t *data)
{    
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	4603      	mov	r3, r0
 8001ac0:	73fb      	strb	r3, [r7, #15]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	73bb      	strb	r3, [r7, #14]
  MCP2515_CS_LOW();
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001acc:	4810      	ldr	r0, [pc, #64]	@ (8001b10 <MCP2515_LoadTxSequence+0x5c>)
 8001ace:	f001 ff39 	bl	8003944 <HAL_GPIO_WritePin>
 8001ad2:	2001      	movs	r0, #1
 8001ad4:	f000 fbe8 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(instruction);
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 f878 	bl	8001bd0 <SPI_Tx>
  SPI_TxBuffer(idReg, 4);
 8001ae0:	2104      	movs	r1, #4
 8001ae2:	68b8      	ldr	r0, [r7, #8]
 8001ae4:	f000 f886 	bl	8001bf4 <SPI_TxBuffer>
  SPI_Tx(dlc);
 8001ae8:	7bbb      	ldrb	r3, [r7, #14]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f000 f870 	bl	8001bd0 <SPI_Tx>
  SPI_TxBuffer(data, dlc);
 8001af0:	7bbb      	ldrb	r3, [r7, #14]
 8001af2:	4619      	mov	r1, r3
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f000 f87d 	bl	8001bf4 <SPI_TxBuffer>
       
  MCP2515_CS_HIGH();
 8001afa:	2201      	movs	r2, #1
 8001afc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b00:	4803      	ldr	r0, [pc, #12]	@ (8001b10 <MCP2515_LoadTxSequence+0x5c>)
 8001b02:	f001 ff1f 	bl	8003944 <HAL_GPIO_WritePin>
}
 8001b06:	bf00      	nop
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40020000 	.word	0x40020000

08001b14 <MCP2515_RequestToSend>:
  MCP2515_CS_HIGH();
}

/* request to send */
void MCP2515_RequestToSend(uint8_t instruction)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
  MCP2515_CS_LOW();
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b24:	4809      	ldr	r0, [pc, #36]	@ (8001b4c <MCP2515_RequestToSend+0x38>)
 8001b26:	f001 ff0d 	bl	8003944 <HAL_GPIO_WritePin>
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	f000 fbbc 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(instruction);
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f000 f84c 	bl	8001bd0 <SPI_Tx>
      
  MCP2515_CS_HIGH();
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b3e:	4803      	ldr	r0, [pc, #12]	@ (8001b4c <MCP2515_RequestToSend+0x38>)
 8001b40:	f001 ff00 	bl	8003944 <HAL_GPIO_WritePin>
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40020000 	.word	0x40020000

08001b50 <MCP2515_ReadStatus>:

/* read status */
uint8_t MCP2515_ReadStatus(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
  uint8_t retVal;
  
  MCP2515_CS_LOW();
 8001b56:	2200      	movs	r2, #0
 8001b58:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b5c:	480b      	ldr	r0, [pc, #44]	@ (8001b8c <MCP2515_ReadStatus+0x3c>)
 8001b5e:	f001 fef1 	bl	8003944 <HAL_GPIO_WritePin>
 8001b62:	2001      	movs	r0, #1
 8001b64:	f000 fba0 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(MCP2515_READ_STATUS);
 8001b68:	20a0      	movs	r0, #160	@ 0xa0
 8001b6a:	f000 f831 	bl	8001bd0 <SPI_Tx>
  retVal = SPI_Rx();
 8001b6e:	f000 f855 	bl	8001c1c <SPI_Rx>
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
//  uint8_t dingus = retVal;
        
  MCP2515_CS_HIGH();
 8001b76:	2201      	movs	r2, #1
 8001b78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b7c:	4803      	ldr	r0, [pc, #12]	@ (8001b8c <MCP2515_ReadStatus+0x3c>)
 8001b7e:	f001 fee1 	bl	8003944 <HAL_GPIO_WritePin>
  
  return retVal;
 8001b82:	79fb      	ldrb	r3, [r7, #7]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40020000 	.word	0x40020000

08001b90 <MCP2515_GetRxStatus>:

/* read RX STATUS register */
uint8_t MCP2515_GetRxStatus(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
  uint8_t retVal;
  
  MCP2515_CS_LOW();
 8001b96:	2200      	movs	r2, #0
 8001b98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b9c:	480b      	ldr	r0, [pc, #44]	@ (8001bcc <MCP2515_GetRxStatus+0x3c>)
 8001b9e:	f001 fed1 	bl	8003944 <HAL_GPIO_WritePin>
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	f000 fb80 	bl	80022a8 <HAL_Delay>
  
  SPI_Tx(MCP2515_RX_STATUS);
 8001ba8:	20b0      	movs	r0, #176	@ 0xb0
 8001baa:	f000 f811 	bl	8001bd0 <SPI_Tx>
  retVal = SPI_Rx();
 8001bae:	f000 f835 	bl	8001c1c <SPI_Rx>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
        
  MCP2515_CS_HIGH();
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bbc:	4803      	ldr	r0, [pc, #12]	@ (8001bcc <MCP2515_GetRxStatus+0x3c>)
 8001bbe:	f001 fec1 	bl	8003944 <HAL_GPIO_WritePin>
  
  return retVal;
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40020000 	.word	0x40020000

08001bd0 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* SPI Tx wrapper function  */
static void SPI_Tx(uint8_t data)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);    
 8001bda:	1df9      	adds	r1, r7, #7
 8001bdc:	230a      	movs	r3, #10
 8001bde:	2201      	movs	r2, #1
 8001be0:	4803      	ldr	r0, [pc, #12]	@ (8001bf0 <SPI_Tx+0x20>)
 8001be2:	f003 fa9c 	bl	800511e <HAL_SPI_Transmit>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200001b4 	.word	0x200001b4

08001bf4 <SPI_TxBuffer>:

/* SPI Tx wrapper function */
static void SPI_TxBuffer(uint8_t *buffer, uint8_t length)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);    
 8001c00:	78fb      	ldrb	r3, [r7, #3]
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	230a      	movs	r3, #10
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	4803      	ldr	r0, [pc, #12]	@ (8001c18 <SPI_TxBuffer+0x24>)
 8001c0a:	f003 fa88 	bl	800511e <HAL_SPI_Transmit>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	200001b4 	.word	0x200001b4

08001c1c <SPI_Rx>:

/* SPI Rx wrapper function */
static uint8_t SPI_Rx(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8001c22:	1df9      	adds	r1, r7, #7
 8001c24:	230a      	movs	r3, #10
 8001c26:	2201      	movs	r2, #1
 8001c28:	4803      	ldr	r0, [pc, #12]	@ (8001c38 <SPI_Rx+0x1c>)
 8001c2a:	f003 fbbc 	bl	80053a6 <HAL_SPI_Receive>
  return retVal;
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	200001b4 	.word	0x200001b4

08001c3c <SPI_RxBuffer>:

/* SPI Rx wrapper function */
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Receive(SPI_CAN, buffer, length, SPI_TIMEOUT);
 8001c48:	78fb      	ldrb	r3, [r7, #3]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	230a      	movs	r3, #10
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	4803      	ldr	r0, [pc, #12]	@ (8001c60 <SPI_RxBuffer+0x24>)
 8001c52:	f003 fba8 	bl	80053a6 <HAL_SPI_Receive>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200001b4 	.word	0x200001b4

08001c64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c72:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	603b      	str	r3, [r7, #0]
 8001c8a:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	4a08      	ldr	r2, [pc, #32]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	603b      	str	r3, [r7, #0]
 8001ca0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ca2:	2007      	movs	r0, #7
 8001ca4:	f001 f900 	bl	8002ea8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	40023800 	.word	0x40023800

08001cb4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	@ 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a40      	ldr	r2, [pc, #256]	@ (8001dd4 <HAL_ADC_MspInit+0x120>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d179      	bne.n	8001dca <HAL_ADC_MspInit+0x116>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	4b3f      	ldr	r3, [pc, #252]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cde:	4a3e      	ldr	r2, [pc, #248]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ce6:	4b3c      	ldr	r3, [pc, #240]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cee:	613b      	str	r3, [r7, #16]
 8001cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	4b38      	ldr	r3, [pc, #224]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	4a37      	ldr	r2, [pc, #220]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d02:	4b35      	ldr	r3, [pc, #212]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	4b31      	ldr	r3, [pc, #196]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	4a30      	ldr	r2, [pc, #192]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001d18:	f043 0304 	orr.w	r3, r3, #4
 8001d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd8 <HAL_ADC_MspInit+0x124>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	60bb      	str	r3, [r7, #8]
 8001d28:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d36:	f107 0314 	add.w	r3, r7, #20
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4827      	ldr	r0, [pc, #156]	@ (8001ddc <HAL_ADC_MspInit+0x128>)
 8001d3e:	f001 fc65 	bl	800360c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001d42:	2330      	movs	r3, #48	@ 0x30
 8001d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d46:	2303      	movs	r3, #3
 8001d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d4e:	f107 0314 	add.w	r3, r7, #20
 8001d52:	4619      	mov	r1, r3
 8001d54:	4822      	ldr	r0, [pc, #136]	@ (8001de0 <HAL_ADC_MspInit+0x12c>)
 8001d56:	f001 fc59 	bl	800360c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001d5a:	4b22      	ldr	r3, [pc, #136]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d5c:	4a22      	ldr	r2, [pc, #136]	@ (8001de8 <HAL_ADC_MspInit+0x134>)
 8001d5e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001d60:	4b20      	ldr	r3, [pc, #128]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d66:	4b1f      	ldr	r3, [pc, #124]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d72:	4b1c      	ldr	r3, [pc, #112]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d78:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d80:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001d82:	4b18      	ldr	r3, [pc, #96]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d88:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001d8a:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001d90:	4b14      	ldr	r3, [pc, #80]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d92:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001d96:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d98:	4b12      	ldr	r3, [pc, #72]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d9e:	4811      	ldr	r0, [pc, #68]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001da0:	f001 f8c4 	bl	8002f2c <HAL_DMA_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001daa:	f7ff fb99 	bl	80014e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a0c      	ldr	r2, [pc, #48]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001db2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001db4:	4a0b      	ldr	r2, [pc, #44]	@ (8001de4 <HAL_ADC_MspInit+0x130>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2012      	movs	r0, #18
 8001dc0:	f001 f87d 	bl	8002ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001dc4:	2012      	movs	r0, #18
 8001dc6:	f001 f896 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001dca:	bf00      	nop
 8001dcc:	3728      	adds	r7, #40	@ 0x28
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40012000 	.word	0x40012000
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020000 	.word	0x40020000
 8001de0:	40020800 	.word	0x40020800
 8001de4:	200002b4 	.word	0x200002b4
 8001de8:	40026410 	.word	0x40026410

08001dec <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08e      	sub	sp, #56	@ 0x38
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e04:	f107 0310 	add.w	r3, r7, #16
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a3d      	ldr	r2, [pc, #244]	@ (8001f10 <HAL_I2S_MspInit+0x124>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d174      	bne.n	8001f08 <HAL_I2S_MspInit+0x11c>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001e22:	23c0      	movs	r3, #192	@ 0xc0
 8001e24:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001e26:	2302      	movs	r3, #2
 8001e28:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e2a:	f107 0310 	add.w	r3, r7, #16
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f002 ff9e 	bl	8004d70 <HAL_RCCEx_PeriphCLKConfig>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001e3a:	f7ff fb51 	bl	80014e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b34      	ldr	r3, [pc, #208]	@ (8001f14 <HAL_I2S_MspInit+0x128>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	4a33      	ldr	r2, [pc, #204]	@ (8001f14 <HAL_I2S_MspInit+0x128>)
 8001e48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e4e:	4b31      	ldr	r3, [pc, #196]	@ (8001f14 <HAL_I2S_MspInit+0x128>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f14 <HAL_I2S_MspInit+0x128>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a2c      	ldr	r2, [pc, #176]	@ (8001f14 <HAL_I2S_MspInit+0x128>)
 8001e64:	f043 0302 	orr.w	r3, r3, #2
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f14 <HAL_I2S_MspInit+0x128>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001e76:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001e7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e84:	2300      	movs	r3, #0
 8001e86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e88:	2305      	movs	r3, #5
 8001e8a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e90:	4619      	mov	r1, r3
 8001e92:	4821      	ldr	r0, [pc, #132]	@ (8001f18 <HAL_I2S_MspInit+0x12c>)
 8001e94:	f001 fbba 	bl	800360c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001e98:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001e9a:	4a21      	ldr	r2, [pc, #132]	@ (8001f20 <HAL_I2S_MspInit+0x134>)
 8001e9c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001ea6:	2240      	movs	r2, #64	@ 0x40
 8001ea8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001eb6:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001eb8:	4b18      	ldr	r3, [pc, #96]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001eba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ebe:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ec0:	4b16      	ldr	r3, [pc, #88]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001ec2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ec6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001ec8:	4b14      	ldr	r3, [pc, #80]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ece:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ed4:	4b11      	ldr	r3, [pc, #68]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001ed6:	2204      	movs	r2, #4
 8001ed8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8001eda:	4b10      	ldr	r3, [pc, #64]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001eec:	480b      	ldr	r0, [pc, #44]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001eee:	f001 f81d 	bl	8002f2c <HAL_DMA_Init>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_I2S_MspInit+0x110>
    {
      Error_Handler();
 8001ef8:	f7ff faf2 	bl	80014e0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a07      	ldr	r2, [pc, #28]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001f00:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f02:	4a06      	ldr	r2, [pc, #24]	@ (8001f1c <HAL_I2S_MspInit+0x130>)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001f08:	bf00      	nop
 8001f0a:	3738      	adds	r7, #56	@ 0x38
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40003800 	.word	0x40003800
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40020400 	.word	0x40020400
 8001f1c:	2000020c 	.word	0x2000020c
 8001f20:	40026070 	.word	0x40026070

08001f24 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	@ 0x28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a19      	ldr	r2, [pc, #100]	@ (8001fa8 <HAL_SPI_MspInit+0x84>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d12c      	bne.n	8001fa0 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	4b18      	ldr	r3, [pc, #96]	@ (8001fac <HAL_SPI_MspInit+0x88>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	4a17      	ldr	r2, [pc, #92]	@ (8001fac <HAL_SPI_MspInit+0x88>)
 8001f50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f56:	4b15      	ldr	r3, [pc, #84]	@ (8001fac <HAL_SPI_MspInit+0x88>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <HAL_SPI_MspInit+0x88>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6a:	4a10      	ldr	r2, [pc, #64]	@ (8001fac <HAL_SPI_MspInit+0x88>)
 8001f6c:	f043 0304 	orr.w	r3, r3, #4
 8001f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f72:	4b0e      	ldr	r3, [pc, #56]	@ (8001fac <HAL_SPI_MspInit+0x88>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	f003 0304 	and.w	r3, r3, #4
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001f7e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f84:	2302      	movs	r3, #2
 8001f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f90:	2306      	movs	r3, #6
 8001f92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f94:	f107 0314 	add.w	r3, r7, #20
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4805      	ldr	r0, [pc, #20]	@ (8001fb0 <HAL_SPI_MspInit+0x8c>)
 8001f9c:	f001 fb36 	bl	800360c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	@ 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40003c00 	.word	0x40003c00
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020800 	.word	0x40020800

08001fb4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff0 <HAL_TIM_Base_MspInit+0x3c>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d10d      	bne.n	8001fe2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x40>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	4a09      	ldr	r2, [pc, #36]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x40>)
 8001fd0:	f043 0302 	orr.w	r3, r3, #2
 8001fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd6:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <HAL_TIM_Base_MspInit+0x40>)
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001fe2:	bf00      	nop
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	40000400 	.word	0x40000400
 8001ff4:	40023800 	.word	0x40023800

08001ff8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0b      	ldr	r2, [pc, #44]	@ (8002034 <HAL_TIM_PWM_MspInit+0x3c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d10d      	bne.n	8002026 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <HAL_TIM_PWM_MspInit+0x40>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	4a09      	ldr	r2, [pc, #36]	@ (8002038 <HAL_TIM_PWM_MspInit+0x40>)
 8002014:	f043 0304 	orr.w	r3, r3, #4
 8002018:	6413      	str	r3, [r2, #64]	@ 0x40
 800201a:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <HAL_TIM_PWM_MspInit+0x40>)
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	f003 0304 	and.w	r3, r3, #4
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8002026:	bf00      	nop
 8002028:	3714      	adds	r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40000800 	.word	0x40000800
 8002038:	40023800 	.word	0x40023800

0800203c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b088      	sub	sp, #32
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 030c 	add.w	r3, r7, #12
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a12      	ldr	r2, [pc, #72]	@ (80020a4 <HAL_TIM_MspPostInit+0x68>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d11e      	bne.n	800209c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	60bb      	str	r3, [r7, #8]
 8002062:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <HAL_TIM_MspPostInit+0x6c>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002066:	4a10      	ldr	r2, [pc, #64]	@ (80020a8 <HAL_TIM_MspPostInit+0x6c>)
 8002068:	f043 0302 	orr.w	r3, r3, #2
 800206c:	6313      	str	r3, [r2, #48]	@ 0x30
 800206e:	4b0e      	ldr	r3, [pc, #56]	@ (80020a8 <HAL_TIM_MspPostInit+0x6c>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	60bb      	str	r3, [r7, #8]
 8002078:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800207a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800207e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002080:	2302      	movs	r3, #2
 8002082:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002088:	2300      	movs	r3, #0
 800208a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800208c:	2302      	movs	r3, #2
 800208e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002090:	f107 030c 	add.w	r3, r7, #12
 8002094:	4619      	mov	r1, r3
 8002096:	4805      	ldr	r0, [pc, #20]	@ (80020ac <HAL_TIM_MspPostInit+0x70>)
 8002098:	f001 fab8 	bl	800360c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800209c:	bf00      	nop
 800209e:	3720      	adds	r7, #32
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40000800 	.word	0x40000800
 80020a8:	40023800 	.word	0x40023800
 80020ac:	40020400 	.word	0x40020400

080020b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <NMI_Handler+0x4>

080020b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <HardFault_Handler+0x4>

080020c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <MemManage_Handler+0x4>

080020c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <BusFault_Handler+0x4>

080020d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <UsageFault_Handler+0x4>

080020d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002106:	f000 f8af 	bl	8002268 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002114:	4802      	ldr	r0, [pc, #8]	@ (8002120 <DMA1_Stream4_IRQHandler+0x10>)
 8002116:	f001 f80f 	bl	8003138 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2000020c 	.word	0x2000020c

08002124 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002128:	4802      	ldr	r0, [pc, #8]	@ (8002134 <ADC_IRQHandler+0x10>)
 800212a:	f000 f924 	bl	8002376 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000314 	.word	0x20000314

08002138 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800213c:	4802      	ldr	r0, [pc, #8]	@ (8002148 <DMA2_Stream0_IRQHandler+0x10>)
 800213e:	f000 fffb 	bl	8003138 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	200002b4 	.word	0x200002b4

0800214c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <SystemInit+0x20>)
 8002152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002156:	4a05      	ldr	r2, [pc, #20]	@ (800216c <SystemInit+0x20>)
 8002158:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800215c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002170:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002174:	f7ff ffea 	bl	800214c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002178:	480c      	ldr	r0, [pc, #48]	@ (80021ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800217a:	490d      	ldr	r1, [pc, #52]	@ (80021b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800217c:	4a0d      	ldr	r2, [pc, #52]	@ (80021b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800217e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002180:	e002      	b.n	8002188 <LoopCopyDataInit>

08002182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002186:	3304      	adds	r3, #4

08002188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800218a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800218c:	d3f9      	bcc.n	8002182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800218e:	4a0a      	ldr	r2, [pc, #40]	@ (80021b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002190:	4c0a      	ldr	r4, [pc, #40]	@ (80021bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002194:	e001      	b.n	800219a <LoopFillZerobss>

08002196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002198:	3204      	adds	r2, #4

0800219a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800219a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800219c:	d3fb      	bcc.n	8002196 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800219e:	f004 fc41 	bl	8006a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021a2:	f7ff faf1 	bl	8001788 <main>
  bx  lr    
 80021a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80021ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 80021b4:	08056ba0 	.word	0x08056ba0
  ldr r2, =_sbss
 80021b8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 80021bc:	20000360 	.word	0x20000360

080021c0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021c0:	e7fe      	b.n	80021c0 <DMA1_Stream0_IRQHandler>
	...

080021c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002204 <HAL_Init+0x40>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002204 <HAL_Init+0x40>)
 80021ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002204 <HAL_Init+0x40>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <HAL_Init+0x40>)
 80021da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021e0:	4b08      	ldr	r3, [pc, #32]	@ (8002204 <HAL_Init+0x40>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a07      	ldr	r2, [pc, #28]	@ (8002204 <HAL_Init+0x40>)
 80021e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021ec:	2003      	movs	r0, #3
 80021ee:	f000 fe5b 	bl	8002ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021f2:	2000      	movs	r0, #0
 80021f4:	f000 f808 	bl	8002208 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021f8:	f7ff fd34 	bl	8001c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40023c00 	.word	0x40023c00

08002208 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002210:	4b12      	ldr	r3, [pc, #72]	@ (800225c <HAL_InitTick+0x54>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <HAL_InitTick+0x58>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	4619      	mov	r1, r3
 800221a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800221e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002222:	fbb2 f3f3 	udiv	r3, r2, r3
 8002226:	4618      	mov	r0, r3
 8002228:	f000 fe73 	bl	8002f12 <HAL_SYSTICK_Config>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e00e      	b.n	8002254 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2b0f      	cmp	r3, #15
 800223a:	d80a      	bhi.n	8002252 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800223c:	2200      	movs	r2, #0
 800223e:	6879      	ldr	r1, [r7, #4]
 8002240:	f04f 30ff 	mov.w	r0, #4294967295
 8002244:	f000 fe3b 	bl	8002ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002248:	4a06      	ldr	r2, [pc, #24]	@ (8002264 <HAL_InitTick+0x5c>)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
 8002250:	e000      	b.n	8002254 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
}
 8002254:	4618      	mov	r0, r3
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000008 	.word	0x20000008
 8002260:	20000010 	.word	0x20000010
 8002264:	2000000c 	.word	0x2000000c

08002268 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800226c:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <HAL_IncTick+0x20>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	461a      	mov	r2, r3
 8002272:	4b06      	ldr	r3, [pc, #24]	@ (800228c <HAL_IncTick+0x24>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4413      	add	r3, r2
 8002278:	4a04      	ldr	r2, [pc, #16]	@ (800228c <HAL_IncTick+0x24>)
 800227a:	6013      	str	r3, [r2, #0]
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	20000010 	.word	0x20000010
 800228c:	2000035c 	.word	0x2000035c

08002290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  return uwTick;
 8002294:	4b03      	ldr	r3, [pc, #12]	@ (80022a4 <HAL_GetTick+0x14>)
 8002296:	681b      	ldr	r3, [r3, #0]
}
 8002298:	4618      	mov	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	2000035c 	.word	0x2000035c

080022a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022b0:	f7ff ffee 	bl	8002290 <HAL_GetTick>
 80022b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c0:	d005      	beq.n	80022ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022c2:	4b0a      	ldr	r3, [pc, #40]	@ (80022ec <HAL_Delay+0x44>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4413      	add	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022ce:	bf00      	nop
 80022d0:	f7ff ffde 	bl	8002290 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d8f7      	bhi.n	80022d0 <HAL_Delay+0x28>
  {
  }
}
 80022e0:	bf00      	nop
 80022e2:	bf00      	nop
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	20000010 	.word	0x20000010

080022f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022f8:	2300      	movs	r3, #0
 80022fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e033      	b.n	800236e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230a:	2b00      	cmp	r3, #0
 800230c:	d109      	bne.n	8002322 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f7ff fcd0 	bl	8001cb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	f003 0310 	and.w	r3, r3, #16
 800232a:	2b00      	cmp	r3, #0
 800232c:	d118      	bne.n	8002360 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002336:	f023 0302 	bic.w	r3, r3, #2
 800233a:	f043 0202 	orr.w	r2, r3, #2
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 fb58 	bl	80029f8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002352:	f023 0303 	bic.w	r3, r3, #3
 8002356:	f043 0201 	orr.w	r2, r3, #1
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	641a      	str	r2, [r3, #64]	@ 0x40
 800235e:	e001      	b.n	8002364 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800236c:	7bfb      	ldrb	r3, [r7, #15]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b086      	sub	sp, #24
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800237e:	2300      	movs	r3, #0
 8002380:	617b      	str	r3, [r7, #20]
 8002382:	2300      	movs	r3, #0
 8002384:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	f003 0320 	and.w	r3, r3, #32
 80023a4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d049      	beq.n	8002440 <HAL_ADC_IRQHandler+0xca>
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d046      	beq.n	8002440 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b6:	f003 0310 	and.w	r3, r3, #16
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d105      	bne.n	80023ca <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d12b      	bne.n	8002430 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d127      	bne.n	8002430 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d006      	beq.n	80023fc <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d119      	bne.n	8002430 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	685a      	ldr	r2, [r3, #4]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0220 	bic.w	r2, r2, #32
 800240a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002410:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d105      	bne.n	8002430 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002428:	f043 0201 	orr.w	r2, r3, #1
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7fe fc95 	bl	8000d60 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f06f 0212 	mvn.w	r2, #18
 800243e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800244e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d057      	beq.n	8002506 <HAL_ADC_IRQHandler+0x190>
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d054      	beq.n	8002506 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	2b00      	cmp	r3, #0
 8002466:	d105      	bne.n	8002474 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d139      	bne.n	80024f6 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002488:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800248c:	2b00      	cmp	r3, #0
 800248e:	d006      	beq.n	800249e <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800249a:	2b00      	cmp	r3, #0
 800249c:	d12b      	bne.n	80024f6 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d124      	bne.n	80024f6 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d11d      	bne.n	80024f6 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d119      	bne.n	80024f6 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024d0:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d105      	bne.n	80024f6 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	f043 0201 	orr.w	r2, r3, #1
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fbfc 	bl	8002cf4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f06f 020c 	mvn.w	r2, #12
 8002504:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002514:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d017      	beq.n	800254c <HAL_ADC_IRQHandler+0x1d6>
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d014      	beq.n	800254c <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b01      	cmp	r3, #1
 800252e:	d10d      	bne.n	800254c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 f925 	bl	800278c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f06f 0201 	mvn.w	r2, #1
 800254a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 0320 	and.w	r3, r3, #32
 8002552:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800255a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d015      	beq.n	800258e <HAL_ADC_IRQHandler+0x218>
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d012      	beq.n	800258e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256c:	f043 0202 	orr.w	r2, r3, #2
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f06f 0220 	mvn.w	r2, #32
 800257c:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 f90e 	bl	80027a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f06f 0220 	mvn.w	r2, #32
 800258c:	601a      	str	r2, [r3, #0]
  }
}
 800258e:	bf00      	nop
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d101      	bne.n	80025b6 <HAL_ADC_Start_DMA+0x1e>
 80025b2:	2302      	movs	r3, #2
 80025b4:	e0ce      	b.n	8002754 <HAL_ADC_Start_DMA+0x1bc>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d018      	beq.n	80025fe <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0201 	orr.w	r2, r2, #1
 80025da:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025dc:	4b5f      	ldr	r3, [pc, #380]	@ (800275c <HAL_ADC_Start_DMA+0x1c4>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a5f      	ldr	r2, [pc, #380]	@ (8002760 <HAL_ADC_Start_DMA+0x1c8>)
 80025e2:	fba2 2303 	umull	r2, r3, r2, r3
 80025e6:	0c9a      	lsrs	r2, r3, #18
 80025e8:	4613      	mov	r3, r2
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	4413      	add	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80025f0:	e002      	b.n	80025f8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	3b01      	subs	r3, #1
 80025f6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1f9      	bne.n	80025f2 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002608:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800260c:	d107      	bne.n	800261e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800261c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	2b01      	cmp	r3, #1
 800262a:	f040 8086 	bne.w	800273a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002632:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002636:	f023 0301 	bic.w	r3, r3, #1
 800263a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800264c:	2b00      	cmp	r3, #0
 800264e:	d007      	beq.n	8002660 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002654:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002658:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002668:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800266c:	d106      	bne.n	800267c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002672:	f023 0206 	bic.w	r2, r3, #6
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	645a      	str	r2, [r3, #68]	@ 0x44
 800267a:	e002      	b.n	8002682 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800268a:	4b36      	ldr	r3, [pc, #216]	@ (8002764 <HAL_ADC_Start_DMA+0x1cc>)
 800268c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002692:	4a35      	ldr	r2, [pc, #212]	@ (8002768 <HAL_ADC_Start_DMA+0x1d0>)
 8002694:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800269a:	4a34      	ldr	r2, [pc, #208]	@ (800276c <HAL_ADC_Start_DMA+0x1d4>)
 800269c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a2:	4a33      	ldr	r2, [pc, #204]	@ (8002770 <HAL_ADC_Start_DMA+0x1d8>)
 80026a4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80026ae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80026be:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026ce:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	334c      	adds	r3, #76	@ 0x4c
 80026da:	4619      	mov	r1, r3
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f000 fcd2 	bl	8003088 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 031f 	and.w	r3, r3, #31
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d10f      	bne.n	8002710 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d129      	bne.n	8002752 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800270c:	609a      	str	r2, [r3, #8]
 800270e:	e020      	b.n	8002752 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a17      	ldr	r2, [pc, #92]	@ (8002774 <HAL_ADC_Start_DMA+0x1dc>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d11b      	bne.n	8002752 <HAL_ADC_Start_DMA+0x1ba>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d114      	bne.n	8002752 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002736:	609a      	str	r2, [r3, #8]
 8002738:	e00b      	b.n	8002752 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	f043 0210 	orr.w	r2, r3, #16
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f043 0201 	orr.w	r2, r3, #1
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002752:	2300      	movs	r3, #0
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	20000008 	.word	0x20000008
 8002760:	431bde83 	.word	0x431bde83
 8002764:	40012300 	.word	0x40012300
 8002768:	08002bf1 	.word	0x08002bf1
 800276c:	08002cab 	.word	0x08002cab
 8002770:	08002cc7 	.word	0x08002cc7
 8002774:	40012000 	.word	0x40012000

08002778 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002794:	bf00      	nop
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_ADC_ConfigChannel+0x1c>
 80027cc:	2302      	movs	r3, #2
 80027ce:	e105      	b.n	80029dc <HAL_ADC_ConfigChannel+0x228>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b09      	cmp	r3, #9
 80027de:	d925      	bls.n	800282c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68d9      	ldr	r1, [r3, #12]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	461a      	mov	r2, r3
 80027ee:	4613      	mov	r3, r2
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	4413      	add	r3, r2
 80027f4:	3b1e      	subs	r3, #30
 80027f6:	2207      	movs	r2, #7
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43da      	mvns	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	400a      	ands	r2, r1
 8002804:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	68d9      	ldr	r1, [r3, #12]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	b29b      	uxth	r3, r3
 8002816:	4618      	mov	r0, r3
 8002818:	4603      	mov	r3, r0
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	4403      	add	r3, r0
 800281e:	3b1e      	subs	r3, #30
 8002820:	409a      	lsls	r2, r3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	430a      	orrs	r2, r1
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	e022      	b.n	8002872 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6919      	ldr	r1, [r3, #16]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	b29b      	uxth	r3, r3
 8002838:	461a      	mov	r2, r3
 800283a:	4613      	mov	r3, r2
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4413      	add	r3, r2
 8002840:	2207      	movs	r2, #7
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	400a      	ands	r2, r1
 800284e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6919      	ldr	r1, [r3, #16]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	b29b      	uxth	r3, r3
 8002860:	4618      	mov	r0, r3
 8002862:	4603      	mov	r3, r0
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	4403      	add	r3, r0
 8002868:	409a      	lsls	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b06      	cmp	r3, #6
 8002878:	d824      	bhi.n	80028c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	3b05      	subs	r3, #5
 800288c:	221f      	movs	r2, #31
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	43da      	mvns	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	400a      	ands	r2, r1
 800289a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	4618      	mov	r0, r3
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685a      	ldr	r2, [r3, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	3b05      	subs	r3, #5
 80028b6:	fa00 f203 	lsl.w	r2, r0, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80028c2:	e04c      	b.n	800295e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b0c      	cmp	r3, #12
 80028ca:	d824      	bhi.n	8002916 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	3b23      	subs	r3, #35	@ 0x23
 80028de:	221f      	movs	r2, #31
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43da      	mvns	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	400a      	ands	r2, r1
 80028ec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	4618      	mov	r0, r3
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685a      	ldr	r2, [r3, #4]
 8002900:	4613      	mov	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4413      	add	r3, r2
 8002906:	3b23      	subs	r3, #35	@ 0x23
 8002908:	fa00 f203 	lsl.w	r2, r0, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	631a      	str	r2, [r3, #48]	@ 0x30
 8002914:	e023      	b.n	800295e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	4613      	mov	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	4413      	add	r3, r2
 8002926:	3b41      	subs	r3, #65	@ 0x41
 8002928:	221f      	movs	r2, #31
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43da      	mvns	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	400a      	ands	r2, r1
 8002936:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	b29b      	uxth	r3, r3
 8002944:	4618      	mov	r0, r3
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	4613      	mov	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	4413      	add	r3, r2
 8002950:	3b41      	subs	r3, #65	@ 0x41
 8002952:	fa00 f203 	lsl.w	r2, r0, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800295e:	4b22      	ldr	r3, [pc, #136]	@ (80029e8 <HAL_ADC_ConfigChannel+0x234>)
 8002960:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a21      	ldr	r2, [pc, #132]	@ (80029ec <HAL_ADC_ConfigChannel+0x238>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d109      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x1cc>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b12      	cmp	r3, #18
 8002972:	d105      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a19      	ldr	r2, [pc, #100]	@ (80029ec <HAL_ADC_ConfigChannel+0x238>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d123      	bne.n	80029d2 <HAL_ADC_ConfigChannel+0x21e>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2b10      	cmp	r3, #16
 8002990:	d003      	beq.n	800299a <HAL_ADC_ConfigChannel+0x1e6>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2b11      	cmp	r3, #17
 8002998:	d11b      	bne.n	80029d2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b10      	cmp	r3, #16
 80029ac:	d111      	bne.n	80029d2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029ae:	4b10      	ldr	r3, [pc, #64]	@ (80029f0 <HAL_ADC_ConfigChannel+0x23c>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a10      	ldr	r2, [pc, #64]	@ (80029f4 <HAL_ADC_ConfigChannel+0x240>)
 80029b4:	fba2 2303 	umull	r2, r3, r2, r3
 80029b8:	0c9a      	lsrs	r2, r3, #18
 80029ba:	4613      	mov	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80029c4:	e002      	b.n	80029cc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	3b01      	subs	r3, #1
 80029ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f9      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	40012300 	.word	0x40012300
 80029ec:	40012000 	.word	0x40012000
 80029f0:	20000008 	.word	0x20000008
 80029f4:	431bde83 	.word	0x431bde83

080029f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a00:	4b79      	ldr	r3, [pc, #484]	@ (8002be8 <ADC_Init+0x1f0>)
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6859      	ldr	r1, [r3, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	691b      	ldr	r3, [r3, #16]
 8002a38:	021a      	lsls	r2, r3, #8
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002a50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6859      	ldr	r1, [r3, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689a      	ldr	r2, [r3, #8]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6899      	ldr	r1, [r3, #8]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68da      	ldr	r2, [r3, #12]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a8a:	4a58      	ldr	r2, [pc, #352]	@ (8002bec <ADC_Init+0x1f4>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d022      	beq.n	8002ad6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6899      	ldr	r1, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ac0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6899      	ldr	r1, [r3, #8]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	e00f      	b.n	8002af6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ae4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689a      	ldr	r2, [r3, #8]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002af4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 0202 	bic.w	r2, r2, #2
 8002b04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6899      	ldr	r1, [r3, #8]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	7e1b      	ldrb	r3, [r3, #24]
 8002b10:	005a      	lsls	r2, r3, #1
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	430a      	orrs	r2, r1
 8002b18:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d01b      	beq.n	8002b5c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b32:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002b42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6859      	ldr	r1, [r3, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	035a      	lsls	r2, r3, #13
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	605a      	str	r2, [r3, #4]
 8002b5a:	e007      	b.n	8002b6c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b6a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	051a      	lsls	r2, r3, #20
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ba0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6899      	ldr	r1, [r3, #8]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002bae:	025a      	lsls	r2, r3, #9
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6899      	ldr	r1, [r3, #8]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	029a      	lsls	r2, r3, #10
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	609a      	str	r2, [r3, #8]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	40012300 	.word	0x40012300
 8002bec:	0f000001 	.word	0x0f000001

08002bf0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bfc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d13c      	bne.n	8002c84 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d12b      	bne.n	8002c7c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d127      	bne.n	8002c7c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c32:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d006      	beq.n	8002c48 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d119      	bne.n	8002c7c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0220 	bic.w	r2, r2, #32
 8002c56:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d105      	bne.n	8002c7c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c74:	f043 0201 	orr.w	r2, r3, #1
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f7fe f86f 	bl	8000d60 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002c82:	e00e      	b.n	8002ca2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c88:	f003 0310 	and.w	r3, r3, #16
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d003      	beq.n	8002c98 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f7ff fd85 	bl	80027a0 <HAL_ADC_ErrorCallback>
}
 8002c96:	e004      	b.n	8002ca2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	4798      	blx	r3
}
 8002ca2:	bf00      	nop
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f7ff fd5d 	bl	8002778 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cbe:	bf00      	nop
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b084      	sub	sp, #16
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2240      	movs	r2, #64	@ 0x40
 8002cd8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cde:	f043 0204 	orr.w	r2, r3, #4
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f7ff fd5a 	bl	80027a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cec:	bf00      	nop
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d18:	4b0c      	ldr	r3, [pc, #48]	@ (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d24:	4013      	ands	r3, r2
 8002d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d3a:	4a04      	ldr	r2, [pc, #16]	@ (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	60d3      	str	r3, [r2, #12]
}
 8002d40:	bf00      	nop
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d54:	4b04      	ldr	r3, [pc, #16]	@ (8002d68 <__NVIC_GetPriorityGrouping+0x18>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	f003 0307 	and.w	r3, r3, #7
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	e000ed00 	.word	0xe000ed00

08002d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	db0b      	blt.n	8002d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	4907      	ldr	r1, [pc, #28]	@ (8002da4 <__NVIC_EnableIRQ+0x38>)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	e000e100 	.word	0xe000e100

08002da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	6039      	str	r1, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	db0a      	blt.n	8002dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	490c      	ldr	r1, [pc, #48]	@ (8002df4 <__NVIC_SetPriority+0x4c>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd0:	e00a      	b.n	8002de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4908      	ldr	r1, [pc, #32]	@ (8002df8 <__NVIC_SetPriority+0x50>)
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	3b04      	subs	r3, #4
 8002de0:	0112      	lsls	r2, r2, #4
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	440b      	add	r3, r1
 8002de6:	761a      	strb	r2, [r3, #24]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	e000e100 	.word	0xe000e100
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	@ 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f1c3 0307 	rsb	r3, r3, #7
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	bf28      	it	cs
 8002e1a:	2304      	movcs	r3, #4
 8002e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3304      	adds	r3, #4
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d902      	bls.n	8002e2c <NVIC_EncodePriority+0x30>
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3b03      	subs	r3, #3
 8002e2a:	e000      	b.n	8002e2e <NVIC_EncodePriority+0x32>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e30:	f04f 32ff 	mov.w	r2, #4294967295
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	401a      	ands	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e44:	f04f 31ff 	mov.w	r1, #4294967295
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4e:	43d9      	mvns	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	4313      	orrs	r3, r2
         );
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3724      	adds	r7, #36	@ 0x24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
	...

08002e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e74:	d301      	bcc.n	8002e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e76:	2301      	movs	r3, #1
 8002e78:	e00f      	b.n	8002e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e82:	210f      	movs	r1, #15
 8002e84:	f04f 30ff 	mov.w	r0, #4294967295
 8002e88:	f7ff ff8e 	bl	8002da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e92:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e94:	2207      	movs	r2, #7
 8002e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	e000e010 	.word	0xe000e010

08002ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff ff29 	bl	8002d08 <__NVIC_SetPriorityGrouping>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
 8002eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ed0:	f7ff ff3e 	bl	8002d50 <__NVIC_GetPriorityGrouping>
 8002ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	6978      	ldr	r0, [r7, #20]
 8002edc:	f7ff ff8e 	bl	8002dfc <NVIC_EncodePriority>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff ff5d 	bl	8002da8 <__NVIC_SetPriority>
}
 8002eee:	bf00      	nop
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b082      	sub	sp, #8
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	4603      	mov	r3, r0
 8002efe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff ff31 	bl	8002d6c <__NVIC_EnableIRQ>
}
 8002f0a:	bf00      	nop
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b082      	sub	sp, #8
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ffa2 	bl	8002e64 <SysTick_Config>
 8002f20:	4603      	mov	r3, r0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
	...

08002f2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f38:	f7ff f9aa 	bl	8002290 <HAL_GetTick>
 8002f3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e099      	b.n	800307c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 0201 	bic.w	r2, r2, #1
 8002f66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f68:	e00f      	b.n	8002f8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f6a:	f7ff f991 	bl	8002290 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b05      	cmp	r3, #5
 8002f76:	d908      	bls.n	8002f8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2203      	movs	r2, #3
 8002f82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e078      	b.n	800307c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1e8      	bne.n	8002f6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	4b38      	ldr	r3, [pc, #224]	@ (8003084 <HAL_DMA_Init+0x158>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe0:	2b04      	cmp	r3, #4
 8002fe2:	d107      	bne.n	8002ff4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fec:	4313      	orrs	r3, r2
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f023 0307 	bic.w	r3, r3, #7
 800300a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003010:	697a      	ldr	r2, [r7, #20]
 8003012:	4313      	orrs	r3, r2
 8003014:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301a:	2b04      	cmp	r3, #4
 800301c:	d117      	bne.n	800304e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	4313      	orrs	r3, r2
 8003026:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800302c:	2b00      	cmp	r3, #0
 800302e:	d00e      	beq.n	800304e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 fa6f 	bl	8003514 <DMA_CheckFifoParam>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d008      	beq.n	800304e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2240      	movs	r2, #64	@ 0x40
 8003040:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800304a:	2301      	movs	r3, #1
 800304c:	e016      	b.n	800307c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 fa26 	bl	80034a8 <DMA_CalcBaseAndBitshift>
 800305c:	4603      	mov	r3, r0
 800305e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	223f      	movs	r2, #63	@ 0x3f
 8003066:	409a      	lsls	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	4618      	mov	r0, r3
 800307e:	3718      	adds	r7, #24
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	f010803f 	.word	0xf010803f

08003088 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
 8003094:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d101      	bne.n	80030ae <HAL_DMA_Start_IT+0x26>
 80030aa:	2302      	movs	r3, #2
 80030ac:	e040      	b.n	8003130 <HAL_DMA_Start_IT+0xa8>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2201      	movs	r2, #1
 80030b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d12f      	bne.n	8003122 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2202      	movs	r2, #2
 80030c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	68b9      	ldr	r1, [r7, #8]
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f000 f9b8 	bl	800344c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e0:	223f      	movs	r2, #63	@ 0x3f
 80030e2:	409a      	lsls	r2, r3
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0216 	orr.w	r2, r2, #22
 80030f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d007      	beq.n	8003110 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0208 	orr.w	r2, r2, #8
 800310e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	e005      	b.n	800312e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800312a:	2302      	movs	r3, #2
 800312c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800312e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3718      	adds	r7, #24
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003140:	2300      	movs	r3, #0
 8003142:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003144:	4b8e      	ldr	r3, [pc, #568]	@ (8003380 <HAL_DMA_IRQHandler+0x248>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a8e      	ldr	r2, [pc, #568]	@ (8003384 <HAL_DMA_IRQHandler+0x24c>)
 800314a:	fba2 2303 	umull	r2, r3, r2, r3
 800314e:	0a9b      	lsrs	r3, r3, #10
 8003150:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003156:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003162:	2208      	movs	r2, #8
 8003164:	409a      	lsls	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4013      	ands	r3, r2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d01a      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b00      	cmp	r3, #0
 800317a:	d013      	beq.n	80031a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 0204 	bic.w	r2, r2, #4
 800318a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003190:	2208      	movs	r2, #8
 8003192:	409a      	lsls	r2, r3
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319c:	f043 0201 	orr.w	r2, r3, #1
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a8:	2201      	movs	r2, #1
 80031aa:	409a      	lsls	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4013      	ands	r3, r2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d012      	beq.n	80031da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00b      	beq.n	80031da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c6:	2201      	movs	r2, #1
 80031c8:	409a      	lsls	r2, r3
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d2:	f043 0202 	orr.w	r2, r3, #2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031de:	2204      	movs	r2, #4
 80031e0:	409a      	lsls	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	4013      	ands	r3, r2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d012      	beq.n	8003210 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00b      	beq.n	8003210 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031fc:	2204      	movs	r2, #4
 80031fe:	409a      	lsls	r2, r3
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003208:	f043 0204 	orr.w	r2, r3, #4
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003214:	2210      	movs	r2, #16
 8003216:	409a      	lsls	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4013      	ands	r3, r2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d043      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b00      	cmp	r3, #0
 800322c:	d03c      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003232:	2210      	movs	r2, #16
 8003234:	409a      	lsls	r2, r3
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d018      	beq.n	800327a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d108      	bne.n	8003268 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325a:	2b00      	cmp	r3, #0
 800325c:	d024      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	4798      	blx	r3
 8003266:	e01f      	b.n	80032a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800326c:	2b00      	cmp	r3, #0
 800326e:	d01b      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	4798      	blx	r3
 8003278:	e016      	b.n	80032a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003284:	2b00      	cmp	r3, #0
 8003286:	d107      	bne.n	8003298 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0208 	bic.w	r2, r2, #8
 8003296:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ac:	2220      	movs	r2, #32
 80032ae:	409a      	lsls	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	4013      	ands	r3, r2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f000 808f 	beq.w	80033d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0310 	and.w	r3, r3, #16
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 8087 	beq.w	80033d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ce:	2220      	movs	r2, #32
 80032d0:	409a      	lsls	r2, r3
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b05      	cmp	r3, #5
 80032e0:	d136      	bne.n	8003350 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f022 0216 	bic.w	r2, r2, #22
 80032f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	695a      	ldr	r2, [r3, #20]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003300:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003306:	2b00      	cmp	r3, #0
 8003308:	d103      	bne.n	8003312 <HAL_DMA_IRQHandler+0x1da>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800330e:	2b00      	cmp	r3, #0
 8003310:	d007      	beq.n	8003322 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 0208 	bic.w	r2, r2, #8
 8003320:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003326:	223f      	movs	r2, #63	@ 0x3f
 8003328:	409a      	lsls	r2, r3
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003342:	2b00      	cmp	r3, #0
 8003344:	d07e      	beq.n	8003444 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	4798      	blx	r3
        }
        return;
 800334e:	e079      	b.n	8003444 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d01d      	beq.n	800339a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10d      	bne.n	8003388 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003370:	2b00      	cmp	r3, #0
 8003372:	d031      	beq.n	80033d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	4798      	blx	r3
 800337c:	e02c      	b.n	80033d8 <HAL_DMA_IRQHandler+0x2a0>
 800337e:	bf00      	nop
 8003380:	20000008 	.word	0x20000008
 8003384:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800338c:	2b00      	cmp	r3, #0
 800338e:	d023      	beq.n	80033d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	4798      	blx	r3
 8003398:	e01e      	b.n	80033d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d10f      	bne.n	80033c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0210 	bic.w	r2, r2, #16
 80033b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d032      	beq.n	8003446 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d022      	beq.n	8003432 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2205      	movs	r2, #5
 80033f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f022 0201 	bic.w	r2, r2, #1
 8003402:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	3301      	adds	r3, #1
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	429a      	cmp	r2, r3
 800340e:	d307      	bcc.n	8003420 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f2      	bne.n	8003404 <HAL_DMA_IRQHandler+0x2cc>
 800341e:	e000      	b.n	8003422 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003420:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003436:	2b00      	cmp	r3, #0
 8003438:	d005      	beq.n	8003446 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	4798      	blx	r3
 8003442:	e000      	b.n	8003446 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003444:	bf00      	nop
    }
  }
}
 8003446:	3718      	adds	r7, #24
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003468:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2b40      	cmp	r3, #64	@ 0x40
 8003478:	d108      	bne.n	800348c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800348a:	e007      	b.n	800349c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	60da      	str	r2, [r3, #12]
}
 800349c:	bf00      	nop
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	3b10      	subs	r3, #16
 80034b8:	4a14      	ldr	r2, [pc, #80]	@ (800350c <DMA_CalcBaseAndBitshift+0x64>)
 80034ba:	fba2 2303 	umull	r2, r3, r2, r3
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034c2:	4a13      	ldr	r2, [pc, #76]	@ (8003510 <DMA_CalcBaseAndBitshift+0x68>)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	4413      	add	r3, r2
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	461a      	mov	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2b03      	cmp	r3, #3
 80034d4:	d909      	bls.n	80034ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80034de:	f023 0303 	bic.w	r3, r3, #3
 80034e2:	1d1a      	adds	r2, r3, #4
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80034e8:	e007      	b.n	80034fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80034f2:	f023 0303 	bic.w	r3, r3, #3
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3714      	adds	r7, #20
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	aaaaaaab 	.word	0xaaaaaaab
 8003510:	08056b88 	.word	0x08056b88

08003514 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800351c:	2300      	movs	r3, #0
 800351e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003524:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d11f      	bne.n	800356e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	2b03      	cmp	r3, #3
 8003532:	d856      	bhi.n	80035e2 <DMA_CheckFifoParam+0xce>
 8003534:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <DMA_CheckFifoParam+0x28>)
 8003536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353a:	bf00      	nop
 800353c:	0800354d 	.word	0x0800354d
 8003540:	0800355f 	.word	0x0800355f
 8003544:	0800354d 	.word	0x0800354d
 8003548:	080035e3 	.word	0x080035e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003550:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d046      	beq.n	80035e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800355c:	e043      	b.n	80035e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003562:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003566:	d140      	bne.n	80035ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800356c:	e03d      	b.n	80035ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003576:	d121      	bne.n	80035bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b03      	cmp	r3, #3
 800357c:	d837      	bhi.n	80035ee <DMA_CheckFifoParam+0xda>
 800357e:	a201      	add	r2, pc, #4	@ (adr r2, 8003584 <DMA_CheckFifoParam+0x70>)
 8003580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003584:	08003595 	.word	0x08003595
 8003588:	0800359b 	.word	0x0800359b
 800358c:	08003595 	.word	0x08003595
 8003590:	080035ad 	.word	0x080035ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
      break;
 8003598:	e030      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d025      	beq.n	80035f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035aa:	e022      	b.n	80035f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80035b4:	d11f      	bne.n	80035f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035ba:	e01c      	b.n	80035f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d903      	bls.n	80035ca <DMA_CheckFifoParam+0xb6>
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	2b03      	cmp	r3, #3
 80035c6:	d003      	beq.n	80035d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035c8:	e018      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	73fb      	strb	r3, [r7, #15]
      break;
 80035ce:	e015      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00e      	beq.n	80035fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
      break;
 80035e0:	e00b      	b.n	80035fa <DMA_CheckFifoParam+0xe6>
      break;
 80035e2:	bf00      	nop
 80035e4:	e00a      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      break;
 80035e6:	bf00      	nop
 80035e8:	e008      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      break;
 80035ea:	bf00      	nop
 80035ec:	e006      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      break;
 80035ee:	bf00      	nop
 80035f0:	e004      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      break;
 80035f2:	bf00      	nop
 80035f4:	e002      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      break;   
 80035f6:	bf00      	nop
 80035f8:	e000      	b.n	80035fc <DMA_CheckFifoParam+0xe8>
      break;
 80035fa:	bf00      	nop
    }
  } 
  
  return status; 
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3714      	adds	r7, #20
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop

0800360c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800360c:	b480      	push	{r7}
 800360e:	b089      	sub	sp, #36	@ 0x24
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003616:	2300      	movs	r3, #0
 8003618:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800361a:	2300      	movs	r3, #0
 800361c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800361e:	2300      	movs	r3, #0
 8003620:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003622:	2300      	movs	r3, #0
 8003624:	61fb      	str	r3, [r7, #28]
 8003626:	e159      	b.n	80038dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003628:	2201      	movs	r2, #1
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	4013      	ands	r3, r2
 800363a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	429a      	cmp	r2, r3
 8003642:	f040 8148 	bne.w	80038d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	2b01      	cmp	r3, #1
 8003650:	d005      	beq.n	800365e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800365a:	2b02      	cmp	r3, #2
 800365c:	d130      	bne.n	80036c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	2203      	movs	r2, #3
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43db      	mvns	r3, r3
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4013      	ands	r3, r2
 8003674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4313      	orrs	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003694:	2201      	movs	r2, #1
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	fa02 f303 	lsl.w	r3, r2, r3
 800369c:	43db      	mvns	r3, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4013      	ands	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	091b      	lsrs	r3, r3, #4
 80036aa:	f003 0201 	and.w	r2, r3, #1
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	fa02 f303 	lsl.w	r3, r2, r3
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d017      	beq.n	80036fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	2203      	movs	r2, #3
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	43db      	mvns	r3, r3
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	4013      	ands	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f003 0303 	and.w	r3, r3, #3
 8003704:	2b02      	cmp	r3, #2
 8003706:	d123      	bne.n	8003750 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	08da      	lsrs	r2, r3, #3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3208      	adds	r2, #8
 8003710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003714:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	f003 0307 	and.w	r3, r3, #7
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	220f      	movs	r2, #15
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	43db      	mvns	r3, r3
 8003726:	69ba      	ldr	r2, [r7, #24]
 8003728:	4013      	ands	r3, r2
 800372a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	691a      	ldr	r2, [r3, #16]
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	f003 0307 	and.w	r3, r3, #7
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4313      	orrs	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	08da      	lsrs	r2, r3, #3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	3208      	adds	r2, #8
 800374a:	69b9      	ldr	r1, [r7, #24]
 800374c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	2203      	movs	r2, #3
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	43db      	mvns	r3, r3
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4013      	ands	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f003 0203 	and.w	r2, r3, #3
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	4313      	orrs	r3, r2
 800377c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800378c:	2b00      	cmp	r3, #0
 800378e:	f000 80a2 	beq.w	80038d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003792:	2300      	movs	r3, #0
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	4b57      	ldr	r3, [pc, #348]	@ (80038f4 <HAL_GPIO_Init+0x2e8>)
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	4a56      	ldr	r2, [pc, #344]	@ (80038f4 <HAL_GPIO_Init+0x2e8>)
 800379c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037a2:	4b54      	ldr	r3, [pc, #336]	@ (80038f4 <HAL_GPIO_Init+0x2e8>)
 80037a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037aa:	60fb      	str	r3, [r7, #12]
 80037ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037ae:	4a52      	ldr	r2, [pc, #328]	@ (80038f8 <HAL_GPIO_Init+0x2ec>)
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	089b      	lsrs	r3, r3, #2
 80037b4:	3302      	adds	r3, #2
 80037b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f003 0303 	and.w	r3, r3, #3
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	220f      	movs	r2, #15
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	43db      	mvns	r3, r3
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	4013      	ands	r3, r2
 80037d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a49      	ldr	r2, [pc, #292]	@ (80038fc <HAL_GPIO_Init+0x2f0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d019      	beq.n	800380e <HAL_GPIO_Init+0x202>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a48      	ldr	r2, [pc, #288]	@ (8003900 <HAL_GPIO_Init+0x2f4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d013      	beq.n	800380a <HAL_GPIO_Init+0x1fe>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a47      	ldr	r2, [pc, #284]	@ (8003904 <HAL_GPIO_Init+0x2f8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d00d      	beq.n	8003806 <HAL_GPIO_Init+0x1fa>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a46      	ldr	r2, [pc, #280]	@ (8003908 <HAL_GPIO_Init+0x2fc>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d007      	beq.n	8003802 <HAL_GPIO_Init+0x1f6>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a45      	ldr	r2, [pc, #276]	@ (800390c <HAL_GPIO_Init+0x300>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d101      	bne.n	80037fe <HAL_GPIO_Init+0x1f2>
 80037fa:	2304      	movs	r3, #4
 80037fc:	e008      	b.n	8003810 <HAL_GPIO_Init+0x204>
 80037fe:	2307      	movs	r3, #7
 8003800:	e006      	b.n	8003810 <HAL_GPIO_Init+0x204>
 8003802:	2303      	movs	r3, #3
 8003804:	e004      	b.n	8003810 <HAL_GPIO_Init+0x204>
 8003806:	2302      	movs	r3, #2
 8003808:	e002      	b.n	8003810 <HAL_GPIO_Init+0x204>
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <HAL_GPIO_Init+0x204>
 800380e:	2300      	movs	r3, #0
 8003810:	69fa      	ldr	r2, [r7, #28]
 8003812:	f002 0203 	and.w	r2, r2, #3
 8003816:	0092      	lsls	r2, r2, #2
 8003818:	4093      	lsls	r3, r2
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	4313      	orrs	r3, r2
 800381e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003820:	4935      	ldr	r1, [pc, #212]	@ (80038f8 <HAL_GPIO_Init+0x2ec>)
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	089b      	lsrs	r3, r3, #2
 8003826:	3302      	adds	r3, #2
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800382e:	4b38      	ldr	r3, [pc, #224]	@ (8003910 <HAL_GPIO_Init+0x304>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	4313      	orrs	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003852:	4a2f      	ldr	r2, [pc, #188]	@ (8003910 <HAL_GPIO_Init+0x304>)
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003858:	4b2d      	ldr	r3, [pc, #180]	@ (8003910 <HAL_GPIO_Init+0x304>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	43db      	mvns	r3, r3
 8003862:	69ba      	ldr	r2, [r7, #24]
 8003864:	4013      	ands	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	4313      	orrs	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800387c:	4a24      	ldr	r2, [pc, #144]	@ (8003910 <HAL_GPIO_Init+0x304>)
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003882:	4b23      	ldr	r3, [pc, #140]	@ (8003910 <HAL_GPIO_Init+0x304>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	43db      	mvns	r3, r3
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	4013      	ands	r3, r2
 8003890:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d003      	beq.n	80038a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038a6:	4a1a      	ldr	r2, [pc, #104]	@ (8003910 <HAL_GPIO_Init+0x304>)
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038ac:	4b18      	ldr	r3, [pc, #96]	@ (8003910 <HAL_GPIO_Init+0x304>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	43db      	mvns	r3, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4013      	ands	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d003      	beq.n	80038d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038d0:	4a0f      	ldr	r2, [pc, #60]	@ (8003910 <HAL_GPIO_Init+0x304>)
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	3301      	adds	r3, #1
 80038da:	61fb      	str	r3, [r7, #28]
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	2b0f      	cmp	r3, #15
 80038e0:	f67f aea2 	bls.w	8003628 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038e4:	bf00      	nop
 80038e6:	bf00      	nop
 80038e8:	3724      	adds	r7, #36	@ 0x24
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	40023800 	.word	0x40023800
 80038f8:	40013800 	.word	0x40013800
 80038fc:	40020000 	.word	0x40020000
 8003900:	40020400 	.word	0x40020400
 8003904:	40020800 	.word	0x40020800
 8003908:	40020c00 	.word	0x40020c00
 800390c:	40021000 	.word	0x40021000
 8003910:	40013c00 	.word	0x40013c00

08003914 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691a      	ldr	r2, [r3, #16]
 8003924:	887b      	ldrh	r3, [r7, #2]
 8003926:	4013      	ands	r3, r2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800392c:	2301      	movs	r3, #1
 800392e:	73fb      	strb	r3, [r7, #15]
 8003930:	e001      	b.n	8003936 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003932:	2300      	movs	r3, #0
 8003934:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003936:	7bfb      	ldrb	r3, [r7, #15]
}
 8003938:	4618      	mov	r0, r3
 800393a:	3714      	adds	r7, #20
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	807b      	strh	r3, [r7, #2]
 8003950:	4613      	mov	r3, r2
 8003952:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003954:	787b      	ldrb	r3, [r7, #1]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d003      	beq.n	8003962 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800395a:	887a      	ldrh	r2, [r7, #2]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003960:	e003      	b.n	800396a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003962:	887b      	ldrh	r3, [r7, #2]
 8003964:	041a      	lsls	r2, r3, #16
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	619a      	str	r2, [r3, #24]
}
 800396a:	bf00      	nop
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
	...

08003978 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b088      	sub	sp, #32
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e128      	b.n	8003bdc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d109      	bne.n	80039aa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a90      	ldr	r2, [pc, #576]	@ (8003be4 <HAL_I2S_Init+0x26c>)
 80039a2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f7fe fa21 	bl	8001dec <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2202      	movs	r2, #2
 80039ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80039c0:	f023 030f 	bic.w	r3, r3, #15
 80039c4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2202      	movs	r2, #2
 80039cc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d060      	beq.n	8003a98 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d102      	bne.n	80039e4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80039de:	2310      	movs	r3, #16
 80039e0:	617b      	str	r3, [r7, #20]
 80039e2:	e001      	b.n	80039e8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80039e4:	2320      	movs	r3, #32
 80039e6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b20      	cmp	r3, #32
 80039ee:	d802      	bhi.n	80039f6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	005b      	lsls	r3, r3, #1
 80039f4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80039f6:	2001      	movs	r0, #1
 80039f8:	f001 faa8 	bl	8004f4c <HAL_RCCEx_GetPeriphCLKFreq>
 80039fc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a06:	d125      	bne.n	8003a54 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d010      	beq.n	8003a32 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4413      	add	r3, r2
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	461a      	mov	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2c:	3305      	adds	r3, #5
 8003a2e:	613b      	str	r3, [r7, #16]
 8003a30:	e01f      	b.n	8003a72 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	00db      	lsls	r3, r3, #3
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4413      	add	r3, r2
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	461a      	mov	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4e:	3305      	adds	r3, #5
 8003a50:	613b      	str	r3, [r7, #16]
 8003a52:	e00e      	b.n	8003a72 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a54:	68fa      	ldr	r2, [r7, #12]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	4413      	add	r3, r2
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	461a      	mov	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	695b      	ldr	r3, [r3, #20]
 8003a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6e:	3305      	adds	r3, #5
 8003a70:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	4a5c      	ldr	r2, [pc, #368]	@ (8003be8 <HAL_I2S_Init+0x270>)
 8003a76:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7a:	08db      	lsrs	r3, r3, #3
 8003a7c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	085b      	lsrs	r3, r3, #1
 8003a8e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	021b      	lsls	r3, r3, #8
 8003a94:	61bb      	str	r3, [r7, #24]
 8003a96:	e003      	b.n	8003aa0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003a98:	2302      	movs	r3, #2
 8003a9a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d902      	bls.n	8003aac <HAL_I2S_Init+0x134>
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	2bff      	cmp	r3, #255	@ 0xff
 8003aaa:	d907      	bls.n	8003abc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab0:	f043 0210 	orr.w	r2, r3, #16
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e08f      	b.n	8003bdc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	691a      	ldr	r2, [r3, #16]
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	ea42 0103 	orr.w	r1, r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	69fa      	ldr	r2, [r7, #28]
 8003acc:	430a      	orrs	r2, r1
 8003ace:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003ada:	f023 030f 	bic.w	r3, r3, #15
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6851      	ldr	r1, [r2, #4]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6892      	ldr	r2, [r2, #8]
 8003ae6:	4311      	orrs	r1, r2
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	68d2      	ldr	r2, [r2, #12]
 8003aec:	4311      	orrs	r1, r2
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6992      	ldr	r2, [r2, #24]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003afe:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d161      	bne.n	8003bcc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a38      	ldr	r2, [pc, #224]	@ (8003bec <HAL_I2S_Init+0x274>)
 8003b0c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a37      	ldr	r2, [pc, #220]	@ (8003bf0 <HAL_I2S_Init+0x278>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d101      	bne.n	8003b1c <HAL_I2S_Init+0x1a4>
 8003b18:	4b36      	ldr	r3, [pc, #216]	@ (8003bf4 <HAL_I2S_Init+0x27c>)
 8003b1a:	e001      	b.n	8003b20 <HAL_I2S_Init+0x1a8>
 8003b1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6812      	ldr	r2, [r2, #0]
 8003b26:	4932      	ldr	r1, [pc, #200]	@ (8003bf0 <HAL_I2S_Init+0x278>)
 8003b28:	428a      	cmp	r2, r1
 8003b2a:	d101      	bne.n	8003b30 <HAL_I2S_Init+0x1b8>
 8003b2c:	4a31      	ldr	r2, [pc, #196]	@ (8003bf4 <HAL_I2S_Init+0x27c>)
 8003b2e:	e001      	b.n	8003b34 <HAL_I2S_Init+0x1bc>
 8003b30:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003b34:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003b38:	f023 030f 	bic.w	r3, r3, #15
 8003b3c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a2b      	ldr	r2, [pc, #172]	@ (8003bf0 <HAL_I2S_Init+0x278>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d101      	bne.n	8003b4c <HAL_I2S_Init+0x1d4>
 8003b48:	4b2a      	ldr	r3, [pc, #168]	@ (8003bf4 <HAL_I2S_Init+0x27c>)
 8003b4a:	e001      	b.n	8003b50 <HAL_I2S_Init+0x1d8>
 8003b4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b50:	2202      	movs	r2, #2
 8003b52:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a25      	ldr	r2, [pc, #148]	@ (8003bf0 <HAL_I2S_Init+0x278>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d101      	bne.n	8003b62 <HAL_I2S_Init+0x1ea>
 8003b5e:	4b25      	ldr	r3, [pc, #148]	@ (8003bf4 <HAL_I2S_Init+0x27c>)
 8003b60:	e001      	b.n	8003b66 <HAL_I2S_Init+0x1ee>
 8003b62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b66:	69db      	ldr	r3, [r3, #28]
 8003b68:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b72:	d003      	beq.n	8003b7c <HAL_I2S_Init+0x204>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d103      	bne.n	8003b84 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003b7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b80:	613b      	str	r3, [r7, #16]
 8003b82:	e001      	b.n	8003b88 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003b84:	2300      	movs	r3, #0
 8003b86:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b92:	4313      	orrs	r3, r2
 8003b94:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	897b      	ldrh	r3, [r7, #10]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003bb4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a0d      	ldr	r2, [pc, #52]	@ (8003bf0 <HAL_I2S_Init+0x278>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d101      	bne.n	8003bc4 <HAL_I2S_Init+0x24c>
 8003bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8003bf4 <HAL_I2S_Init+0x27c>)
 8003bc2:	e001      	b.n	8003bc8 <HAL_I2S_Init+0x250>
 8003bc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bc8:	897a      	ldrh	r2, [r7, #10]
 8003bca:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3720      	adds	r7, #32
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	08003ee1 	.word	0x08003ee1
 8003be8:	cccccccd 	.word	0xcccccccd
 8003bec:	08003ff5 	.word	0x08003ff5
 8003bf0:	40003800 	.word	0x40003800
 8003bf4:	40003400 	.word	0x40003400

08003bf8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	4613      	mov	r3, r2
 8003c04:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <HAL_I2S_Transmit_DMA+0x1a>
 8003c0c:	88fb      	ldrh	r3, [r7, #6]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e08a      	b.n	8003d2c <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d001      	beq.n	8003c26 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8003c22:	2302      	movs	r3, #2
 8003c24:	e082      	b.n	8003d2c <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d101      	bne.n	8003c36 <HAL_I2S_Transmit_DMA+0x3e>
 8003c32:	2302      	movs	r3, #2
 8003c34:	e07a      	b.n	8003d2c <HAL_I2S_Transmit_DMA+0x134>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2203      	movs	r2, #3
 8003c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69db      	ldr	r3, [r3, #28]
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2b03      	cmp	r3, #3
 8003c62:	d002      	beq.n	8003c6a <HAL_I2S_Transmit_DMA+0x72>
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	2b05      	cmp	r3, #5
 8003c68:	d10a      	bne.n	8003c80 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8003c6a:	88fb      	ldrh	r3, [r7, #6]
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003c74:	88fb      	ldrh	r3, [r7, #6]
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c7e:	e005      	b.n	8003c8c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	88fa      	ldrh	r2, [r7, #6]
 8003c84:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	88fa      	ldrh	r2, [r7, #6]
 8003c8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c90:	4a28      	ldr	r2, [pc, #160]	@ (8003d34 <HAL_I2S_Transmit_DMA+0x13c>)
 8003c92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c98:	4a27      	ldr	r2, [pc, #156]	@ (8003d38 <HAL_I2S_Transmit_DMA+0x140>)
 8003c9a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca0:	4a26      	ldr	r2, [pc, #152]	@ (8003d3c <HAL_I2S_Transmit_DMA+0x144>)
 8003ca2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003cac:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003cb4:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003cbc:	f7ff f9e4 	bl	8003088 <HAL_DMA_Start_IT>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00f      	beq.n	8003ce6 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cca:	f043 0208 	orr.w	r2, r3, #8
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e022      	b.n	8003d2c <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d107      	bne.n	8003d0c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0202 	orr.w	r2, r2, #2
 8003d0a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d107      	bne.n	8003d2a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69da      	ldr	r2, [r3, #28]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d28:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	08003dbf 	.word	0x08003dbf
 8003d38:	08003d7d 	.word	0x08003d7d
 8003d3c:	08003ddb 	.word	0x08003ddb

08003d40 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d88:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10e      	bne.n	8003db0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0202 	bic.w	r2, r2, #2
 8003da0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f7fd fa85 	bl	80012c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b084      	sub	sp, #16
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f7ff ffb7 	bl	8003d40 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003dd2:	bf00      	nop
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b084      	sub	sp, #16
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 0203 	bic.w	r2, r2, #3
 8003df6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e10:	f043 0208 	orr.w	r2, r3, #8
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f7ff ffa5 	bl	8003d68 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003e1e:	bf00      	nop
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b082      	sub	sp, #8
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e32:	881a      	ldrh	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3e:	1c9a      	adds	r2, r3, #2
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10e      	bne.n	8003e7a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e6a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f7fd fa23 	bl	80012c0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e7a:	bf00      	nop
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b082      	sub	sp, #8
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e94:	b292      	uxth	r2, r2
 8003e96:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9c:	1c9a      	adds	r2, r3, #2
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10e      	bne.n	8003ed8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ec8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7ff ff3e 	bl	8003d54 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003ed8:	bf00      	nop
 8003eda:	3708      	adds	r7, #8
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b04      	cmp	r3, #4
 8003efa:	d13a      	bne.n	8003f72 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d109      	bne.n	8003f1a <I2S_IRQHandler+0x3a>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f10:	2b40      	cmp	r3, #64	@ 0x40
 8003f12:	d102      	bne.n	8003f1a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff ffb4 	bl	8003e82 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f20:	2b40      	cmp	r3, #64	@ 0x40
 8003f22:	d126      	bne.n	8003f72 <I2S_IRQHandler+0x92>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f003 0320 	and.w	r3, r3, #32
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d11f      	bne.n	8003f72 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f40:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f42:	2300      	movs	r3, #0
 8003f44:	613b      	str	r3, [r7, #16]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	613b      	str	r3, [r7, #16]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	613b      	str	r3, [r7, #16]
 8003f56:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f64:	f043 0202 	orr.w	r2, r3, #2
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff fefb 	bl	8003d68 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b03      	cmp	r3, #3
 8003f7c:	d136      	bne.n	8003fec <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d109      	bne.n	8003f9c <I2S_IRQHandler+0xbc>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f92:	2b80      	cmp	r3, #128	@ 0x80
 8003f94:	d102      	bne.n	8003f9c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff ff45 	bl	8003e26 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d122      	bne.n	8003fec <I2S_IRQHandler+0x10c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f003 0320 	and.w	r3, r3, #32
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	d11b      	bne.n	8003fec <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685a      	ldr	r2, [r3, #4]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fc2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fde:	f043 0204 	orr.w	r2, r3, #4
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f7ff febe 	bl	8003d68 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fec:	bf00      	nop
 8003fee:	3718      	adds	r7, #24
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a92      	ldr	r2, [pc, #584]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d101      	bne.n	8004012 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800400e:	4b92      	ldr	r3, [pc, #584]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004010:	e001      	b.n	8004016 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004012:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a8b      	ldr	r2, [pc, #556]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d101      	bne.n	8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800402c:	4b8a      	ldr	r3, [pc, #552]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800402e:	e001      	b.n	8004034 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004030:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004040:	d004      	beq.n	800404c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	f040 8099 	bne.w	800417e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b02      	cmp	r3, #2
 8004054:	d107      	bne.n	8004066 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800405c:	2b00      	cmp	r3, #0
 800405e:	d002      	beq.n	8004066 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 f925 	bl	80042b0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b01      	cmp	r3, #1
 800406e:	d107      	bne.n	8004080 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f9c8 	bl	8004410 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004086:	2b40      	cmp	r3, #64	@ 0x40
 8004088:	d13a      	bne.n	8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	f003 0320 	and.w	r3, r3, #32
 8004090:	2b00      	cmp	r3, #0
 8004092:	d035      	beq.n	8004100 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a6e      	ldr	r2, [pc, #440]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d101      	bne.n	80040a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800409e:	4b6e      	ldr	r3, [pc, #440]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040a0:	e001      	b.n	80040a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80040a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040a6:	685a      	ldr	r2, [r3, #4]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4969      	ldr	r1, [pc, #420]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040ae:	428b      	cmp	r3, r1
 80040b0:	d101      	bne.n	80040b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80040b2:	4b69      	ldr	r3, [pc, #420]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040b4:	e001      	b.n	80040ba <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80040b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040be:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80040ce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80040d0:	2300      	movs	r3, #0
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	60fb      	str	r3, [r7, #12]
 80040e4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f2:	f043 0202 	orr.w	r2, r3, #2
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7ff fe34 	bl	8003d68 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	f003 0308 	and.w	r3, r3, #8
 8004106:	2b08      	cmp	r3, #8
 8004108:	f040 80c3 	bne.w	8004292 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 80bd 	beq.w	8004292 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685a      	ldr	r2, [r3, #4]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004126:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a49      	ldr	r2, [pc, #292]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d101      	bne.n	8004136 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004132:	4b49      	ldr	r3, [pc, #292]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004134:	e001      	b.n	800413a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004136:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800413a:	685a      	ldr	r2, [r3, #4]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4944      	ldr	r1, [pc, #272]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004142:	428b      	cmp	r3, r1
 8004144:	d101      	bne.n	800414a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004146:	4b44      	ldr	r3, [pc, #272]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004148:	e001      	b.n	800414e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800414a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800414e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004152:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004154:	2300      	movs	r3, #0
 8004156:	60bb      	str	r3, [r7, #8]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	60bb      	str	r3, [r7, #8]
 8004160:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416e:	f043 0204 	orr.w	r2, r3, #4
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f7ff fdf6 	bl	8003d68 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800417c:	e089      	b.n	8004292 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b02      	cmp	r3, #2
 8004186:	d107      	bne.n	8004198 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f8be 	bl	8004314 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d107      	bne.n	80041b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 f8fd 	bl	80043ac <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b8:	2b40      	cmp	r3, #64	@ 0x40
 80041ba:	d12f      	bne.n	800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d02a      	beq.n	800421c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041d4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a1e      	ldr	r2, [pc, #120]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d101      	bne.n	80041e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80041e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041e2:	e001      	b.n	80041e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80041e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e8:	685a      	ldr	r2, [r3, #4]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4919      	ldr	r1, [pc, #100]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041f0:	428b      	cmp	r3, r1
 80041f2:	d101      	bne.n	80041f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80041f4:	4b18      	ldr	r3, [pc, #96]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041f6:	e001      	b.n	80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80041f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004200:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f043 0202 	orr.w	r2, r3, #2
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f7ff fda6 	bl	8003d68 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	f003 0308 	and.w	r3, r3, #8
 8004222:	2b08      	cmp	r3, #8
 8004224:	d136      	bne.n	8004294 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f003 0320 	and.w	r3, r3, #32
 800422c:	2b00      	cmp	r3, #0
 800422e:	d031      	beq.n	8004294 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a07      	ldr	r2, [pc, #28]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d101      	bne.n	800423e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800423a:	4b07      	ldr	r3, [pc, #28]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800423c:	e001      	b.n	8004242 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800423e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004242:	685a      	ldr	r2, [r3, #4]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4902      	ldr	r1, [pc, #8]	@ (8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800424a:	428b      	cmp	r3, r1
 800424c:	d106      	bne.n	800425c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800424e:	4b02      	ldr	r3, [pc, #8]	@ (8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004250:	e006      	b.n	8004260 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8004252:	bf00      	nop
 8004254:	40003800 	.word	0x40003800
 8004258:	40003400 	.word	0x40003400
 800425c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004260:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004264:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004274:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004282:	f043 0204 	orr.w	r2, r3, #4
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7ff fd6c 	bl	8003d68 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004290:	e000      	b.n	8004294 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004292:	bf00      	nop
}
 8004294:	bf00      	nop
 8004296:	3720      	adds	r7, #32
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	1c99      	adds	r1, r3, #2
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	6251      	str	r1, [r2, #36]	@ 0x24
 80042c2:	881a      	ldrh	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	3b01      	subs	r3, #1
 80042d2:	b29a      	uxth	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d113      	bne.n	800430a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042f0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d106      	bne.n	800430a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7ff ffc9 	bl	800429c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800430a:	bf00      	nop
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004320:	1c99      	adds	r1, r3, #2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6251      	str	r1, [r2, #36]	@ 0x24
 8004326:	8819      	ldrh	r1, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a1d      	ldr	r2, [pc, #116]	@ (80043a4 <I2SEx_TxISR_I2SExt+0x90>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d101      	bne.n	8004336 <I2SEx_TxISR_I2SExt+0x22>
 8004332:	4b1d      	ldr	r3, [pc, #116]	@ (80043a8 <I2SEx_TxISR_I2SExt+0x94>)
 8004334:	e001      	b.n	800433a <I2SEx_TxISR_I2SExt+0x26>
 8004336:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800433a:	460a      	mov	r2, r1
 800433c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004342:	b29b      	uxth	r3, r3
 8004344:	3b01      	subs	r3, #1
 8004346:	b29a      	uxth	r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004350:	b29b      	uxth	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d121      	bne.n	800439a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a12      	ldr	r2, [pc, #72]	@ (80043a4 <I2SEx_TxISR_I2SExt+0x90>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d101      	bne.n	8004364 <I2SEx_TxISR_I2SExt+0x50>
 8004360:	4b11      	ldr	r3, [pc, #68]	@ (80043a8 <I2SEx_TxISR_I2SExt+0x94>)
 8004362:	e001      	b.n	8004368 <I2SEx_TxISR_I2SExt+0x54>
 8004364:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	490d      	ldr	r1, [pc, #52]	@ (80043a4 <I2SEx_TxISR_I2SExt+0x90>)
 8004370:	428b      	cmp	r3, r1
 8004372:	d101      	bne.n	8004378 <I2SEx_TxISR_I2SExt+0x64>
 8004374:	4b0c      	ldr	r3, [pc, #48]	@ (80043a8 <I2SEx_TxISR_I2SExt+0x94>)
 8004376:	e001      	b.n	800437c <I2SEx_TxISR_I2SExt+0x68>
 8004378:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800437c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004380:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d106      	bne.n	800439a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7ff ff81 	bl	800429c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40003800 	.word	0x40003800
 80043a8:	40003400 	.word	0x40003400

080043ac <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68d8      	ldr	r0, [r3, #12]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043be:	1c99      	adds	r1, r3, #2
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80043c4:	b282      	uxth	r2, r0
 80043c6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	3b01      	subs	r3, #1
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043da:	b29b      	uxth	r3, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d113      	bne.n	8004408 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80043ee:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d106      	bne.n	8004408 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7ff ff4a 	bl	800429c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004408:	bf00      	nop
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a20      	ldr	r2, [pc, #128]	@ (80044a0 <I2SEx_RxISR_I2SExt+0x90>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d101      	bne.n	8004426 <I2SEx_RxISR_I2SExt+0x16>
 8004422:	4b20      	ldr	r3, [pc, #128]	@ (80044a4 <I2SEx_RxISR_I2SExt+0x94>)
 8004424:	e001      	b.n	800442a <I2SEx_RxISR_I2SExt+0x1a>
 8004426:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800442a:	68d8      	ldr	r0, [r3, #12]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004430:	1c99      	adds	r1, r3, #2
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004436:	b282      	uxth	r2, r0
 8004438:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800443e:	b29b      	uxth	r3, r3
 8004440:	3b01      	subs	r3, #1
 8004442:	b29a      	uxth	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800444c:	b29b      	uxth	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d121      	bne.n	8004496 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a12      	ldr	r2, [pc, #72]	@ (80044a0 <I2SEx_RxISR_I2SExt+0x90>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d101      	bne.n	8004460 <I2SEx_RxISR_I2SExt+0x50>
 800445c:	4b11      	ldr	r3, [pc, #68]	@ (80044a4 <I2SEx_RxISR_I2SExt+0x94>)
 800445e:	e001      	b.n	8004464 <I2SEx_RxISR_I2SExt+0x54>
 8004460:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004464:	685a      	ldr	r2, [r3, #4]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	490d      	ldr	r1, [pc, #52]	@ (80044a0 <I2SEx_RxISR_I2SExt+0x90>)
 800446c:	428b      	cmp	r3, r1
 800446e:	d101      	bne.n	8004474 <I2SEx_RxISR_I2SExt+0x64>
 8004470:	4b0c      	ldr	r3, [pc, #48]	@ (80044a4 <I2SEx_RxISR_I2SExt+0x94>)
 8004472:	e001      	b.n	8004478 <I2SEx_RxISR_I2SExt+0x68>
 8004474:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004478:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800447c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29b      	uxth	r3, r3
 8004484:	2b00      	cmp	r3, #0
 8004486:	d106      	bne.n	8004496 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f7ff ff03 	bl	800429c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004496:	bf00      	nop
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40003800 	.word	0x40003800
 80044a4:	40003400 	.word	0x40003400

080044a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e267      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d075      	beq.n	80045b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044c6:	4b88      	ldr	r3, [pc, #544]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 030c 	and.w	r3, r3, #12
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d00c      	beq.n	80044ec <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044d2:	4b85      	ldr	r3, [pc, #532]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044da:	2b08      	cmp	r3, #8
 80044dc:	d112      	bne.n	8004504 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044de:	4b82      	ldr	r3, [pc, #520]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ea:	d10b      	bne.n	8004504 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ec:	4b7e      	ldr	r3, [pc, #504]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d05b      	beq.n	80045b0 <HAL_RCC_OscConfig+0x108>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d157      	bne.n	80045b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e242      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800450c:	d106      	bne.n	800451c <HAL_RCC_OscConfig+0x74>
 800450e:	4b76      	ldr	r3, [pc, #472]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a75      	ldr	r2, [pc, #468]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004514:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004518:	6013      	str	r3, [r2, #0]
 800451a:	e01d      	b.n	8004558 <HAL_RCC_OscConfig+0xb0>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004524:	d10c      	bne.n	8004540 <HAL_RCC_OscConfig+0x98>
 8004526:	4b70      	ldr	r3, [pc, #448]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a6f      	ldr	r2, [pc, #444]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 800452c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004530:	6013      	str	r3, [r2, #0]
 8004532:	4b6d      	ldr	r3, [pc, #436]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a6c      	ldr	r2, [pc, #432]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004538:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	e00b      	b.n	8004558 <HAL_RCC_OscConfig+0xb0>
 8004540:	4b69      	ldr	r3, [pc, #420]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a68      	ldr	r2, [pc, #416]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004546:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800454a:	6013      	str	r3, [r2, #0]
 800454c:	4b66      	ldr	r3, [pc, #408]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a65      	ldr	r2, [pc, #404]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004552:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004556:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d013      	beq.n	8004588 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004560:	f7fd fe96 	bl	8002290 <HAL_GetTick>
 8004564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004568:	f7fd fe92 	bl	8002290 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b64      	cmp	r3, #100	@ 0x64
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e207      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457a:	4b5b      	ldr	r3, [pc, #364]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d0f0      	beq.n	8004568 <HAL_RCC_OscConfig+0xc0>
 8004586:	e014      	b.n	80045b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004588:	f7fd fe82 	bl	8002290 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004590:	f7fd fe7e 	bl	8002290 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b64      	cmp	r3, #100	@ 0x64
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e1f3      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045a2:	4b51      	ldr	r3, [pc, #324]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f0      	bne.n	8004590 <HAL_RCC_OscConfig+0xe8>
 80045ae:	e000      	b.n	80045b2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d063      	beq.n	8004686 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045be:	4b4a      	ldr	r3, [pc, #296]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f003 030c 	and.w	r3, r3, #12
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00b      	beq.n	80045e2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045ca:	4b47      	ldr	r3, [pc, #284]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045d2:	2b08      	cmp	r3, #8
 80045d4:	d11c      	bne.n	8004610 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045d6:	4b44      	ldr	r3, [pc, #272]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d116      	bne.n	8004610 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045e2:	4b41      	ldr	r3, [pc, #260]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d005      	beq.n	80045fa <HAL_RCC_OscConfig+0x152>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d001      	beq.n	80045fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e1c7      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045fa:	4b3b      	ldr	r3, [pc, #236]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	4937      	ldr	r1, [pc, #220]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 800460a:	4313      	orrs	r3, r2
 800460c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800460e:	e03a      	b.n	8004686 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d020      	beq.n	800465a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004618:	4b34      	ldr	r3, [pc, #208]	@ (80046ec <HAL_RCC_OscConfig+0x244>)
 800461a:	2201      	movs	r2, #1
 800461c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800461e:	f7fd fe37 	bl	8002290 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004624:	e008      	b.n	8004638 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004626:	f7fd fe33 	bl	8002290 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d901      	bls.n	8004638 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e1a8      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004638:	4b2b      	ldr	r3, [pc, #172]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b00      	cmp	r3, #0
 8004642:	d0f0      	beq.n	8004626 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004644:	4b28      	ldr	r3, [pc, #160]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	4925      	ldr	r1, [pc, #148]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 8004654:	4313      	orrs	r3, r2
 8004656:	600b      	str	r3, [r1, #0]
 8004658:	e015      	b.n	8004686 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800465a:	4b24      	ldr	r3, [pc, #144]	@ (80046ec <HAL_RCC_OscConfig+0x244>)
 800465c:	2200      	movs	r2, #0
 800465e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004660:	f7fd fe16 	bl	8002290 <HAL_GetTick>
 8004664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004668:	f7fd fe12 	bl	8002290 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b02      	cmp	r3, #2
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e187      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800467a:	4b1b      	ldr	r3, [pc, #108]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1f0      	bne.n	8004668 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0308 	and.w	r3, r3, #8
 800468e:	2b00      	cmp	r3, #0
 8004690:	d036      	beq.n	8004700 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d016      	beq.n	80046c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800469a:	4b15      	ldr	r3, [pc, #84]	@ (80046f0 <HAL_RCC_OscConfig+0x248>)
 800469c:	2201      	movs	r2, #1
 800469e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a0:	f7fd fdf6 	bl	8002290 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046a8:	f7fd fdf2 	bl	8002290 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e167      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <HAL_RCC_OscConfig+0x240>)
 80046bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d0f0      	beq.n	80046a8 <HAL_RCC_OscConfig+0x200>
 80046c6:	e01b      	b.n	8004700 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046c8:	4b09      	ldr	r3, [pc, #36]	@ (80046f0 <HAL_RCC_OscConfig+0x248>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046ce:	f7fd fddf 	bl	8002290 <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046d4:	e00e      	b.n	80046f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046d6:	f7fd fddb 	bl	8002290 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d907      	bls.n	80046f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e150      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
 80046e8:	40023800 	.word	0x40023800
 80046ec:	42470000 	.word	0x42470000
 80046f0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046f4:	4b88      	ldr	r3, [pc, #544]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80046f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1ea      	bne.n	80046d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0304 	and.w	r3, r3, #4
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 8097 	beq.w	800483c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800470e:	2300      	movs	r3, #0
 8004710:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004712:	4b81      	ldr	r3, [pc, #516]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10f      	bne.n	800473e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	2300      	movs	r3, #0
 8004720:	60bb      	str	r3, [r7, #8]
 8004722:	4b7d      	ldr	r3, [pc, #500]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004726:	4a7c      	ldr	r2, [pc, #496]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800472c:	6413      	str	r3, [r2, #64]	@ 0x40
 800472e:	4b7a      	ldr	r3, [pc, #488]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004736:	60bb      	str	r3, [r7, #8]
 8004738:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800473a:	2301      	movs	r3, #1
 800473c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473e:	4b77      	ldr	r3, [pc, #476]	@ (800491c <HAL_RCC_OscConfig+0x474>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004746:	2b00      	cmp	r3, #0
 8004748:	d118      	bne.n	800477c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800474a:	4b74      	ldr	r3, [pc, #464]	@ (800491c <HAL_RCC_OscConfig+0x474>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a73      	ldr	r2, [pc, #460]	@ (800491c <HAL_RCC_OscConfig+0x474>)
 8004750:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004754:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004756:	f7fd fd9b 	bl	8002290 <HAL_GetTick>
 800475a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475c:	e008      	b.n	8004770 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475e:	f7fd fd97 	bl	8002290 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e10c      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004770:	4b6a      	ldr	r3, [pc, #424]	@ (800491c <HAL_RCC_OscConfig+0x474>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004778:	2b00      	cmp	r3, #0
 800477a:	d0f0      	beq.n	800475e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d106      	bne.n	8004792 <HAL_RCC_OscConfig+0x2ea>
 8004784:	4b64      	ldr	r3, [pc, #400]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004788:	4a63      	ldr	r2, [pc, #396]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004790:	e01c      	b.n	80047cc <HAL_RCC_OscConfig+0x324>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b05      	cmp	r3, #5
 8004798:	d10c      	bne.n	80047b4 <HAL_RCC_OscConfig+0x30c>
 800479a:	4b5f      	ldr	r3, [pc, #380]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 800479c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479e:	4a5e      	ldr	r2, [pc, #376]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047a0:	f043 0304 	orr.w	r3, r3, #4
 80047a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80047a6:	4b5c      	ldr	r3, [pc, #368]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047aa:	4a5b      	ldr	r2, [pc, #364]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047ac:	f043 0301 	orr.w	r3, r3, #1
 80047b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80047b2:	e00b      	b.n	80047cc <HAL_RCC_OscConfig+0x324>
 80047b4:	4b58      	ldr	r3, [pc, #352]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b8:	4a57      	ldr	r2, [pc, #348]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047ba:	f023 0301 	bic.w	r3, r3, #1
 80047be:	6713      	str	r3, [r2, #112]	@ 0x70
 80047c0:	4b55      	ldr	r3, [pc, #340]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c4:	4a54      	ldr	r2, [pc, #336]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047c6:	f023 0304 	bic.w	r3, r3, #4
 80047ca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d015      	beq.n	8004800 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d4:	f7fd fd5c 	bl	8002290 <HAL_GetTick>
 80047d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047da:	e00a      	b.n	80047f2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047dc:	f7fd fd58 	bl	8002290 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e0cb      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047f2:	4b49      	ldr	r3, [pc, #292]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80047f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d0ee      	beq.n	80047dc <HAL_RCC_OscConfig+0x334>
 80047fe:	e014      	b.n	800482a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004800:	f7fd fd46 	bl	8002290 <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004806:	e00a      	b.n	800481e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004808:	f7fd fd42 	bl	8002290 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004816:	4293      	cmp	r3, r2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e0b5      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800481e:	4b3e      	ldr	r3, [pc, #248]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1ee      	bne.n	8004808 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800482a:	7dfb      	ldrb	r3, [r7, #23]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d105      	bne.n	800483c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004830:	4b39      	ldr	r3, [pc, #228]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004834:	4a38      	ldr	r2, [pc, #224]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800483a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 80a1 	beq.w	8004988 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004846:	4b34      	ldr	r3, [pc, #208]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 030c 	and.w	r3, r3, #12
 800484e:	2b08      	cmp	r3, #8
 8004850:	d05c      	beq.n	800490c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d141      	bne.n	80048de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800485a:	4b31      	ldr	r3, [pc, #196]	@ (8004920 <HAL_RCC_OscConfig+0x478>)
 800485c:	2200      	movs	r2, #0
 800485e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004860:	f7fd fd16 	bl	8002290 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004868:	f7fd fd12 	bl	8002290 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e087      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487a:	4b27      	ldr	r3, [pc, #156]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f0      	bne.n	8004868 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	69da      	ldr	r2, [r3, #28]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	019b      	lsls	r3, r3, #6
 8004896:	431a      	orrs	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489c:	085b      	lsrs	r3, r3, #1
 800489e:	3b01      	subs	r3, #1
 80048a0:	041b      	lsls	r3, r3, #16
 80048a2:	431a      	orrs	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a8:	061b      	lsls	r3, r3, #24
 80048aa:	491b      	ldr	r1, [pc, #108]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004920 <HAL_RCC_OscConfig+0x478>)
 80048b2:	2201      	movs	r2, #1
 80048b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b6:	f7fd fceb 	bl	8002290 <HAL_GetTick>
 80048ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048bc:	e008      	b.n	80048d0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048be:	f7fd fce7 	bl	8002290 <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d901      	bls.n	80048d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e05c      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d0:	4b11      	ldr	r3, [pc, #68]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0f0      	beq.n	80048be <HAL_RCC_OscConfig+0x416>
 80048dc:	e054      	b.n	8004988 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048de:	4b10      	ldr	r3, [pc, #64]	@ (8004920 <HAL_RCC_OscConfig+0x478>)
 80048e0:	2200      	movs	r2, #0
 80048e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e4:	f7fd fcd4 	bl	8002290 <HAL_GetTick>
 80048e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ea:	e008      	b.n	80048fe <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ec:	f7fd fcd0 	bl	8002290 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e045      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fe:	4b06      	ldr	r3, [pc, #24]	@ (8004918 <HAL_RCC_OscConfig+0x470>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1f0      	bne.n	80048ec <HAL_RCC_OscConfig+0x444>
 800490a:	e03d      	b.n	8004988 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d107      	bne.n	8004924 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e038      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
 8004918:	40023800 	.word	0x40023800
 800491c:	40007000 	.word	0x40007000
 8004920:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004924:	4b1b      	ldr	r3, [pc, #108]	@ (8004994 <HAL_RCC_OscConfig+0x4ec>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d028      	beq.n	8004984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800493c:	429a      	cmp	r2, r3
 800493e:	d121      	bne.n	8004984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800494a:	429a      	cmp	r2, r3
 800494c:	d11a      	bne.n	8004984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004954:	4013      	ands	r3, r2
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800495a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800495c:	4293      	cmp	r3, r2
 800495e:	d111      	bne.n	8004984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	085b      	lsrs	r3, r3, #1
 800496c:	3b01      	subs	r3, #1
 800496e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004970:	429a      	cmp	r2, r3
 8004972:	d107      	bne.n	8004984 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004980:	429a      	cmp	r2, r3
 8004982:	d001      	beq.n	8004988 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e000      	b.n	800498a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	40023800 	.word	0x40023800

08004998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e0cc      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049ac:	4b68      	ldr	r3, [pc, #416]	@ (8004b50 <HAL_RCC_ClockConfig+0x1b8>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d90c      	bls.n	80049d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ba:	4b65      	ldr	r3, [pc, #404]	@ (8004b50 <HAL_RCC_ClockConfig+0x1b8>)
 80049bc:	683a      	ldr	r2, [r7, #0]
 80049be:	b2d2      	uxtb	r2, r2
 80049c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049c2:	4b63      	ldr	r3, [pc, #396]	@ (8004b50 <HAL_RCC_ClockConfig+0x1b8>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0307 	and.w	r3, r3, #7
 80049ca:	683a      	ldr	r2, [r7, #0]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d001      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e0b8      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d020      	beq.n	8004a22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0304 	and.w	r3, r3, #4
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049ec:	4b59      	ldr	r3, [pc, #356]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	4a58      	ldr	r2, [pc, #352]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 80049f2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d005      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a04:	4b53      	ldr	r3, [pc, #332]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	4a52      	ldr	r2, [pc, #328]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a10:	4b50      	ldr	r3, [pc, #320]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	494d      	ldr	r1, [pc, #308]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d044      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d107      	bne.n	8004a46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a36:	4b47      	ldr	r3, [pc, #284]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d119      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e07f      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d003      	beq.n	8004a56 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a52:	2b03      	cmp	r3, #3
 8004a54:	d107      	bne.n	8004a66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a56:	4b3f      	ldr	r3, [pc, #252]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d109      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e06f      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a66:	4b3b      	ldr	r3, [pc, #236]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e067      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a76:	4b37      	ldr	r3, [pc, #220]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f023 0203 	bic.w	r2, r3, #3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	4934      	ldr	r1, [pc, #208]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a88:	f7fd fc02 	bl	8002290 <HAL_GetTick>
 8004a8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8e:	e00a      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a90:	f7fd fbfe 	bl	8002290 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e04f      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa6:	4b2b      	ldr	r3, [pc, #172]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f003 020c 	and.w	r2, r3, #12
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d1eb      	bne.n	8004a90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b25      	ldr	r3, [pc, #148]	@ (8004b50 <HAL_RCC_ClockConfig+0x1b8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d20c      	bcs.n	8004ae0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b22      	ldr	r3, [pc, #136]	@ (8004b50 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ace:	4b20      	ldr	r3, [pc, #128]	@ (8004b50 <HAL_RCC_ClockConfig+0x1b8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 0307 	and.w	r3, r3, #7
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d001      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e032      	b.n	8004b46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d008      	beq.n	8004afe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aec:	4b19      	ldr	r3, [pc, #100]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	4916      	ldr	r1, [pc, #88]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0308 	and.w	r3, r3, #8
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d009      	beq.n	8004b1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b0a:	4b12      	ldr	r3, [pc, #72]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	490e      	ldr	r1, [pc, #56]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b1e:	f000 f821 	bl	8004b64 <HAL_RCC_GetSysClockFreq>
 8004b22:	4602      	mov	r2, r0
 8004b24:	4b0b      	ldr	r3, [pc, #44]	@ (8004b54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	091b      	lsrs	r3, r3, #4
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	490a      	ldr	r1, [pc, #40]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 8004b30:	5ccb      	ldrb	r3, [r1, r3]
 8004b32:	fa22 f303 	lsr.w	r3, r2, r3
 8004b36:	4a09      	ldr	r2, [pc, #36]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b3a:	4b09      	ldr	r3, [pc, #36]	@ (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7fd fb62 	bl	8002208 <HAL_InitTick>

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	40023c00 	.word	0x40023c00
 8004b54:	40023800 	.word	0x40023800
 8004b58:	08056b78 	.word	0x08056b78
 8004b5c:	20000008 	.word	0x20000008
 8004b60:	2000000c 	.word	0x2000000c

08004b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b68:	b094      	sub	sp, #80	@ 0x50
 8004b6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b74:	2300      	movs	r3, #0
 8004b76:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b7c:	4b79      	ldr	r3, [pc, #484]	@ (8004d64 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f003 030c 	and.w	r3, r3, #12
 8004b84:	2b08      	cmp	r3, #8
 8004b86:	d00d      	beq.n	8004ba4 <HAL_RCC_GetSysClockFreq+0x40>
 8004b88:	2b08      	cmp	r3, #8
 8004b8a:	f200 80e1 	bhi.w	8004d50 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d002      	beq.n	8004b98 <HAL_RCC_GetSysClockFreq+0x34>
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	d003      	beq.n	8004b9e <HAL_RCC_GetSysClockFreq+0x3a>
 8004b96:	e0db      	b.n	8004d50 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b98:	4b73      	ldr	r3, [pc, #460]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b9c:	e0db      	b.n	8004d56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b9e:	4b73      	ldr	r3, [pc, #460]	@ (8004d6c <HAL_RCC_GetSysClockFreq+0x208>)
 8004ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ba2:	e0d8      	b.n	8004d56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ba4:	4b6f      	ldr	r3, [pc, #444]	@ (8004d64 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bac:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bae:	4b6d      	ldr	r3, [pc, #436]	@ (8004d64 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d063      	beq.n	8004c82 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bba:	4b6a      	ldr	r3, [pc, #424]	@ (8004d64 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	099b      	lsrs	r3, r3, #6
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bc4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bce:	2300      	movs	r3, #0
 8004bd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bd2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bd6:	4622      	mov	r2, r4
 8004bd8:	462b      	mov	r3, r5
 8004bda:	f04f 0000 	mov.w	r0, #0
 8004bde:	f04f 0100 	mov.w	r1, #0
 8004be2:	0159      	lsls	r1, r3, #5
 8004be4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004be8:	0150      	lsls	r0, r2, #5
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	4621      	mov	r1, r4
 8004bf0:	1a51      	subs	r1, r2, r1
 8004bf2:	6139      	str	r1, [r7, #16]
 8004bf4:	4629      	mov	r1, r5
 8004bf6:	eb63 0301 	sbc.w	r3, r3, r1
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	f04f 0300 	mov.w	r3, #0
 8004c04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c08:	4659      	mov	r1, fp
 8004c0a:	018b      	lsls	r3, r1, #6
 8004c0c:	4651      	mov	r1, sl
 8004c0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c12:	4651      	mov	r1, sl
 8004c14:	018a      	lsls	r2, r1, #6
 8004c16:	4651      	mov	r1, sl
 8004c18:	ebb2 0801 	subs.w	r8, r2, r1
 8004c1c:	4659      	mov	r1, fp
 8004c1e:	eb63 0901 	sbc.w	r9, r3, r1
 8004c22:	f04f 0200 	mov.w	r2, #0
 8004c26:	f04f 0300 	mov.w	r3, #0
 8004c2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c36:	4690      	mov	r8, r2
 8004c38:	4699      	mov	r9, r3
 8004c3a:	4623      	mov	r3, r4
 8004c3c:	eb18 0303 	adds.w	r3, r8, r3
 8004c40:	60bb      	str	r3, [r7, #8]
 8004c42:	462b      	mov	r3, r5
 8004c44:	eb49 0303 	adc.w	r3, r9, r3
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	f04f 0200 	mov.w	r2, #0
 8004c4e:	f04f 0300 	mov.w	r3, #0
 8004c52:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c56:	4629      	mov	r1, r5
 8004c58:	024b      	lsls	r3, r1, #9
 8004c5a:	4621      	mov	r1, r4
 8004c5c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c60:	4621      	mov	r1, r4
 8004c62:	024a      	lsls	r2, r1, #9
 8004c64:	4610      	mov	r0, r2
 8004c66:	4619      	mov	r1, r3
 8004c68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c74:	f7fb faae 	bl	80001d4 <__aeabi_uldivmod>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	460b      	mov	r3, r1
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c80:	e058      	b.n	8004d34 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c82:	4b38      	ldr	r3, [pc, #224]	@ (8004d64 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	099b      	lsrs	r3, r3, #6
 8004c88:	2200      	movs	r2, #0
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	4611      	mov	r1, r2
 8004c8e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c92:	623b      	str	r3, [r7, #32]
 8004c94:	2300      	movs	r3, #0
 8004c96:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c98:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c9c:	4642      	mov	r2, r8
 8004c9e:	464b      	mov	r3, r9
 8004ca0:	f04f 0000 	mov.w	r0, #0
 8004ca4:	f04f 0100 	mov.w	r1, #0
 8004ca8:	0159      	lsls	r1, r3, #5
 8004caa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cae:	0150      	lsls	r0, r2, #5
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	4641      	mov	r1, r8
 8004cb6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cba:	4649      	mov	r1, r9
 8004cbc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004cc0:	f04f 0200 	mov.w	r2, #0
 8004cc4:	f04f 0300 	mov.w	r3, #0
 8004cc8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ccc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cd0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cd4:	ebb2 040a 	subs.w	r4, r2, sl
 8004cd8:	eb63 050b 	sbc.w	r5, r3, fp
 8004cdc:	f04f 0200 	mov.w	r2, #0
 8004ce0:	f04f 0300 	mov.w	r3, #0
 8004ce4:	00eb      	lsls	r3, r5, #3
 8004ce6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cea:	00e2      	lsls	r2, r4, #3
 8004cec:	4614      	mov	r4, r2
 8004cee:	461d      	mov	r5, r3
 8004cf0:	4643      	mov	r3, r8
 8004cf2:	18e3      	adds	r3, r4, r3
 8004cf4:	603b      	str	r3, [r7, #0]
 8004cf6:	464b      	mov	r3, r9
 8004cf8:	eb45 0303 	adc.w	r3, r5, r3
 8004cfc:	607b      	str	r3, [r7, #4]
 8004cfe:	f04f 0200 	mov.w	r2, #0
 8004d02:	f04f 0300 	mov.w	r3, #0
 8004d06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d0a:	4629      	mov	r1, r5
 8004d0c:	028b      	lsls	r3, r1, #10
 8004d0e:	4621      	mov	r1, r4
 8004d10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d14:	4621      	mov	r1, r4
 8004d16:	028a      	lsls	r2, r1, #10
 8004d18:	4610      	mov	r0, r2
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d1e:	2200      	movs	r2, #0
 8004d20:	61bb      	str	r3, [r7, #24]
 8004d22:	61fa      	str	r2, [r7, #28]
 8004d24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d28:	f7fb fa54 	bl	80001d4 <__aeabi_uldivmod>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	4613      	mov	r3, r2
 8004d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d34:	4b0b      	ldr	r3, [pc, #44]	@ (8004d64 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	0c1b      	lsrs	r3, r3, #16
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	3301      	adds	r3, #1
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d4e:	e002      	b.n	8004d56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d50:	4b05      	ldr	r3, [pc, #20]	@ (8004d68 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3750      	adds	r7, #80	@ 0x50
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d62:	bf00      	nop
 8004d64:	40023800 	.word	0x40023800
 8004d68:	00f42400 	.word	0x00f42400
 8004d6c:	007a1200 	.word	0x007a1200

08004d70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d105      	bne.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d035      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d98:	4b67      	ldr	r3, [pc, #412]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d9e:	f7fd fa77 	bl	8002290 <HAL_GetTick>
 8004da2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004da4:	e008      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004da6:	f7fd fa73 	bl	8002290 <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d901      	bls.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	e0ba      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004db8:	4b60      	ldr	r3, [pc, #384]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1f0      	bne.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	019a      	lsls	r2, r3, #6
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	071b      	lsls	r3, r3, #28
 8004dd0:	495a      	ldr	r1, [pc, #360]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004dd8:	4b57      	ldr	r3, [pc, #348]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004dda:	2201      	movs	r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dde:	f7fd fa57 	bl	8002290 <HAL_GetTick>
 8004de2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004de4:	e008      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004de6:	f7fd fa53 	bl	8002290 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d901      	bls.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e09a      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004df8:	4b50      	ldr	r3, [pc, #320]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d0f0      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 8083 	beq.w	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e12:	2300      	movs	r3, #0
 8004e14:	60fb      	str	r3, [r7, #12]
 8004e16:	4b49      	ldr	r3, [pc, #292]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1a:	4a48      	ldr	r2, [pc, #288]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e22:	4b46      	ldr	r3, [pc, #280]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e2a:	60fb      	str	r3, [r7, #12]
 8004e2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e2e:	4b44      	ldr	r3, [pc, #272]	@ (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a43      	ldr	r2, [pc, #268]	@ (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e3a:	f7fd fa29 	bl	8002290 <HAL_GetTick>
 8004e3e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e40:	e008      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e42:	f7fd fa25 	bl	8002290 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d901      	bls.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e06c      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e54:	4b3a      	ldr	r3, [pc, #232]	@ (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d0f0      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e60:	4b36      	ldr	r3, [pc, #216]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e68:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d02f      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d028      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e86:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e88:	4b2e      	ldr	r3, [pc, #184]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e8e:	4b2d      	ldr	r3, [pc, #180]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e94:	4a29      	ldr	r2, [pc, #164]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e9a:	4b28      	ldr	r3, [pc, #160]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004e9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d114      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004ea6:	f7fd f9f3 	bl	8002290 <HAL_GetTick>
 8004eaa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eac:	e00a      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eae:	f7fd f9ef 	bl	8002290 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e034      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0ee      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ed8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004edc:	d10d      	bne.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004ede:	4b17      	ldr	r3, [pc, #92]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004eee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ef2:	4912      	ldr	r1, [pc, #72]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	608b      	str	r3, [r1, #8]
 8004ef8:	e005      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004efa:	4b10      	ldr	r3, [pc, #64]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	4a0f      	ldr	r2, [pc, #60]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f00:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f04:	6093      	str	r3, [r2, #8]
 8004f06:	4b0d      	ldr	r3, [pc, #52]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f08:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f12:	490a      	ldr	r1, [pc, #40]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0308 	and.w	r3, r3, #8
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d003      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	7c1a      	ldrb	r2, [r3, #16]
 8004f28:	4b07      	ldr	r3, [pc, #28]	@ (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f2a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	42470068 	.word	0x42470068
 8004f3c:	40023800 	.word	0x40023800
 8004f40:	40007000 	.word	0x40007000
 8004f44:	42470e40 	.word	0x42470e40
 8004f48:	424711e0 	.word	0x424711e0

08004f4c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b087      	sub	sp, #28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d13f      	bne.n	8004fea <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004f6a:	4b24      	ldr	r3, [pc, #144]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f72:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d006      	beq.n	8004f88 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f80:	d12f      	bne.n	8004fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004f82:	4b1f      	ldr	r3, [pc, #124]	@ (8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f84:	617b      	str	r3, [r7, #20]
          break;
 8004f86:	e02f      	b.n	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004f88:	4b1c      	ldr	r3, [pc, #112]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f94:	d108      	bne.n	8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f96:	4b19      	ldr	r3, [pc, #100]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f9e:	4a19      	ldr	r2, [pc, #100]	@ (8005004 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	e007      	b.n	8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004fa8:	4b14      	ldr	r3, [pc, #80]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fb0:	4a15      	ldr	r2, [pc, #84]	@ (8005008 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004fb8:	4b10      	ldr	r3, [pc, #64]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fbe:	099b      	lsrs	r3, r3, #6
 8004fc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	fb02 f303 	mul.w	r3, r2, r3
 8004fca:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8004ffc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fd2:	0f1b      	lsrs	r3, r3, #28
 8004fd4:	f003 0307 	and.w	r3, r3, #7
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fde:	617b      	str	r3, [r7, #20]
          break;
 8004fe0:	e002      	b.n	8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	617b      	str	r3, [r7, #20]
          break;
 8004fe6:	bf00      	nop
        }
      }
      break;
 8004fe8:	e000      	b.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004fea:	bf00      	nop
    }
  }
  return frequency;
 8004fec:	697b      	ldr	r3, [r7, #20]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	40023800 	.word	0x40023800
 8005000:	00bb8000 	.word	0x00bb8000
 8005004:	007a1200 	.word	0x007a1200
 8005008:	00f42400 	.word	0x00f42400

0800500c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e07b      	b.n	8005116 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005022:	2b00      	cmp	r3, #0
 8005024:	d108      	bne.n	8005038 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800502e:	d009      	beq.n	8005044 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	61da      	str	r2, [r3, #28]
 8005036:	e005      	b.n	8005044 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d106      	bne.n	8005064 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f7fc ff60 	bl	8001f24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800507a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800508c:	431a      	orrs	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	431a      	orrs	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	f003 0301 	and.w	r3, r3, #1
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050b4:	431a      	orrs	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050be:	431a      	orrs	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a1b      	ldr	r3, [r3, #32]
 80050c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050c8:	ea42 0103 	orr.w	r1, r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	430a      	orrs	r2, r1
 80050da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	0c1b      	lsrs	r3, r3, #16
 80050e2:	f003 0104 	and.w	r1, r3, #4
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	f003 0210 	and.w	r2, r3, #16
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	69da      	ldr	r2, [r3, #28]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005104:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b088      	sub	sp, #32
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	603b      	str	r3, [r7, #0]
 800512a:	4613      	mov	r3, r2
 800512c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800512e:	f7fd f8af 	bl	8002290 <HAL_GetTick>
 8005132:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005134:	88fb      	ldrh	r3, [r7, #6]
 8005136:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b01      	cmp	r3, #1
 8005142:	d001      	beq.n	8005148 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005144:	2302      	movs	r3, #2
 8005146:	e12a      	b.n	800539e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d002      	beq.n	8005154 <HAL_SPI_Transmit+0x36>
 800514e:	88fb      	ldrh	r3, [r7, #6]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e122      	b.n	800539e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800515e:	2b01      	cmp	r3, #1
 8005160:	d101      	bne.n	8005166 <HAL_SPI_Transmit+0x48>
 8005162:	2302      	movs	r3, #2
 8005164:	e11b      	b.n	800539e <HAL_SPI_Transmit+0x280>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2203      	movs	r2, #3
 8005172:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	88fa      	ldrh	r2, [r7, #6]
 8005186:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	88fa      	ldrh	r2, [r7, #6]
 800518c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051b4:	d10f      	bne.n	80051d6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80051d4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e0:	2b40      	cmp	r3, #64	@ 0x40
 80051e2:	d007      	beq.n	80051f4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051fc:	d152      	bne.n	80052a4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <HAL_SPI_Transmit+0xee>
 8005206:	8b7b      	ldrh	r3, [r7, #26]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d145      	bne.n	8005298 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005210:	881a      	ldrh	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521c:	1c9a      	adds	r2, r3, #2
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005226:	b29b      	uxth	r3, r3
 8005228:	3b01      	subs	r3, #1
 800522a:	b29a      	uxth	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005230:	e032      	b.n	8005298 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	2b02      	cmp	r3, #2
 800523e:	d112      	bne.n	8005266 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005244:	881a      	ldrh	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005250:	1c9a      	adds	r2, r3, #2
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005264:	e018      	b.n	8005298 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005266:	f7fd f813 	bl	8002290 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	429a      	cmp	r2, r3
 8005274:	d803      	bhi.n	800527e <HAL_SPI_Transmit+0x160>
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527c:	d102      	bne.n	8005284 <HAL_SPI_Transmit+0x166>
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d109      	bne.n	8005298 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e082      	b.n	800539e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800529c:	b29b      	uxth	r3, r3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1c7      	bne.n	8005232 <HAL_SPI_Transmit+0x114>
 80052a2:	e053      	b.n	800534c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d002      	beq.n	80052b2 <HAL_SPI_Transmit+0x194>
 80052ac:	8b7b      	ldrh	r3, [r7, #26]
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d147      	bne.n	8005342 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	330c      	adds	r3, #12
 80052bc:	7812      	ldrb	r2, [r2, #0]
 80052be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c4:	1c5a      	adds	r2, r3, #1
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	3b01      	subs	r3, #1
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80052d8:	e033      	b.n	8005342 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d113      	bne.n	8005310 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	330c      	adds	r3, #12
 80052f2:	7812      	ldrb	r2, [r2, #0]
 80052f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005304:	b29b      	uxth	r3, r3
 8005306:	3b01      	subs	r3, #1
 8005308:	b29a      	uxth	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800530e:	e018      	b.n	8005342 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005310:	f7fc ffbe 	bl	8002290 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	429a      	cmp	r2, r3
 800531e:	d803      	bhi.n	8005328 <HAL_SPI_Transmit+0x20a>
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005326:	d102      	bne.n	800532e <HAL_SPI_Transmit+0x210>
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d109      	bne.n	8005342 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e02d      	b.n	800539e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005346:	b29b      	uxth	r3, r3
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1c6      	bne.n	80052da <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800534c:	69fa      	ldr	r2, [r7, #28]
 800534e:	6839      	ldr	r1, [r7, #0]
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 fbe7 	bl	8005b24 <SPI_EndRxTxTransaction>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d002      	beq.n	8005362 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2220      	movs	r2, #32
 8005360:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d10a      	bne.n	8005380 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	617b      	str	r3, [r7, #20]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	617b      	str	r3, [r7, #20]
 800537e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e000      	b.n	800539e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800539c:	2300      	movs	r3, #0
  }
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3720      	adds	r7, #32
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}

080053a6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b088      	sub	sp, #32
 80053aa:	af02      	add	r7, sp, #8
 80053ac:	60f8      	str	r0, [r7, #12]
 80053ae:	60b9      	str	r1, [r7, #8]
 80053b0:	603b      	str	r3, [r7, #0]
 80053b2:	4613      	mov	r3, r2
 80053b4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d001      	beq.n	80053c6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80053c2:	2302      	movs	r3, #2
 80053c4:	e104      	b.n	80055d0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053ce:	d112      	bne.n	80053f6 <HAL_SPI_Receive+0x50>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10e      	bne.n	80053f6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2204      	movs	r2, #4
 80053dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80053e0:	88fa      	ldrh	r2, [r7, #6]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	9300      	str	r3, [sp, #0]
 80053e6:	4613      	mov	r3, r2
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	68b9      	ldr	r1, [r7, #8]
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f000 f8f3 	bl	80055d8 <HAL_SPI_TransmitReceive>
 80053f2:	4603      	mov	r3, r0
 80053f4:	e0ec      	b.n	80055d0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053f6:	f7fc ff4b 	bl	8002290 <HAL_GetTick>
 80053fa:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d002      	beq.n	8005408 <HAL_SPI_Receive+0x62>
 8005402:	88fb      	ldrh	r3, [r7, #6]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e0e1      	b.n	80055d0 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_SPI_Receive+0x74>
 8005416:	2302      	movs	r3, #2
 8005418:	e0da      	b.n	80055d0 <HAL_SPI_Receive+0x22a>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2204      	movs	r2, #4
 8005426:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	88fa      	ldrh	r2, [r7, #6]
 800543a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	88fa      	ldrh	r2, [r7, #6]
 8005440:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005468:	d10f      	bne.n	800548a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005478:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005488:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005494:	2b40      	cmp	r3, #64	@ 0x40
 8005496:	d007      	beq.n	80054a8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80054a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d170      	bne.n	8005592 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80054b0:	e035      	b.n	800551e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d115      	bne.n	80054ec <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f103 020c 	add.w	r2, r3, #12
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054cc:	7812      	ldrb	r2, [r2, #0]
 80054ce:	b2d2      	uxtb	r2, r2
 80054d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d6:	1c5a      	adds	r2, r3, #1
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80054ea:	e018      	b.n	800551e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054ec:	f7fc fed0 	bl	8002290 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d803      	bhi.n	8005504 <HAL_SPI_Receive+0x15e>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005502:	d102      	bne.n	800550a <HAL_SPI_Receive+0x164>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d109      	bne.n	800551e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e058      	b.n	80055d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005522:	b29b      	uxth	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1c4      	bne.n	80054b2 <HAL_SPI_Receive+0x10c>
 8005528:	e038      	b.n	800559c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f003 0301 	and.w	r3, r3, #1
 8005534:	2b01      	cmp	r3, #1
 8005536:	d113      	bne.n	8005560 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005542:	b292      	uxth	r2, r2
 8005544:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554a:	1c9a      	adds	r2, r3, #2
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005554:	b29b      	uxth	r3, r3
 8005556:	3b01      	subs	r3, #1
 8005558:	b29a      	uxth	r2, r3
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800555e:	e018      	b.n	8005592 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005560:	f7fc fe96 	bl	8002290 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	683a      	ldr	r2, [r7, #0]
 800556c:	429a      	cmp	r2, r3
 800556e:	d803      	bhi.n	8005578 <HAL_SPI_Receive+0x1d2>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005576:	d102      	bne.n	800557e <HAL_SPI_Receive+0x1d8>
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d109      	bne.n	8005592 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e01e      	b.n	80055d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005596:	b29b      	uxth	r3, r3
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1c6      	bne.n	800552a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	6839      	ldr	r1, [r7, #0]
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f000 fa59 	bl	8005a58 <SPI_EndRxTransaction>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2220      	movs	r2, #32
 80055b0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e000      	b.n	80055d0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80055ce:	2300      	movs	r3, #0
  }
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3718      	adds	r7, #24
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b08a      	sub	sp, #40	@ 0x28
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
 80055e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80055e6:	2301      	movs	r3, #1
 80055e8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055ea:	f7fc fe51 	bl	8002290 <HAL_GetTick>
 80055ee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055f6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80055fe:	887b      	ldrh	r3, [r7, #2]
 8005600:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005602:	7ffb      	ldrb	r3, [r7, #31]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d00c      	beq.n	8005622 <HAL_SPI_TransmitReceive+0x4a>
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800560e:	d106      	bne.n	800561e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	689b      	ldr	r3, [r3, #8]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d102      	bne.n	800561e <HAL_SPI_TransmitReceive+0x46>
 8005618:	7ffb      	ldrb	r3, [r7, #31]
 800561a:	2b04      	cmp	r3, #4
 800561c:	d001      	beq.n	8005622 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800561e:	2302      	movs	r3, #2
 8005620:	e17f      	b.n	8005922 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_SPI_TransmitReceive+0x5c>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <HAL_SPI_TransmitReceive+0x5c>
 800562e:	887b      	ldrh	r3, [r7, #2]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d101      	bne.n	8005638 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e174      	b.n	8005922 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800563e:	2b01      	cmp	r3, #1
 8005640:	d101      	bne.n	8005646 <HAL_SPI_TransmitReceive+0x6e>
 8005642:	2302      	movs	r3, #2
 8005644:	e16d      	b.n	8005922 <HAL_SPI_TransmitReceive+0x34a>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b04      	cmp	r3, #4
 8005658:	d003      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2205      	movs	r2, #5
 800565e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2200      	movs	r2, #0
 8005666:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	887a      	ldrh	r2, [r7, #2]
 8005672:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	887a      	ldrh	r2, [r7, #2]
 8005678:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	887a      	ldrh	r2, [r7, #2]
 8005684:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	887a      	ldrh	r2, [r7, #2]
 800568a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a2:	2b40      	cmp	r3, #64	@ 0x40
 80056a4:	d007      	beq.n	80056b6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056be:	d17e      	bne.n	80057be <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <HAL_SPI_TransmitReceive+0xf6>
 80056c8:	8afb      	ldrh	r3, [r7, #22]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d16c      	bne.n	80057a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d2:	881a      	ldrh	r2, [r3, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056de:	1c9a      	adds	r2, r3, #2
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	3b01      	subs	r3, #1
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056f2:	e059      	b.n	80057a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f003 0302 	and.w	r3, r3, #2
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d11b      	bne.n	800573a <HAL_SPI_TransmitReceive+0x162>
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005706:	b29b      	uxth	r3, r3
 8005708:	2b00      	cmp	r3, #0
 800570a:	d016      	beq.n	800573a <HAL_SPI_TransmitReceive+0x162>
 800570c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570e:	2b01      	cmp	r3, #1
 8005710:	d113      	bne.n	800573a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005716:	881a      	ldrh	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005722:	1c9a      	adds	r2, r3, #2
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800572c:	b29b      	uxth	r3, r3
 800572e:	3b01      	subs	r3, #1
 8005730:	b29a      	uxth	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005736:	2300      	movs	r3, #0
 8005738:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b01      	cmp	r3, #1
 8005746:	d119      	bne.n	800577c <HAL_SPI_TransmitReceive+0x1a4>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800574c:	b29b      	uxth	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d014      	beq.n	800577c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68da      	ldr	r2, [r3, #12]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800575c:	b292      	uxth	r2, r2
 800575e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005764:	1c9a      	adds	r2, r3, #2
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b01      	subs	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005778:	2301      	movs	r3, #1
 800577a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800577c:	f7fc fd88 	bl	8002290 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	6a3b      	ldr	r3, [r7, #32]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005788:	429a      	cmp	r2, r3
 800578a:	d80d      	bhi.n	80057a8 <HAL_SPI_TransmitReceive+0x1d0>
 800578c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005792:	d009      	beq.n	80057a8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e0bc      	b.n	8005922 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1a0      	bne.n	80056f4 <HAL_SPI_TransmitReceive+0x11c>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d19b      	bne.n	80056f4 <HAL_SPI_TransmitReceive+0x11c>
 80057bc:	e082      	b.n	80058c4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d002      	beq.n	80057cc <HAL_SPI_TransmitReceive+0x1f4>
 80057c6:	8afb      	ldrh	r3, [r7, #22]
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d171      	bne.n	80058b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	330c      	adds	r3, #12
 80057d6:	7812      	ldrb	r2, [r2, #0]
 80057d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	3b01      	subs	r3, #1
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057f2:	e05d      	b.n	80058b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d11c      	bne.n	800583c <HAL_SPI_TransmitReceive+0x264>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005806:	b29b      	uxth	r3, r3
 8005808:	2b00      	cmp	r3, #0
 800580a:	d017      	beq.n	800583c <HAL_SPI_TransmitReceive+0x264>
 800580c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580e:	2b01      	cmp	r3, #1
 8005810:	d114      	bne.n	800583c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	7812      	ldrb	r2, [r2, #0]
 800581e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005824:	1c5a      	adds	r2, r3, #1
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800582e:	b29b      	uxth	r3, r3
 8005830:	3b01      	subs	r3, #1
 8005832:	b29a      	uxth	r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b01      	cmp	r3, #1
 8005848:	d119      	bne.n	800587e <HAL_SPI_TransmitReceive+0x2a6>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800584e:	b29b      	uxth	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d014      	beq.n	800587e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68da      	ldr	r2, [r3, #12]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585e:	b2d2      	uxtb	r2, r2
 8005860:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005870:	b29b      	uxth	r3, r3
 8005872:	3b01      	subs	r3, #1
 8005874:	b29a      	uxth	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800587a:	2301      	movs	r3, #1
 800587c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800587e:	f7fc fd07 	bl	8002290 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	6a3b      	ldr	r3, [r7, #32]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800588a:	429a      	cmp	r2, r3
 800588c:	d803      	bhi.n	8005896 <HAL_SPI_TransmitReceive+0x2be>
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005894:	d102      	bne.n	800589c <HAL_SPI_TransmitReceive+0x2c4>
 8005896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005898:	2b00      	cmp	r3, #0
 800589a:	d109      	bne.n	80058b0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e038      	b.n	8005922 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d19c      	bne.n	80057f4 <HAL_SPI_TransmitReceive+0x21c>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058be:	b29b      	uxth	r3, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d197      	bne.n	80057f4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058c4:	6a3a      	ldr	r2, [r7, #32]
 80058c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f000 f92b 	bl	8005b24 <SPI_EndRxTxTransaction>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d008      	beq.n	80058e6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2220      	movs	r2, #32
 80058d8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e01d      	b.n	8005922 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d10a      	bne.n	8005904 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058ee:	2300      	movs	r3, #0
 80058f0:	613b      	str	r3, [r7, #16]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	613b      	str	r3, [r7, #16]
 8005902:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e000      	b.n	8005922 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005920:	2300      	movs	r3, #0
  }
}
 8005922:	4618      	mov	r0, r3
 8005924:	3728      	adds	r7, #40	@ 0x28
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800592a:	b480      	push	{r7}
 800592c:	b083      	sub	sp, #12
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005938:	b2db      	uxtb	r3, r3
}
 800593a:	4618      	mov	r0, r3
 800593c:	370c      	adds	r7, #12
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
	...

08005948 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	603b      	str	r3, [r7, #0]
 8005954:	4613      	mov	r3, r2
 8005956:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005958:	f7fc fc9a 	bl	8002290 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005960:	1a9b      	subs	r3, r3, r2
 8005962:	683a      	ldr	r2, [r7, #0]
 8005964:	4413      	add	r3, r2
 8005966:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005968:	f7fc fc92 	bl	8002290 <HAL_GetTick>
 800596c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800596e:	4b39      	ldr	r3, [pc, #228]	@ (8005a54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	015b      	lsls	r3, r3, #5
 8005974:	0d1b      	lsrs	r3, r3, #20
 8005976:	69fa      	ldr	r2, [r7, #28]
 8005978:	fb02 f303 	mul.w	r3, r2, r3
 800597c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800597e:	e054      	b.n	8005a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005986:	d050      	beq.n	8005a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005988:	f7fc fc82 	bl	8002290 <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	69fa      	ldr	r2, [r7, #28]
 8005994:	429a      	cmp	r2, r3
 8005996:	d902      	bls.n	800599e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d13d      	bne.n	8005a1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059b6:	d111      	bne.n	80059dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059c0:	d004      	beq.n	80059cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ca:	d107      	bne.n	80059dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e4:	d10f      	bne.n	8005a06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e017      	b.n	8005a4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d101      	bne.n	8005a24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	3b01      	subs	r3, #1
 8005a28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	689a      	ldr	r2, [r3, #8]
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	4013      	ands	r3, r2
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	bf0c      	ite	eq
 8005a3a:	2301      	moveq	r3, #1
 8005a3c:	2300      	movne	r3, #0
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	461a      	mov	r2, r3
 8005a42:	79fb      	ldrb	r3, [r7, #7]
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d19b      	bne.n	8005980 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3720      	adds	r7, #32
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	20000008 	.word	0x20000008

08005a58 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b086      	sub	sp, #24
 8005a5c:	af02      	add	r7, sp, #8
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a6c:	d111      	bne.n	8005a92 <SPI_EndRxTransaction+0x3a>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a76:	d004      	beq.n	8005a82 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a80:	d107      	bne.n	8005a92 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a90:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a9a:	d12a      	bne.n	8005af2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aa4:	d012      	beq.n	8005acc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2200      	movs	r2, #0
 8005aae:	2180      	movs	r1, #128	@ 0x80
 8005ab0:	68f8      	ldr	r0, [r7, #12]
 8005ab2:	f7ff ff49 	bl	8005948 <SPI_WaitFlagStateUntilTimeout>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d02d      	beq.n	8005b18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ac0:	f043 0220 	orr.w	r2, r3, #32
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e026      	b.n	8005b1a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f7ff ff36 	bl	8005948 <SPI_WaitFlagStateUntilTimeout>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d01a      	beq.n	8005b18 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae6:	f043 0220 	orr.w	r2, r3, #32
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e013      	b.n	8005b1a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2200      	movs	r2, #0
 8005afa:	2101      	movs	r1, #1
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f7ff ff23 	bl	8005948 <SPI_WaitFlagStateUntilTimeout>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d007      	beq.n	8005b18 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b0c:	f043 0220 	orr.w	r2, r3, #32
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e000      	b.n	8005b1a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
	...

08005b24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af02      	add	r7, sp, #8
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	60b9      	str	r1, [r7, #8]
 8005b2e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	2201      	movs	r2, #1
 8005b38:	2102      	movs	r1, #2
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f7ff ff04 	bl	8005948 <SPI_WaitFlagStateUntilTimeout>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d007      	beq.n	8005b56 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b4a:	f043 0220 	orr.w	r2, r3, #32
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e032      	b.n	8005bbc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005b56:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc4 <SPI_EndRxTxTransaction+0xa0>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a1b      	ldr	r2, [pc, #108]	@ (8005bc8 <SPI_EndRxTxTransaction+0xa4>)
 8005b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b60:	0d5b      	lsrs	r3, r3, #21
 8005b62:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005b66:	fb02 f303 	mul.w	r3, r2, r3
 8005b6a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b74:	d112      	bne.n	8005b9c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	2180      	movs	r1, #128	@ 0x80
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f7ff fee1 	bl	8005948 <SPI_WaitFlagStateUntilTimeout>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d016      	beq.n	8005bba <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b90:	f043 0220 	orr.w	r2, r3, #32
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	e00f      	b.n	8005bbc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00a      	beq.n	8005bb8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb2:	2b80      	cmp	r3, #128	@ 0x80
 8005bb4:	d0f2      	beq.n	8005b9c <SPI_EndRxTxTransaction+0x78>
 8005bb6:	e000      	b.n	8005bba <SPI_EndRxTxTransaction+0x96>
        break;
 8005bb8:	bf00      	nop
  }

  return HAL_OK;
 8005bba:	2300      	movs	r3, #0
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3718      	adds	r7, #24
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	20000008 	.word	0x20000008
 8005bc8:	165e9f81 	.word	0x165e9f81

08005bcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e041      	b.n	8005c62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d106      	bne.n	8005bf8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f7fc f9de 	bl	8001fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	3304      	adds	r3, #4
 8005c08:	4619      	mov	r1, r3
 8005c0a:	4610      	mov	r0, r2
 8005c0c:	f000 fa62 	bl	80060d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3708      	adds	r7, #8
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
	...

08005c6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d001      	beq.n	8005c84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e03c      	b.n	8005cfe <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a1e      	ldr	r2, [pc, #120]	@ (8005d0c <HAL_TIM_Base_Start+0xa0>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d018      	beq.n	8005cc8 <HAL_TIM_Base_Start+0x5c>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c9e:	d013      	beq.n	8005cc8 <HAL_TIM_Base_Start+0x5c>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a1a      	ldr	r2, [pc, #104]	@ (8005d10 <HAL_TIM_Base_Start+0xa4>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d00e      	beq.n	8005cc8 <HAL_TIM_Base_Start+0x5c>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a19      	ldr	r2, [pc, #100]	@ (8005d14 <HAL_TIM_Base_Start+0xa8>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d009      	beq.n	8005cc8 <HAL_TIM_Base_Start+0x5c>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a17      	ldr	r2, [pc, #92]	@ (8005d18 <HAL_TIM_Base_Start+0xac>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d004      	beq.n	8005cc8 <HAL_TIM_Base_Start+0x5c>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a16      	ldr	r2, [pc, #88]	@ (8005d1c <HAL_TIM_Base_Start+0xb0>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d111      	bne.n	8005cec <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f003 0307 	and.w	r3, r3, #7
 8005cd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2b06      	cmp	r3, #6
 8005cd8:	d010      	beq.n	8005cfc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f042 0201 	orr.w	r2, r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cea:	e007      	b.n	8005cfc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f042 0201 	orr.w	r2, r2, #1
 8005cfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	40010000 	.word	0x40010000
 8005d10:	40000400 	.word	0x40000400
 8005d14:	40000800 	.word	0x40000800
 8005d18:	40000c00 	.word	0x40000c00
 8005d1c:	40014000 	.word	0x40014000

08005d20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d101      	bne.n	8005d32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e041      	b.n	8005db6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d106      	bne.n	8005d4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f7fc f956 	bl	8001ff8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	3304      	adds	r3, #4
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	4610      	mov	r0, r2
 8005d60:	f000 f9b8 	bl	80060d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3708      	adds	r7, #8
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
	...

08005dc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b086      	sub	sp, #24
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d101      	bne.n	8005dde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005dda:	2302      	movs	r3, #2
 8005ddc:	e0ae      	b.n	8005f3c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2201      	movs	r2, #1
 8005de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2b0c      	cmp	r3, #12
 8005dea:	f200 809f 	bhi.w	8005f2c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005dee:	a201      	add	r2, pc, #4	@ (adr r2, 8005df4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df4:	08005e29 	.word	0x08005e29
 8005df8:	08005f2d 	.word	0x08005f2d
 8005dfc:	08005f2d 	.word	0x08005f2d
 8005e00:	08005f2d 	.word	0x08005f2d
 8005e04:	08005e69 	.word	0x08005e69
 8005e08:	08005f2d 	.word	0x08005f2d
 8005e0c:	08005f2d 	.word	0x08005f2d
 8005e10:	08005f2d 	.word	0x08005f2d
 8005e14:	08005eab 	.word	0x08005eab
 8005e18:	08005f2d 	.word	0x08005f2d
 8005e1c:	08005f2d 	.word	0x08005f2d
 8005e20:	08005f2d 	.word	0x08005f2d
 8005e24:	08005eeb 	.word	0x08005eeb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68b9      	ldr	r1, [r7, #8]
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 f9dc 	bl	80061ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	699a      	ldr	r2, [r3, #24]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f042 0208 	orr.w	r2, r2, #8
 8005e42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	699a      	ldr	r2, [r3, #24]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0204 	bic.w	r2, r2, #4
 8005e52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	6999      	ldr	r1, [r3, #24]
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	691a      	ldr	r2, [r3, #16]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	619a      	str	r2, [r3, #24]
      break;
 8005e66:	e064      	b.n	8005f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68b9      	ldr	r1, [r7, #8]
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 fa22 	bl	80062b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	699a      	ldr	r2, [r3, #24]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	699a      	ldr	r2, [r3, #24]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6999      	ldr	r1, [r3, #24]
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	021a      	lsls	r2, r3, #8
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	619a      	str	r2, [r3, #24]
      break;
 8005ea8:	e043      	b.n	8005f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68b9      	ldr	r1, [r7, #8]
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f000 fa6d 	bl	8006390 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	69da      	ldr	r2, [r3, #28]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f042 0208 	orr.w	r2, r2, #8
 8005ec4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	69da      	ldr	r2, [r3, #28]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0204 	bic.w	r2, r2, #4
 8005ed4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	69d9      	ldr	r1, [r3, #28]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	691a      	ldr	r2, [r3, #16]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	430a      	orrs	r2, r1
 8005ee6:	61da      	str	r2, [r3, #28]
      break;
 8005ee8:	e023      	b.n	8005f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68b9      	ldr	r1, [r7, #8]
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f000 fab7 	bl	8006464 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	69da      	ldr	r2, [r3, #28]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	69da      	ldr	r2, [r3, #28]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	69d9      	ldr	r1, [r3, #28]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	021a      	lsls	r2, r3, #8
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	430a      	orrs	r2, r1
 8005f28:	61da      	str	r2, [r3, #28]
      break;
 8005f2a:	e002      	b.n	8005f32 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	75fb      	strb	r3, [r7, #23]
      break;
 8005f30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3718      	adds	r7, #24
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d101      	bne.n	8005f60 <HAL_TIM_ConfigClockSource+0x1c>
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	e0b4      	b.n	80060ca <HAL_TIM_ConfigClockSource+0x186>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2202      	movs	r2, #2
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68ba      	ldr	r2, [r7, #8]
 8005f8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f98:	d03e      	beq.n	8006018 <HAL_TIM_ConfigClockSource+0xd4>
 8005f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f9e:	f200 8087 	bhi.w	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa6:	f000 8086 	beq.w	80060b6 <HAL_TIM_ConfigClockSource+0x172>
 8005faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fae:	d87f      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb0:	2b70      	cmp	r3, #112	@ 0x70
 8005fb2:	d01a      	beq.n	8005fea <HAL_TIM_ConfigClockSource+0xa6>
 8005fb4:	2b70      	cmp	r3, #112	@ 0x70
 8005fb6:	d87b      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fb8:	2b60      	cmp	r3, #96	@ 0x60
 8005fba:	d050      	beq.n	800605e <HAL_TIM_ConfigClockSource+0x11a>
 8005fbc:	2b60      	cmp	r3, #96	@ 0x60
 8005fbe:	d877      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc0:	2b50      	cmp	r3, #80	@ 0x50
 8005fc2:	d03c      	beq.n	800603e <HAL_TIM_ConfigClockSource+0xfa>
 8005fc4:	2b50      	cmp	r3, #80	@ 0x50
 8005fc6:	d873      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fc8:	2b40      	cmp	r3, #64	@ 0x40
 8005fca:	d058      	beq.n	800607e <HAL_TIM_ConfigClockSource+0x13a>
 8005fcc:	2b40      	cmp	r3, #64	@ 0x40
 8005fce:	d86f      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd0:	2b30      	cmp	r3, #48	@ 0x30
 8005fd2:	d064      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fd4:	2b30      	cmp	r3, #48	@ 0x30
 8005fd6:	d86b      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fd8:	2b20      	cmp	r3, #32
 8005fda:	d060      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fdc:	2b20      	cmp	r3, #32
 8005fde:	d867      	bhi.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d05c      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fe4:	2b10      	cmp	r3, #16
 8005fe6:	d05a      	beq.n	800609e <HAL_TIM_ConfigClockSource+0x15a>
 8005fe8:	e062      	b.n	80060b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ffa:	f000 fafd 	bl	80065f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800600c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	609a      	str	r2, [r3, #8]
      break;
 8006016:	e04f      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006028:	f000 fae6 	bl	80065f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689a      	ldr	r2, [r3, #8]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800603a:	609a      	str	r2, [r3, #8]
      break;
 800603c:	e03c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800604a:	461a      	mov	r2, r3
 800604c:	f000 fa5a 	bl	8006504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2150      	movs	r1, #80	@ 0x50
 8006056:	4618      	mov	r0, r3
 8006058:	f000 fab3 	bl	80065c2 <TIM_ITRx_SetConfig>
      break;
 800605c:	e02c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800606a:	461a      	mov	r2, r3
 800606c:	f000 fa79 	bl	8006562 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2160      	movs	r1, #96	@ 0x60
 8006076:	4618      	mov	r0, r3
 8006078:	f000 faa3 	bl	80065c2 <TIM_ITRx_SetConfig>
      break;
 800607c:	e01c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800608a:	461a      	mov	r2, r3
 800608c:	f000 fa3a 	bl	8006504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2140      	movs	r1, #64	@ 0x40
 8006096:	4618      	mov	r0, r3
 8006098:	f000 fa93 	bl	80065c2 <TIM_ITRx_SetConfig>
      break;
 800609c:	e00c      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4619      	mov	r1, r3
 80060a8:	4610      	mov	r0, r2
 80060aa:	f000 fa8a 	bl	80065c2 <TIM_ITRx_SetConfig>
      break;
 80060ae:	e003      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	73fb      	strb	r3, [r7, #15]
      break;
 80060b4:	e000      	b.n	80060b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
	...

080060d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a3a      	ldr	r2, [pc, #232]	@ (80061d0 <TIM_Base_SetConfig+0xfc>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d00f      	beq.n	800610c <TIM_Base_SetConfig+0x38>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060f2:	d00b      	beq.n	800610c <TIM_Base_SetConfig+0x38>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4a37      	ldr	r2, [pc, #220]	@ (80061d4 <TIM_Base_SetConfig+0x100>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d007      	beq.n	800610c <TIM_Base_SetConfig+0x38>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	4a36      	ldr	r2, [pc, #216]	@ (80061d8 <TIM_Base_SetConfig+0x104>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d003      	beq.n	800610c <TIM_Base_SetConfig+0x38>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a35      	ldr	r2, [pc, #212]	@ (80061dc <TIM_Base_SetConfig+0x108>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d108      	bne.n	800611e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006112:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	68fa      	ldr	r2, [r7, #12]
 800611a:	4313      	orrs	r3, r2
 800611c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a2b      	ldr	r2, [pc, #172]	@ (80061d0 <TIM_Base_SetConfig+0xfc>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d01b      	beq.n	800615e <TIM_Base_SetConfig+0x8a>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800612c:	d017      	beq.n	800615e <TIM_Base_SetConfig+0x8a>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a28      	ldr	r2, [pc, #160]	@ (80061d4 <TIM_Base_SetConfig+0x100>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d013      	beq.n	800615e <TIM_Base_SetConfig+0x8a>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a27      	ldr	r2, [pc, #156]	@ (80061d8 <TIM_Base_SetConfig+0x104>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d00f      	beq.n	800615e <TIM_Base_SetConfig+0x8a>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a26      	ldr	r2, [pc, #152]	@ (80061dc <TIM_Base_SetConfig+0x108>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d00b      	beq.n	800615e <TIM_Base_SetConfig+0x8a>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a25      	ldr	r2, [pc, #148]	@ (80061e0 <TIM_Base_SetConfig+0x10c>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d007      	beq.n	800615e <TIM_Base_SetConfig+0x8a>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a24      	ldr	r2, [pc, #144]	@ (80061e4 <TIM_Base_SetConfig+0x110>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d003      	beq.n	800615e <TIM_Base_SetConfig+0x8a>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a23      	ldr	r2, [pc, #140]	@ (80061e8 <TIM_Base_SetConfig+0x114>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d108      	bne.n	8006170 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006164:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	4313      	orrs	r3, r2
 800616e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	4313      	orrs	r3, r2
 800617c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	689a      	ldr	r2, [r3, #8]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a0e      	ldr	r2, [pc, #56]	@ (80061d0 <TIM_Base_SetConfig+0xfc>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d103      	bne.n	80061a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d105      	bne.n	80061c2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	f023 0201 	bic.w	r2, r3, #1
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	611a      	str	r2, [r3, #16]
  }
}
 80061c2:	bf00      	nop
 80061c4:	3714      	adds	r7, #20
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	40010000 	.word	0x40010000
 80061d4:	40000400 	.word	0x40000400
 80061d8:	40000800 	.word	0x40000800
 80061dc:	40000c00 	.word	0x40000c00
 80061e0:	40014000 	.word	0x40014000
 80061e4:	40014400 	.word	0x40014400
 80061e8:	40014800 	.word	0x40014800

080061ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	f023 0201 	bic.w	r2, r3, #1
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0303 	bic.w	r3, r3, #3
 8006222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	f023 0302 	bic.w	r3, r3, #2
 8006234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4313      	orrs	r3, r2
 800623e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a1c      	ldr	r2, [pc, #112]	@ (80062b4 <TIM_OC1_SetConfig+0xc8>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d10c      	bne.n	8006262 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f023 0308 	bic.w	r3, r3, #8
 800624e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	4313      	orrs	r3, r2
 8006258:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f023 0304 	bic.w	r3, r3, #4
 8006260:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	4a13      	ldr	r2, [pc, #76]	@ (80062b4 <TIM_OC1_SetConfig+0xc8>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d111      	bne.n	800628e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006270:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006278:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	4313      	orrs	r3, r2
 8006282:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	4313      	orrs	r3, r2
 800628c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	693a      	ldr	r2, [r7, #16]
 8006292:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	685a      	ldr	r2, [r3, #4]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	621a      	str	r2, [r3, #32]
}
 80062a8:	bf00      	nop
 80062aa:	371c      	adds	r7, #28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	40010000 	.word	0x40010000

080062b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
 80062cc:	f023 0210 	bic.w	r2, r3, #16
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	021b      	lsls	r3, r3, #8
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f023 0320 	bic.w	r3, r3, #32
 8006302:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a1e      	ldr	r2, [pc, #120]	@ (800638c <TIM_OC2_SetConfig+0xd4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d10d      	bne.n	8006334 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800631e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	011b      	lsls	r3, r3, #4
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	4313      	orrs	r3, r2
 800632a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006332:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a15      	ldr	r2, [pc, #84]	@ (800638c <TIM_OC2_SetConfig+0xd4>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d113      	bne.n	8006364 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006342:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800634a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	4313      	orrs	r3, r2
 8006356:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	4313      	orrs	r3, r2
 8006362:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	621a      	str	r2, [r3, #32]
}
 800637e:	bf00      	nop
 8006380:	371c      	adds	r7, #28
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40010000 	.word	0x40010000

08006390 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006390:	b480      	push	{r7}
 8006392:	b087      	sub	sp, #28
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6a1b      	ldr	r3, [r3, #32]
 800639e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6a1b      	ldr	r3, [r3, #32]
 80063a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	69db      	ldr	r3, [r3, #28]
 80063b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f023 0303 	bic.w	r3, r3, #3
 80063c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68fa      	ldr	r2, [r7, #12]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	021b      	lsls	r3, r3, #8
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006460 <TIM_OC3_SetConfig+0xd0>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d10d      	bne.n	800640a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	021b      	lsls	r3, r3, #8
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	4313      	orrs	r3, r2
 8006400:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006408:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	4a14      	ldr	r2, [pc, #80]	@ (8006460 <TIM_OC3_SetConfig+0xd0>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d113      	bne.n	800643a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006418:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006420:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	011b      	lsls	r3, r3, #4
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	4313      	orrs	r3, r2
 800642c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	699b      	ldr	r3, [r3, #24]
 8006432:	011b      	lsls	r3, r3, #4
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	4313      	orrs	r3, r2
 8006438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	621a      	str	r2, [r3, #32]
}
 8006454:	bf00      	nop
 8006456:	371c      	adds	r7, #28
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	40010000 	.word	0x40010000

08006464 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006464:	b480      	push	{r7}
 8006466:	b087      	sub	sp, #28
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800649a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	021b      	lsls	r3, r3, #8
 80064a2:	68fa      	ldr	r2, [r7, #12]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	031b      	lsls	r3, r3, #12
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a10      	ldr	r2, [pc, #64]	@ (8006500 <TIM_OC4_SetConfig+0x9c>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d109      	bne.n	80064d8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	695b      	ldr	r3, [r3, #20]
 80064d0:	019b      	lsls	r3, r3, #6
 80064d2:	697a      	ldr	r2, [r7, #20]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	697a      	ldr	r2, [r7, #20]
 80064dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685a      	ldr	r2, [r3, #4]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	621a      	str	r2, [r3, #32]
}
 80064f2:	bf00      	nop
 80064f4:	371c      	adds	r7, #28
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	40010000 	.word	0x40010000

08006504 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006504:	b480      	push	{r7}
 8006506:	b087      	sub	sp, #28
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6a1b      	ldr	r3, [r3, #32]
 8006514:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	f023 0201 	bic.w	r2, r3, #1
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800652e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	011b      	lsls	r3, r3, #4
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	4313      	orrs	r3, r2
 8006538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f023 030a 	bic.w	r3, r3, #10
 8006540:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	4313      	orrs	r3, r2
 8006548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	693a      	ldr	r2, [r7, #16]
 800654e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	621a      	str	r2, [r3, #32]
}
 8006556:	bf00      	nop
 8006558:	371c      	adds	r7, #28
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr

08006562 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006562:	b480      	push	{r7}
 8006564:	b087      	sub	sp, #28
 8006566:	af00      	add	r7, sp, #0
 8006568:	60f8      	str	r0, [r7, #12]
 800656a:	60b9      	str	r1, [r7, #8]
 800656c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	f023 0210 	bic.w	r2, r3, #16
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800658c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	031b      	lsls	r3, r3, #12
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	4313      	orrs	r3, r2
 8006596:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800659e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	011b      	lsls	r3, r3, #4
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	621a      	str	r2, [r3, #32]
}
 80065b6:	bf00      	nop
 80065b8:	371c      	adds	r7, #28
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b085      	sub	sp, #20
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
 80065ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065da:	683a      	ldr	r2, [r7, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	4313      	orrs	r3, r2
 80065e0:	f043 0307 	orr.w	r3, r3, #7
 80065e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	609a      	str	r2, [r3, #8]
}
 80065ec:	bf00      	nop
 80065ee:	3714      	adds	r7, #20
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b087      	sub	sp, #28
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
 8006604:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006612:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	021a      	lsls	r2, r3, #8
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	431a      	orrs	r2, r3
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	4313      	orrs	r3, r2
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	4313      	orrs	r3, r2
 8006624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	609a      	str	r2, [r3, #8]
}
 800662c:	bf00      	nop
 800662e:	371c      	adds	r7, #28
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006648:	2b01      	cmp	r3, #1
 800664a:	d101      	bne.n	8006650 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800664c:	2302      	movs	r3, #2
 800664e:	e050      	b.n	80066f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2202      	movs	r2, #2
 800665c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006676:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a1c      	ldr	r2, [pc, #112]	@ (8006700 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d018      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800669c:	d013      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a18      	ldr	r2, [pc, #96]	@ (8006704 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d00e      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a16      	ldr	r2, [pc, #88]	@ (8006708 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d009      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a15      	ldr	r2, [pc, #84]	@ (800670c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d004      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a13      	ldr	r2, [pc, #76]	@ (8006710 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d10c      	bne.n	80066e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68ba      	ldr	r2, [r7, #8]
 80066de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3714      	adds	r7, #20
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	40010000 	.word	0x40010000
 8006704:	40000400 	.word	0x40000400
 8006708:	40000800 	.word	0x40000800
 800670c:	40000c00 	.word	0x40000c00
 8006710:	40014000 	.word	0x40014000

08006714 <swapfunc>:
 8006714:	2b02      	cmp	r3, #2
 8006716:	b510      	push	{r4, lr}
 8006718:	d00a      	beq.n	8006730 <swapfunc+0x1c>
 800671a:	0892      	lsrs	r2, r2, #2
 800671c:	3a01      	subs	r2, #1
 800671e:	6803      	ldr	r3, [r0, #0]
 8006720:	680c      	ldr	r4, [r1, #0]
 8006722:	f840 4b04 	str.w	r4, [r0], #4
 8006726:	2a00      	cmp	r2, #0
 8006728:	f841 3b04 	str.w	r3, [r1], #4
 800672c:	dcf6      	bgt.n	800671c <swapfunc+0x8>
 800672e:	bd10      	pop	{r4, pc}
 8006730:	4402      	add	r2, r0
 8006732:	780c      	ldrb	r4, [r1, #0]
 8006734:	7803      	ldrb	r3, [r0, #0]
 8006736:	f800 4b01 	strb.w	r4, [r0], #1
 800673a:	f801 3b01 	strb.w	r3, [r1], #1
 800673e:	1a13      	subs	r3, r2, r0
 8006740:	2b00      	cmp	r3, #0
 8006742:	dcf6      	bgt.n	8006732 <swapfunc+0x1e>
 8006744:	e7f3      	b.n	800672e <swapfunc+0x1a>

08006746 <med3.constprop.0>:
 8006746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006748:	460f      	mov	r7, r1
 800674a:	4616      	mov	r6, r2
 800674c:	4604      	mov	r4, r0
 800674e:	461d      	mov	r5, r3
 8006750:	4798      	blx	r3
 8006752:	2800      	cmp	r0, #0
 8006754:	4631      	mov	r1, r6
 8006756:	4638      	mov	r0, r7
 8006758:	da0c      	bge.n	8006774 <med3.constprop.0+0x2e>
 800675a:	47a8      	blx	r5
 800675c:	2800      	cmp	r0, #0
 800675e:	da02      	bge.n	8006766 <med3.constprop.0+0x20>
 8006760:	463c      	mov	r4, r7
 8006762:	4620      	mov	r0, r4
 8006764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006766:	4631      	mov	r1, r6
 8006768:	4620      	mov	r0, r4
 800676a:	47a8      	blx	r5
 800676c:	2800      	cmp	r0, #0
 800676e:	daf8      	bge.n	8006762 <med3.constprop.0+0x1c>
 8006770:	4634      	mov	r4, r6
 8006772:	e7f6      	b.n	8006762 <med3.constprop.0+0x1c>
 8006774:	47a8      	blx	r5
 8006776:	2800      	cmp	r0, #0
 8006778:	dcf2      	bgt.n	8006760 <med3.constprop.0+0x1a>
 800677a:	4631      	mov	r1, r6
 800677c:	4620      	mov	r0, r4
 800677e:	47a8      	blx	r5
 8006780:	2800      	cmp	r0, #0
 8006782:	daf5      	bge.n	8006770 <med3.constprop.0+0x2a>
 8006784:	e7ed      	b.n	8006762 <med3.constprop.0+0x1c>

08006786 <qsort>:
 8006786:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678a:	b095      	sub	sp, #84	@ 0x54
 800678c:	4607      	mov	r7, r0
 800678e:	9300      	str	r3, [sp, #0]
 8006790:	ea40 0302 	orr.w	r3, r0, r2
 8006794:	079b      	lsls	r3, r3, #30
 8006796:	4615      	mov	r5, r2
 8006798:	d118      	bne.n	80067cc <qsort+0x46>
 800679a:	f1b2 0804 	subs.w	r8, r2, #4
 800679e:	bf18      	it	ne
 80067a0:	f04f 0801 	movne.w	r8, #1
 80067a4:	2300      	movs	r3, #0
 80067a6:	9301      	str	r3, [sp, #4]
 80067a8:	fb05 f401 	mul.w	r4, r5, r1
 80067ac:	193b      	adds	r3, r7, r4
 80067ae:	2906      	cmp	r1, #6
 80067b0:	eb07 0b05 	add.w	fp, r7, r5
 80067b4:	9302      	str	r3, [sp, #8]
 80067b6:	d828      	bhi.n	800680a <qsort+0x84>
 80067b8:	9b02      	ldr	r3, [sp, #8]
 80067ba:	459b      	cmp	fp, r3
 80067bc:	d310      	bcc.n	80067e0 <qsort+0x5a>
 80067be:	9b01      	ldr	r3, [sp, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f040 8117 	bne.w	80069f4 <qsort+0x26e>
 80067c6:	b015      	add	sp, #84	@ 0x54
 80067c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067cc:	f04f 0802 	mov.w	r8, #2
 80067d0:	e7e8      	b.n	80067a4 <qsort+0x1e>
 80067d2:	4643      	mov	r3, r8
 80067d4:	462a      	mov	r2, r5
 80067d6:	4631      	mov	r1, r6
 80067d8:	4620      	mov	r0, r4
 80067da:	f7ff ff9b 	bl	8006714 <swapfunc>
 80067de:	e00f      	b.n	8006800 <qsort+0x7a>
 80067e0:	465c      	mov	r4, fp
 80067e2:	e00e      	b.n	8006802 <qsort+0x7c>
 80067e4:	1b66      	subs	r6, r4, r5
 80067e6:	9b00      	ldr	r3, [sp, #0]
 80067e8:	4621      	mov	r1, r4
 80067ea:	4630      	mov	r0, r6
 80067ec:	4798      	blx	r3
 80067ee:	2800      	cmp	r0, #0
 80067f0:	dd09      	ble.n	8006806 <qsort+0x80>
 80067f2:	f1b8 0f00 	cmp.w	r8, #0
 80067f6:	d1ec      	bne.n	80067d2 <qsort+0x4c>
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	6832      	ldr	r2, [r6, #0]
 80067fc:	6022      	str	r2, [r4, #0]
 80067fe:	6033      	str	r3, [r6, #0]
 8006800:	4634      	mov	r4, r6
 8006802:	42a7      	cmp	r7, r4
 8006804:	d3ee      	bcc.n	80067e4 <qsort+0x5e>
 8006806:	44ab      	add	fp, r5
 8006808:	e7d6      	b.n	80067b8 <qsort+0x32>
 800680a:	ea4f 0951 	mov.w	r9, r1, lsr #1
 800680e:	1b64      	subs	r4, r4, r5
 8006810:	2907      	cmp	r1, #7
 8006812:	fb05 7909 	mla	r9, r5, r9, r7
 8006816:	443c      	add	r4, r7
 8006818:	d021      	beq.n	800685e <qsort+0xd8>
 800681a:	2928      	cmp	r1, #40	@ 0x28
 800681c:	d944      	bls.n	80068a8 <qsort+0x122>
 800681e:	08ce      	lsrs	r6, r1, #3
 8006820:	436e      	muls	r6, r5
 8006822:	9b00      	ldr	r3, [sp, #0]
 8006824:	eb07 0246 	add.w	r2, r7, r6, lsl #1
 8006828:	19b9      	adds	r1, r7, r6
 800682a:	4638      	mov	r0, r7
 800682c:	f7ff ff8b 	bl	8006746 <med3.constprop.0>
 8006830:	4649      	mov	r1, r9
 8006832:	eb09 0206 	add.w	r2, r9, r6
 8006836:	9b00      	ldr	r3, [sp, #0]
 8006838:	4682      	mov	sl, r0
 800683a:	1b88      	subs	r0, r1, r6
 800683c:	f7ff ff83 	bl	8006746 <med3.constprop.0>
 8006840:	4622      	mov	r2, r4
 8006842:	9b00      	ldr	r3, [sp, #0]
 8006844:	4681      	mov	r9, r0
 8006846:	1ba1      	subs	r1, r4, r6
 8006848:	eba4 0046 	sub.w	r0, r4, r6, lsl #1
 800684c:	f7ff ff7b 	bl	8006746 <med3.constprop.0>
 8006850:	4602      	mov	r2, r0
 8006852:	4649      	mov	r1, r9
 8006854:	9b00      	ldr	r3, [sp, #0]
 8006856:	4650      	mov	r0, sl
 8006858:	f7ff ff75 	bl	8006746 <med3.constprop.0>
 800685c:	4681      	mov	r9, r0
 800685e:	f1b8 0f00 	cmp.w	r8, #0
 8006862:	d124      	bne.n	80068ae <qsort+0x128>
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	f8d9 2000 	ldr.w	r2, [r9]
 800686a:	603a      	str	r2, [r7, #0]
 800686c:	f8c9 3000 	str.w	r3, [r9]
 8006870:	46d9      	mov	r9, fp
 8006872:	46a2      	mov	sl, r4
 8006874:	465e      	mov	r6, fp
 8006876:	2300      	movs	r3, #0
 8006878:	45a1      	cmp	r9, r4
 800687a:	d836      	bhi.n	80068ea <qsort+0x164>
 800687c:	9303      	str	r3, [sp, #12]
 800687e:	4639      	mov	r1, r7
 8006880:	9b00      	ldr	r3, [sp, #0]
 8006882:	4648      	mov	r0, r9
 8006884:	4798      	blx	r3
 8006886:	2800      	cmp	r0, #0
 8006888:	9b03      	ldr	r3, [sp, #12]
 800688a:	dc2c      	bgt.n	80068e6 <qsort+0x160>
 800688c:	d10a      	bne.n	80068a4 <qsort+0x11e>
 800688e:	f1b8 0f00 	cmp.w	r8, #0
 8006892:	d113      	bne.n	80068bc <qsort+0x136>
 8006894:	6833      	ldr	r3, [r6, #0]
 8006896:	f8d9 2000 	ldr.w	r2, [r9]
 800689a:	6032      	str	r2, [r6, #0]
 800689c:	f8c9 3000 	str.w	r3, [r9]
 80068a0:	442e      	add	r6, r5
 80068a2:	2301      	movs	r3, #1
 80068a4:	44a9      	add	r9, r5
 80068a6:	e7e7      	b.n	8006878 <qsort+0xf2>
 80068a8:	4622      	mov	r2, r4
 80068aa:	46ba      	mov	sl, r7
 80068ac:	e7d1      	b.n	8006852 <qsort+0xcc>
 80068ae:	4643      	mov	r3, r8
 80068b0:	462a      	mov	r2, r5
 80068b2:	4649      	mov	r1, r9
 80068b4:	4638      	mov	r0, r7
 80068b6:	f7ff ff2d 	bl	8006714 <swapfunc>
 80068ba:	e7d9      	b.n	8006870 <qsort+0xea>
 80068bc:	4643      	mov	r3, r8
 80068be:	462a      	mov	r2, r5
 80068c0:	4649      	mov	r1, r9
 80068c2:	4630      	mov	r0, r6
 80068c4:	f7ff ff26 	bl	8006714 <swapfunc>
 80068c8:	e7ea      	b.n	80068a0 <qsort+0x11a>
 80068ca:	d10b      	bne.n	80068e4 <qsort+0x15e>
 80068cc:	f1b8 0f00 	cmp.w	r8, #0
 80068d0:	d113      	bne.n	80068fa <qsort+0x174>
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	f8da 2000 	ldr.w	r2, [sl]
 80068d8:	6022      	str	r2, [r4, #0]
 80068da:	f8ca 3000 	str.w	r3, [sl]
 80068de:	ebaa 0a05 	sub.w	sl, sl, r5
 80068e2:	2301      	movs	r3, #1
 80068e4:	1b64      	subs	r4, r4, r5
 80068e6:	45a1      	cmp	r9, r4
 80068e8:	d90e      	bls.n	8006908 <qsort+0x182>
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d140      	bne.n	8006970 <qsort+0x1ea>
 80068ee:	9b02      	ldr	r3, [sp, #8]
 80068f0:	459b      	cmp	fp, r3
 80068f2:	f4bf af64 	bcs.w	80067be <qsort+0x38>
 80068f6:	465c      	mov	r4, fp
 80068f8:	e036      	b.n	8006968 <qsort+0x1e2>
 80068fa:	4643      	mov	r3, r8
 80068fc:	462a      	mov	r2, r5
 80068fe:	4651      	mov	r1, sl
 8006900:	4620      	mov	r0, r4
 8006902:	f7ff ff07 	bl	8006714 <swapfunc>
 8006906:	e7ea      	b.n	80068de <qsort+0x158>
 8006908:	9303      	str	r3, [sp, #12]
 800690a:	4639      	mov	r1, r7
 800690c:	9b00      	ldr	r3, [sp, #0]
 800690e:	4620      	mov	r0, r4
 8006910:	4798      	blx	r3
 8006912:	2800      	cmp	r0, #0
 8006914:	9b03      	ldr	r3, [sp, #12]
 8006916:	dad8      	bge.n	80068ca <qsort+0x144>
 8006918:	f1b8 0f00 	cmp.w	r8, #0
 800691c:	d107      	bne.n	800692e <qsort+0x1a8>
 800691e:	f8d9 3000 	ldr.w	r3, [r9]
 8006922:	6822      	ldr	r2, [r4, #0]
 8006924:	f8c9 2000 	str.w	r2, [r9]
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	1b64      	subs	r4, r4, r5
 800692c:	e7b9      	b.n	80068a2 <qsort+0x11c>
 800692e:	4643      	mov	r3, r8
 8006930:	462a      	mov	r2, r5
 8006932:	4621      	mov	r1, r4
 8006934:	4648      	mov	r0, r9
 8006936:	f7ff feed 	bl	8006714 <swapfunc>
 800693a:	e7f6      	b.n	800692a <qsort+0x1a4>
 800693c:	4643      	mov	r3, r8
 800693e:	462a      	mov	r2, r5
 8006940:	4631      	mov	r1, r6
 8006942:	4620      	mov	r0, r4
 8006944:	f7ff fee6 	bl	8006714 <swapfunc>
 8006948:	e00d      	b.n	8006966 <qsort+0x1e0>
 800694a:	1b66      	subs	r6, r4, r5
 800694c:	9b00      	ldr	r3, [sp, #0]
 800694e:	4621      	mov	r1, r4
 8006950:	4630      	mov	r0, r6
 8006952:	4798      	blx	r3
 8006954:	2800      	cmp	r0, #0
 8006956:	dd09      	ble.n	800696c <qsort+0x1e6>
 8006958:	f1b8 0f00 	cmp.w	r8, #0
 800695c:	d1ee      	bne.n	800693c <qsort+0x1b6>
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	6832      	ldr	r2, [r6, #0]
 8006962:	6022      	str	r2, [r4, #0]
 8006964:	6033      	str	r3, [r6, #0]
 8006966:	4634      	mov	r4, r6
 8006968:	42a7      	cmp	r7, r4
 800696a:	d3ee      	bcc.n	800694a <qsort+0x1c4>
 800696c:	44ab      	add	fp, r5
 800696e:	e7be      	b.n	80068ee <qsort+0x168>
 8006970:	eba9 0b06 	sub.w	fp, r9, r6
 8006974:	1bf2      	subs	r2, r6, r7
 8006976:	455a      	cmp	r2, fp
 8006978:	bfa8      	it	ge
 800697a:	465a      	movge	r2, fp
 800697c:	b12a      	cbz	r2, 800698a <qsort+0x204>
 800697e:	4643      	mov	r3, r8
 8006980:	eba9 0102 	sub.w	r1, r9, r2
 8006984:	4638      	mov	r0, r7
 8006986:	f7ff fec5 	bl	8006714 <swapfunc>
 800698a:	9b02      	ldr	r3, [sp, #8]
 800698c:	eba3 020a 	sub.w	r2, r3, sl
 8006990:	ebaa 0404 	sub.w	r4, sl, r4
 8006994:	1b52      	subs	r2, r2, r5
 8006996:	42a2      	cmp	r2, r4
 8006998:	bf28      	it	cs
 800699a:	4622      	movcs	r2, r4
 800699c:	b12a      	cbz	r2, 80069aa <qsort+0x224>
 800699e:	9902      	ldr	r1, [sp, #8]
 80069a0:	4643      	mov	r3, r8
 80069a2:	1a89      	subs	r1, r1, r2
 80069a4:	4648      	mov	r0, r9
 80069a6:	f7ff feb5 	bl	8006714 <swapfunc>
 80069aa:	9b02      	ldr	r3, [sp, #8]
 80069ac:	455c      	cmp	r4, fp
 80069ae:	eba3 0604 	sub.w	r6, r3, r4
 80069b2:	d805      	bhi.n	80069c0 <qsort+0x23a>
 80069b4:	4623      	mov	r3, r4
 80069b6:	465c      	mov	r4, fp
 80069b8:	469b      	mov	fp, r3
 80069ba:	4633      	mov	r3, r6
 80069bc:	463e      	mov	r6, r7
 80069be:	461f      	mov	r7, r3
 80069c0:	45ab      	cmp	fp, r5
 80069c2:	d920      	bls.n	8006a06 <qsort+0x280>
 80069c4:	fbbb f1f5 	udiv	r1, fp, r5
 80069c8:	9b01      	ldr	r3, [sp, #4]
 80069ca:	2b07      	cmp	r3, #7
 80069cc:	d80b      	bhi.n	80069e6 <qsort+0x260>
 80069ce:	fbb4 f4f5 	udiv	r4, r4, r5
 80069d2:	aa14      	add	r2, sp, #80	@ 0x50
 80069d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80069d8:	f843 6c40 	str.w	r6, [r3, #-64]
 80069dc:	f843 4c3c 	str.w	r4, [r3, #-60]
 80069e0:	9b01      	ldr	r3, [sp, #4]
 80069e2:	3301      	adds	r3, #1
 80069e4:	e6df      	b.n	80067a6 <qsort+0x20>
 80069e6:	9b00      	ldr	r3, [sp, #0]
 80069e8:	462a      	mov	r2, r5
 80069ea:	4638      	mov	r0, r7
 80069ec:	f7ff fecb 	bl	8006786 <qsort>
 80069f0:	42ac      	cmp	r4, r5
 80069f2:	d80b      	bhi.n	8006a0c <qsort+0x286>
 80069f4:	9b01      	ldr	r3, [sp, #4]
 80069f6:	aa14      	add	r2, sp, #80	@ 0x50
 80069f8:	3b01      	subs	r3, #1
 80069fa:	9301      	str	r3, [sp, #4]
 80069fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006a00:	e953 7110 	ldrd	r7, r1, [r3, #-64]	@ 0x40
 8006a04:	e6d0      	b.n	80067a8 <qsort+0x22>
 8006a06:	42ac      	cmp	r4, r5
 8006a08:	f67f aed9 	bls.w	80067be <qsort+0x38>
 8006a0c:	fbb4 f1f5 	udiv	r1, r4, r5
 8006a10:	4637      	mov	r7, r6
 8006a12:	e6c9      	b.n	80067a8 <qsort+0x22>

08006a14 <memset>:
 8006a14:	4402      	add	r2, r0
 8006a16:	4603      	mov	r3, r0
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d100      	bne.n	8006a1e <memset+0xa>
 8006a1c:	4770      	bx	lr
 8006a1e:	f803 1b01 	strb.w	r1, [r3], #1
 8006a22:	e7f9      	b.n	8006a18 <memset+0x4>

08006a24 <__libc_init_array>:
 8006a24:	b570      	push	{r4, r5, r6, lr}
 8006a26:	4d0d      	ldr	r5, [pc, #52]	@ (8006a5c <__libc_init_array+0x38>)
 8006a28:	4c0d      	ldr	r4, [pc, #52]	@ (8006a60 <__libc_init_array+0x3c>)
 8006a2a:	1b64      	subs	r4, r4, r5
 8006a2c:	10a4      	asrs	r4, r4, #2
 8006a2e:	2600      	movs	r6, #0
 8006a30:	42a6      	cmp	r6, r4
 8006a32:	d109      	bne.n	8006a48 <__libc_init_array+0x24>
 8006a34:	4d0b      	ldr	r5, [pc, #44]	@ (8006a64 <__libc_init_array+0x40>)
 8006a36:	4c0c      	ldr	r4, [pc, #48]	@ (8006a68 <__libc_init_array+0x44>)
 8006a38:	f000 f826 	bl	8006a88 <_init>
 8006a3c:	1b64      	subs	r4, r4, r5
 8006a3e:	10a4      	asrs	r4, r4, #2
 8006a40:	2600      	movs	r6, #0
 8006a42:	42a6      	cmp	r6, r4
 8006a44:	d105      	bne.n	8006a52 <__libc_init_array+0x2e>
 8006a46:	bd70      	pop	{r4, r5, r6, pc}
 8006a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a4c:	4798      	blx	r3
 8006a4e:	3601      	adds	r6, #1
 8006a50:	e7ee      	b.n	8006a30 <__libc_init_array+0xc>
 8006a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a56:	4798      	blx	r3
 8006a58:	3601      	adds	r6, #1
 8006a5a:	e7f2      	b.n	8006a42 <__libc_init_array+0x1e>
 8006a5c:	08056b98 	.word	0x08056b98
 8006a60:	08056b98 	.word	0x08056b98
 8006a64:	08056b98 	.word	0x08056b98
 8006a68:	08056b9c 	.word	0x08056b9c

08006a6c <memcpy>:
 8006a6c:	440a      	add	r2, r1
 8006a6e:	4291      	cmp	r1, r2
 8006a70:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a74:	d100      	bne.n	8006a78 <memcpy+0xc>
 8006a76:	4770      	bx	lr
 8006a78:	b510      	push	{r4, lr}
 8006a7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a82:	4291      	cmp	r1, r2
 8006a84:	d1f9      	bne.n	8006a7a <memcpy+0xe>
 8006a86:	bd10      	pop	{r4, pc}

08006a88 <_init>:
 8006a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8a:	bf00      	nop
 8006a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a8e:	bc08      	pop	{r3}
 8006a90:	469e      	mov	lr, r3
 8006a92:	4770      	bx	lr

08006a94 <_fini>:
 8006a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a96:	bf00      	nop
 8006a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a9a:	bc08      	pop	{r3}
 8006a9c:	469e      	mov	lr, r3
 8006a9e:	4770      	bx	lr
