Information: Updating design information... (UID-85)
Warning: Design 'DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
        -sort_by group
Design : DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4
Version: F-2011.09-SP3
Date   : Mon Sep 16 05:28:34 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DLX_ControlUnit/cw3_reg[0]
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: DLX_ControlUnit/cw4_reg[0]
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4
                     5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock Clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  DLX_ControlUnit/cw3_reg[0]/CK (SDFFR_X1)                0.00 #     0.05 r
  DLX_ControlUnit/cw3_reg[0]/Q (SDFFR_X1)                 0.08       0.13 r
  DLX_ControlUnit/cw4_reg[0]/D (DFFR_X1)                  0.01       0.14 r
  data arrival time                                                  0.14

  clock Clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  clock uncertainty                                       0.05       0.10
  DLX_ControlUnit/cw4_reg[0]/CK (DFFR_X1)                 0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


