###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       275687   # Number of WRITE/WRITEP commands
num_reads_done                 =       583524   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       478638   # Number of read row buffer hits
num_read_cmds                  =       583523   # Number of READ/READP commands
num_writes_done                =       275688   # Number of read requests issued
num_write_row_hits             =       208478   # Number of write row buffer hits
num_act_cmds                   =       172708   # Number of ACT commands
num_pre_cmds                   =       172680   # Number of PRE commands
num_ondemand_pres              =       149603   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9491279   # Cyles of rank active rank.0
rank_active_cycles.1           =      9216146   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       508721   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       783854   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       800863   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8712   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2859   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1807   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1800   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2832   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3799   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5157   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        10580   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2061   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18742   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           41   # Write cmd latency (cycles)
write_latency[20-39]           =          952   # Write cmd latency (cycles)
write_latency[40-59]           =         1863   # Write cmd latency (cycles)
write_latency[60-79]           =         4660   # Write cmd latency (cycles)
write_latency[80-99]           =         9480   # Write cmd latency (cycles)
write_latency[100-119]         =        13258   # Write cmd latency (cycles)
write_latency[120-139]         =        17151   # Write cmd latency (cycles)
write_latency[140-159]         =        18476   # Write cmd latency (cycles)
write_latency[160-179]         =        19518   # Write cmd latency (cycles)
write_latency[180-199]         =        19544   # Write cmd latency (cycles)
write_latency[200-]            =       170744   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       257637   # Read request latency (cycles)
read_latency[40-59]            =        81550   # Read request latency (cycles)
read_latency[60-79]            =        77786   # Read request latency (cycles)
read_latency[80-99]            =        26159   # Read request latency (cycles)
read_latency[100-119]          =        18827   # Read request latency (cycles)
read_latency[120-139]          =        15388   # Read request latency (cycles)
read_latency[140-159]          =        11358   # Read request latency (cycles)
read_latency[160-179]          =         8837   # Read request latency (cycles)
read_latency[180-199]          =         7211   # Read request latency (cycles)
read_latency[200-]             =        78770   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.37623e+09   # Write energy
read_energy                    =  2.35276e+09   # Read energy
act_energy                     =  4.72529e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.44186e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7625e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92256e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75088e+09   # Active standby energy rank.1
average_read_latency           =      111.339   # Average read request latency (cycles)
average_interarrival           =      11.6381   # Average request interarrival latency (cycles)
total_energy                   =     1.72e+10   # Total energy (pJ)
average_power                  =         1720   # Average power (mW)
average_bandwidth              =      7.33194   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       299493   # Number of WRITE/WRITEP commands
num_reads_done                 =       608331   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       496556   # Number of read row buffer hits
num_read_cmds                  =       608329   # Number of READ/READP commands
num_writes_done                =       299496   # Number of read requests issued
num_write_row_hits             =       224399   # Number of write row buffer hits
num_act_cmds                   =       187602   # Number of ACT commands
num_pre_cmds                   =       187578   # Number of PRE commands
num_ondemand_pres              =       164088   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9408228   # Cyles of rank active rank.0
rank_active_cycles.1           =      9350121   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       591772   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       649879   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       850828   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7723   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2695   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1684   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1744   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2792   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3781   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5214   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        10592   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2046   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18728   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           53   # Write cmd latency (cycles)
write_latency[20-39]           =         1065   # Write cmd latency (cycles)
write_latency[40-59]           =         1916   # Write cmd latency (cycles)
write_latency[60-79]           =         5222   # Write cmd latency (cycles)
write_latency[80-99]           =        10816   # Write cmd latency (cycles)
write_latency[100-119]         =        14684   # Write cmd latency (cycles)
write_latency[120-139]         =        18399   # Write cmd latency (cycles)
write_latency[140-159]         =        19587   # Write cmd latency (cycles)
write_latency[160-179]         =        20918   # Write cmd latency (cycles)
write_latency[180-199]         =        21313   # Write cmd latency (cycles)
write_latency[200-]            =       185520   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       249499   # Read request latency (cycles)
read_latency[40-59]            =        85804   # Read request latency (cycles)
read_latency[60-79]            =        85220   # Read request latency (cycles)
read_latency[80-99]            =        29673   # Read request latency (cycles)
read_latency[100-119]          =        20525   # Read request latency (cycles)
read_latency[120-139]          =        16775   # Read request latency (cycles)
read_latency[140-159]          =        12280   # Read request latency (cycles)
read_latency[160-179]          =         9756   # Read request latency (cycles)
read_latency[180-199]          =         8197   # Read request latency (cycles)
read_latency[200-]             =        90600   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.49507e+09   # Write energy
read_energy                    =  2.45278e+09   # Read energy
act_energy                     =  5.13279e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.84051e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.11942e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87073e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83448e+09   # Active standby energy rank.1
average_read_latency           =      120.665   # Average read request latency (cycles)
average_interarrival           =      11.0152   # Average request interarrival latency (cycles)
total_energy                   =   1.7467e+10   # Total energy (pJ)
average_power                  =       1746.7   # Average power (mW)
average_bandwidth              =      7.74679   # Average bandwidth
