mvn r0, r1 
orr r1, r0, #5 
add r0, r1, r1, lsl #1 
orr r2, r1, r0, asr #14 
mov r3, r2 
mvn r2, r3 
