INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.srcs/sources_1/new/top_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.srcs/sources_1/new/tb_top_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_module
