<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: expression short circuiting test
should_fail: 0
tags: 11.3.5
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-11
top_module: 
files: <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>
time_elapsed: 0.011s
</pre>
<pre class="log">
user_time: 0.003622
system_time: 0.007244
ram_usage: 9904


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv</a>
<a href="../../../tests/chapter-11/11.3.5--expr_short_circuit.sv.html#l-9" target="file-frame">tests/chapter-11/11.3.5--expr_short_circuit.sv:9</a>: ERROR: syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39; or &#39;[&#39;

</pre>
</body>