{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494012260362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494012260370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 00:54:20 2017 " "Processing started: Sat May 06 00:54:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494012260370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012260370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dispatch_unit -c dispatch_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off dispatch_unit -c dispatch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012260370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494012260861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494012260861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adds-files " "Found design unit 1: adds-files" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012273949 ""} { "Info" "ISGN_ENTITY_NAME" "1 adds " "Found entity 1: adds" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012273949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg " "Found design unit 1: registers-reg" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012273951 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012273951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012273954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit-DU " "Found design unit 1: dispatch_unit-DU" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012273957 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit " "Found entity 1: dispatch_unit" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012273957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dispatch_unit " "Elaborating entity \"dispatch_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494012273989 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "index_inp dispatch_unit.vhd(28) " "VHDL Signal Declaration warning at dispatch_unit.vhd(28): used implicit default value for signal \"index_inp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273991 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "index_en dispatch_unit.vhd(29) " "VHDL Signal Declaration warning at dispatch_unit.vhd(29): used implicit default value for signal \"index_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273992 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_inp dispatch_unit.vhd(29) " "VHDL Signal Declaration warning at dispatch_unit.vhd(29): used implicit default value for signal \"valid_inp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273992 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_en dispatch_unit.vhd(29) " "VHDL Signal Declaration warning at dispatch_unit.vhd(29): used implicit default value for signal \"valid_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273992 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_in dispatch_unit.vhd(30) " "VHDL Signal Declaration warning at dispatch_unit.vhd(30): used implicit default value for signal \"top_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273992 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bottom_in dispatch_unit.vhd(30) " "VHDL Signal Declaration warning at dispatch_unit.vhd(30): used implicit default value for signal \"bottom_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273992 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_en dispatch_unit.vhd(31) " "VHDL Signal Declaration warning at dispatch_unit.vhd(31): used implicit default value for signal \"top_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273992 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bottom_en dispatch_unit.vhd(31) " "VHDL Signal Declaration warning at dispatch_unit.vhd(31): used implicit default value for signal \"bottom_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012273993 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_out_add dispatch_unit.vhd(80) " "VHDL Process Statement warning at dispatch_unit.vhd(80): signal \"bottom_out_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494012273996 "|dispatch_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "execute1 dispatch_unit.vhd(73) " "VHDL Process Statement warning at dispatch_unit.vhd(73): inferring latch(es) for signal or variable \"execute1\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494012273996 "|dispatch_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "execute2 dispatch_unit.vhd(73) " "VHDL Process Statement warning at dispatch_unit.vhd(73): inferring latch(es) for signal or variable \"execute2\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494012273996 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[0\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[0\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273997 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[1\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[1\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273997 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[2\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[2\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273997 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[3\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[3\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273997 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[4\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[4\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[5\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[5\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[6\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[6\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[7\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[7\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[8\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[8\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[9\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[9\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[10\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[10\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[11\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[11\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[12\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[12\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[13\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[13\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[14\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[14\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273998 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[15\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[15\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute2\[16\] dispatch_unit.vhd(73) " "Inferred latch for \"execute2\[16\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[0\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[0\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[1\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[1\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[2\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[2\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[3\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[3\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[4\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[4\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[5\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[5\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[6\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[6\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[7\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[7\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[8\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[8\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[9\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[9\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[10\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[10\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[11\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[11\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[12\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[12\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012273999 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[13\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[13\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012274000 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[14\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[14\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012274000 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[15\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[15\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012274000 "|dispatch_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute1\[16\] dispatch_unit.vhd(73) " "Inferred latch for \"execute1\[16\]\" at dispatch_unit.vhd(73)" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012274000 "|dispatch_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:\\GEN_REG:0:BUFF_INDEX " "Elaborating entity \"registers\" for hierarchy \"registers:\\GEN_REG:0:BUFF_INDEX\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012274019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:\\GEN_REG:0:BUFF_VALID " "Elaborating entity \"registers\" for hierarchy \"registers:\\GEN_REG:0:BUFF_VALID\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012274022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adds adds:adder0 " "Elaborating entity \"adds\" for hierarchy \"adds:adder0\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012274030 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[4\]\$latch " "LATCH primitive \"execute2\[4\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[3\]\$latch " "LATCH primitive \"execute2\[3\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[2\]\$latch " "LATCH primitive \"execute2\[2\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[1\]\$latch " "LATCH primitive \"execute2\[1\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[0\]\$latch " "LATCH primitive \"execute2\[0\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[6\]\$latch " "LATCH primitive \"execute2\[6\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[7\]\$latch " "LATCH primitive \"execute2\[7\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[8\]\$latch " "LATCH primitive \"execute2\[8\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[9\]\$latch " "LATCH primitive \"execute2\[9\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[10\]\$latch " "LATCH primitive \"execute2\[10\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[11\]\$latch " "LATCH primitive \"execute2\[11\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[12\]\$latch " "LATCH primitive \"execute2\[12\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[13\]\$latch " "LATCH primitive \"execute2\[13\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[14\]\$latch " "LATCH primitive \"execute2\[14\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[15\]\$latch " "LATCH primitive \"execute2\[15\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[0\]\$latch " "LATCH primitive \"execute1\[0\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[1\]\$latch " "LATCH primitive \"execute1\[1\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[2\]\$latch " "LATCH primitive \"execute1\[2\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[3\]\$latch " "LATCH primitive \"execute1\[3\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[4\]\$latch " "LATCH primitive \"execute1\[4\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[5\]\$latch " "LATCH primitive \"execute1\[5\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[6\]\$latch " "LATCH primitive \"execute1\[6\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[7\]\$latch " "LATCH primitive \"execute1\[7\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[8\]\$latch " "LATCH primitive \"execute1\[8\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[9\]\$latch " "LATCH primitive \"execute1\[9\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[10\]\$latch " "LATCH primitive \"execute1\[10\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[11\]\$latch " "LATCH primitive \"execute1\[11\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[12\]\$latch " "LATCH primitive \"execute1\[12\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[13\]\$latch " "LATCH primitive \"execute1\[13\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[14\]\$latch " "LATCH primitive \"execute1\[14\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[15\]\$latch " "LATCH primitive \"execute1\[15\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[5\]\$latch " "LATCH primitive \"execute2\[5\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[4\]\$latch " "LATCH primitive \"execute2\[4\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[3\]\$latch " "LATCH primitive \"execute2\[3\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[2\]\$latch " "LATCH primitive \"execute2\[2\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[1\]\$latch " "LATCH primitive \"execute2\[1\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[0\]\$latch " "LATCH primitive \"execute2\[0\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[6\]\$latch " "LATCH primitive \"execute2\[6\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[7\]\$latch " "LATCH primitive \"execute2\[7\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[8\]\$latch " "LATCH primitive \"execute2\[8\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[9\]\$latch " "LATCH primitive \"execute2\[9\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[10\]\$latch " "LATCH primitive \"execute2\[10\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[11\]\$latch " "LATCH primitive \"execute2\[11\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[12\]\$latch " "LATCH primitive \"execute2\[12\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[13\]\$latch " "LATCH primitive \"execute2\[13\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[14\]\$latch " "LATCH primitive \"execute2\[14\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[15\]\$latch " "LATCH primitive \"execute2\[15\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[0\]\$latch " "LATCH primitive \"execute1\[0\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[1\]\$latch " "LATCH primitive \"execute1\[1\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[2\]\$latch " "LATCH primitive \"execute1\[2\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[3\]\$latch " "LATCH primitive \"execute1\[3\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[4\]\$latch " "LATCH primitive \"execute1\[4\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[5\]\$latch " "LATCH primitive \"execute1\[5\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[6\]\$latch " "LATCH primitive \"execute1\[6\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[7\]\$latch " "LATCH primitive \"execute1\[7\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[8\]\$latch " "LATCH primitive \"execute1\[8\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[9\]\$latch " "LATCH primitive \"execute1\[9\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[10\]\$latch " "LATCH primitive \"execute1\[10\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[11\]\$latch " "LATCH primitive \"execute1\[11\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[12\]\$latch " "LATCH primitive \"execute1\[12\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[13\]\$latch " "LATCH primitive \"execute1\[13\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[14\]\$latch " "LATCH primitive \"execute1\[14\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute1\[15\]\$latch " "LATCH primitive \"execute1\[15\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "execute2\[5\]\$latch " "LATCH primitive \"execute2\[5\]\$latch\" is permanently disabled" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1494012274326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[0\] GND " "Pin \"execute1\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[1\] GND " "Pin \"execute1\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[2\] GND " "Pin \"execute1\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[3\] GND " "Pin \"execute1\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[4\] GND " "Pin \"execute1\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[5\] GND " "Pin \"execute1\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[6\] GND " "Pin \"execute1\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[7\] GND " "Pin \"execute1\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[8\] GND " "Pin \"execute1\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[9\] GND " "Pin \"execute1\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[10\] GND " "Pin \"execute1\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[11\] GND " "Pin \"execute1\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[12\] GND " "Pin \"execute1\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[13\] GND " "Pin \"execute1\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[14\] GND " "Pin \"execute1\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[15\] GND " "Pin \"execute1\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[16\] VCC " "Pin \"execute1\[16\]\" is stuck at VCC" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[0\] GND " "Pin \"execute2\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[1\] GND " "Pin \"execute2\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[2\] GND " "Pin \"execute2\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[3\] GND " "Pin \"execute2\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[4\] GND " "Pin \"execute2\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[5\] GND " "Pin \"execute2\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[6\] GND " "Pin \"execute2\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[7\] GND " "Pin \"execute2\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[8\] GND " "Pin \"execute2\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[9\] GND " "Pin \"execute2\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[10\] GND " "Pin \"execute2\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[11\] GND " "Pin \"execute2\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[12\] GND " "Pin \"execute2\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[13\] GND " "Pin \"execute2\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[14\] GND " "Pin \"execute2\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[15\] GND " "Pin \"execute2\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[16\] VCC " "Pin \"execute2\[16\]\" is stuck at VCC" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012274585 "|dispatch_unit|execute2[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494012274585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494012274789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012274789 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "91 " "Design contains 91 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[0\] " "No output dependent on input pin \"reg_data\[3\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[1\] " "No output dependent on input pin \"reg_data\[3\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[2\] " "No output dependent on input pin \"reg_data\[3\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[3\] " "No output dependent on input pin \"reg_data\[3\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[4\] " "No output dependent on input pin \"reg_data\[3\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[5\] " "No output dependent on input pin \"reg_data\[3\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[6\] " "No output dependent on input pin \"reg_data\[3\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[7\] " "No output dependent on input pin \"reg_data\[3\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[8\] " "No output dependent on input pin \"reg_data\[3\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[9\] " "No output dependent on input pin \"reg_data\[3\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[10\] " "No output dependent on input pin \"reg_data\[3\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[11\] " "No output dependent on input pin \"reg_data\[3\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[12\] " "No output dependent on input pin \"reg_data\[3\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[13\] " "No output dependent on input pin \"reg_data\[3\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[14\] " "No output dependent on input pin \"reg_data\[3\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[15\] " "No output dependent on input pin \"reg_data\[3\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[3][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[0\] " "No output dependent on input pin \"reg_data\[2\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[1\] " "No output dependent on input pin \"reg_data\[2\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[2\] " "No output dependent on input pin \"reg_data\[2\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[3\] " "No output dependent on input pin \"reg_data\[2\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[4\] " "No output dependent on input pin \"reg_data\[2\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[5\] " "No output dependent on input pin \"reg_data\[2\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[6\] " "No output dependent on input pin \"reg_data\[2\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[7\] " "No output dependent on input pin \"reg_data\[2\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[8\] " "No output dependent on input pin \"reg_data\[2\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[9\] " "No output dependent on input pin \"reg_data\[2\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[10\] " "No output dependent on input pin \"reg_data\[2\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[11\] " "No output dependent on input pin \"reg_data\[2\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[12\] " "No output dependent on input pin \"reg_data\[2\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[13\] " "No output dependent on input pin \"reg_data\[2\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[14\] " "No output dependent on input pin \"reg_data\[2\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[15\] " "No output dependent on input pin \"reg_data\[2\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[2][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[0\] " "No output dependent on input pin \"reg_data\[1\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[1\] " "No output dependent on input pin \"reg_data\[1\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[2\] " "No output dependent on input pin \"reg_data\[1\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[3\] " "No output dependent on input pin \"reg_data\[1\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[4\] " "No output dependent on input pin \"reg_data\[1\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[5\] " "No output dependent on input pin \"reg_data\[1\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[6\] " "No output dependent on input pin \"reg_data\[1\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[7\] " "No output dependent on input pin \"reg_data\[1\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[8\] " "No output dependent on input pin \"reg_data\[1\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[9\] " "No output dependent on input pin \"reg_data\[1\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[10\] " "No output dependent on input pin \"reg_data\[1\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[11\] " "No output dependent on input pin \"reg_data\[1\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[12\] " "No output dependent on input pin \"reg_data\[1\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[13\] " "No output dependent on input pin \"reg_data\[1\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[14\] " "No output dependent on input pin \"reg_data\[1\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[15\] " "No output dependent on input pin \"reg_data\[1\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[1][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[0\] " "No output dependent on input pin \"reg_data\[0\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[1\] " "No output dependent on input pin \"reg_data\[0\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[2\] " "No output dependent on input pin \"reg_data\[0\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[3\] " "No output dependent on input pin \"reg_data\[0\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[4\] " "No output dependent on input pin \"reg_data\[0\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[5\] " "No output dependent on input pin \"reg_data\[0\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[6\] " "No output dependent on input pin \"reg_data\[0\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[7\] " "No output dependent on input pin \"reg_data\[0\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[8\] " "No output dependent on input pin \"reg_data\[0\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[9\] " "No output dependent on input pin \"reg_data\[0\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[10\] " "No output dependent on input pin \"reg_data\[0\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[11\] " "No output dependent on input pin \"reg_data\[0\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[12\] " "No output dependent on input pin \"reg_data\[0\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[13\] " "No output dependent on input pin \"reg_data\[0\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[14\] " "No output dependent on input pin \"reg_data\[0\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[15\] " "No output dependent on input pin \"reg_data\[0\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|reg_data[0][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[0\] " "No output dependent on input pin \"index_out\[4\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[1\] " "No output dependent on input pin \"index_out\[4\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[2\] " "No output dependent on input pin \"index_out\[4\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[4][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[3\] " "No output dependent on input pin \"index_out\[4\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[4][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[0\] " "No output dependent on input pin \"index_out\[3\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[1\] " "No output dependent on input pin \"index_out\[3\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[2\] " "No output dependent on input pin \"index_out\[3\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[3\] " "No output dependent on input pin \"index_out\[3\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[0\] " "No output dependent on input pin \"index_out\[2\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[1\] " "No output dependent on input pin \"index_out\[2\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[2\] " "No output dependent on input pin \"index_out\[2\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[3\] " "No output dependent on input pin \"index_out\[2\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[0\] " "No output dependent on input pin \"index_out\[1\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[1\] " "No output dependent on input pin \"index_out\[1\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[2\] " "No output dependent on input pin \"index_out\[1\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[3\] " "No output dependent on input pin \"index_out\[1\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[0\] " "No output dependent on input pin \"index_out\[0\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[1\] " "No output dependent on input pin \"index_out\[0\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[2\] " "No output dependent on input pin \"index_out\[0\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[3\] " "No output dependent on input pin \"index_out\[0\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_out[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[4\]\[0\] " "No output dependent on input pin \"index_val\[4\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_val[4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[3\]\[0\] " "No output dependent on input pin \"index_val\[3\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_val[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[2\]\[0\] " "No output dependent on input pin \"index_val\[2\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_val[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[1\]\[0\] " "No output dependent on input pin \"index_val\[1\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_val[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[0\]\[0\] " "No output dependent on input pin \"index_val\[0\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012274853 "|dispatch_unit|index_val[0][0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494012274853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494012274859 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494012274859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494012274859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 203 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494012274887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 00:54:34 2017 " "Processing ended: Sat May 06 00:54:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494012274887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494012274887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494012274887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012274887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1494012276286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494012276294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 00:54:35 2017 " "Processing started: Sat May 06 00:54:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494012276294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494012276294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dispatch_unit -c dispatch_unit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dispatch_unit -c dispatch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494012276295 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494012276478 ""}
{ "Info" "0" "" "Project  = dispatch_unit" {  } {  } 0 0 "Project  = dispatch_unit" 0 0 "Fitter" 0 0 1494012276479 ""}
{ "Info" "0" "" "Revision = dispatch_unit" {  } {  } 0 0 "Revision = dispatch_unit" 0 0 "Fitter" 0 0 1494012276479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1494012276579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494012276581 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "dispatch_unit EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design dispatch_unit" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1494012277073 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1494012277074 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1494012277196 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1494012277196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494012277401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1494012277408 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494012277537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494012277537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1494012277537 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494012277537 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/" { { 0 { 0 ""} 0 289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494012277539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/" { { 0 { 0 ""} 0 291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494012277539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494012277539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494012277539 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/" { { 0 { 0 ""} 0 297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1494012277539 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494012277539 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494012277541 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "125 125 " "No exact pin location assignment(s) for 125 pins of 125 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1494012277886 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dispatch_unit.sdc " "Synopsys Design Constraints File file not found: 'dispatch_unit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494012277996 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1494012277997 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1494012277998 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1494012277998 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1494012278000 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1494012278000 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1494012278000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494012278003 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494012278003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494012278004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494012278005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494012278006 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494012278006 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494012278006 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494012278007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494012278007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1494012278007 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494012278007 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "125 unused 2.5V 91 34 0 " "Number of I/O pins in group: 125 (unused VREF, 2.5V VCCIO, 91 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1494012278010 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1494012278010 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1494012278010 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1494012278011 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1494012278011 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1494012278011 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494012278096 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1494012278103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494012278640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494012278660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494012278671 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494012278785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494012278785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494012279031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1494012279387 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494012279387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1494012279423 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1494012279423 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494012279423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494012279426 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1494012279568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494012279575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494012279805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494012279805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494012280147 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494012280691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/output_files/dispatch_unit.fit.smsg " "Generated suppressed messages file C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/Reservation Station/output_files/dispatch_unit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1494012281156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494012281598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 00:54:41 2017 " "Processing ended: Sat May 06 00:54:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494012281598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494012281598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494012281598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494012281598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494012282946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494012282953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 00:54:42 2017 " "Processing started: Sat May 06 00:54:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494012282953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494012282953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dispatch_unit -c dispatch_unit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dispatch_unit -c dispatch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494012282953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1494012283535 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494012283956 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494012283975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494012284147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 00:54:44 2017 " "Processing ended: Sat May 06 00:54:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494012284147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494012284147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494012284147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494012284147 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494012284839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494012285681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494012285693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 00:54:45 2017 " "Processing started: Sat May 06 00:54:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494012285693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012285693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dispatch_unit -c dispatch_unit " "Command: quartus_sta dispatch_unit -c dispatch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012285693 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494012286009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286161 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286239 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286239 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dispatch_unit.sdc " "Synopsys Design Constraints File file not found: 'dispatch_unit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286549 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286550 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286550 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286551 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286551 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494012286552 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286619 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494012286630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286816 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494012286843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012286888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287519 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287520 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287520 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287568 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494012287580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287762 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287763 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287763 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012287826 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012289372 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012289372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494012289507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 00:54:49 2017 " "Processing ended: Sat May 06 00:54:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494012289507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494012289507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494012289507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012289507 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 215 s " "Quartus Prime Full Compilation was successful. 0 errors, 215 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494012290235 ""}
