{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621503113434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621503113435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 15:01:53 2021 " "Processing started: Thu May 20 15:01:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621503113435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503113435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_8085_single -c processor_8085_single " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_8085_single -c processor_8085_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503113435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621503113677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621503113677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_8085 " "Found entity 1: ALU_8085" {  } { { "ALU_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/ALU_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_8085_single.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_8085_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol_8085_single " "Found entity 1: alucontrol_8085_single" {  } { { "alucontrol_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/alucontrol_8085_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_8085_single.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_8085_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_8085_single " "Found entity 1: processor_8085_single" {  } { { "processor_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_8085_single.v 1 1 " "Found 1 design units, including 1 entities, in source file RF_8085_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_8085_single " "Found entity 1: RF_8085_single" {  } { { "RF_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/RF_8085_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8085 " "Found entity 1: adder_8085" {  } { { "adder_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/adder_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IM_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file IM_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM_8085 " "Found entity 1: IM_8085" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/IM_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DM_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file DM_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM_8085 " "Found entity 1: DM_8085" {  } { { "DM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/DM_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ACC_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file ACC_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_8085 " "Found entity 1: ACC_8085" {  } { { "ACC_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/ACC_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_8085_single.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_8085_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_8085_single " "Found entity 1: controller_8085_single" {  } { { "controller_8085_single.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/controller_8085_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_testbench_single_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file generic_testbench_single_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_testbench_single_8085 " "Found entity 1: generic_testbench_single_8085" {  } { { "generic_testbench_single_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/generic_testbench_single_8085.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503127503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503127503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_8085.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_8085.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_8085-SYN " "Found design unit 1: pll_8085-SYN" {  } { { "pll_8085.vhd" "" { Text "/home/alex/verilog_codes/processor_8085_single/pll_8085.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503128162 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_8085 " "Found entity 1: pll_8085" {  } { { "pll_8085.vhd" "" { Text "/home/alex/verilog_codes/processor_8085_single/pll_8085.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503128162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503128162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_8085_single " "Elaborating entity \"processor_8085_single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621503128256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM_8085 IM_8085:IM1 " "Elaborating entity \"IM_8085\" for hierarchy \"IM_8085:IM1\"" {  } { { "processor_8085_single.v" "IM1" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128260 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.data_a 0 IM_8085.v(5) " "Net \"IM.data_a\" at IM_8085.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/IM_8085.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621503128290 "|processor_8085_single|IM_8085:IM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.waddr_a 0 IM_8085.v(5) " "Net \"IM.waddr_a\" at IM_8085.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/IM_8085.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621503128290 "|processor_8085_single|IM_8085:IM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IM.we_a 0 IM_8085.v(5) " "Net \"IM.we_a\" at IM_8085.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/IM_8085.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1621503128291 "|processor_8085_single|IM_8085:IM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8085 adder_8085:alu1 " "Elaborating entity \"adder_8085\" for hierarchy \"adder_8085:alu1\"" {  } { { "processor_8085_single.v" "alu1" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8085 ALU_8085:alu2 " "Elaborating entity \"ALU_8085\" for hierarchy \"ALU_8085:alu2\"" {  } { { "processor_8085_single.v" "alu2" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM_8085 DM_8085:DM1 " "Elaborating entity \"DM_8085\" for hierarchy \"DM_8085:DM1\"" {  } { { "processor_8085_single.v" "DM1" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DM_8085.v(15) " "Verilog HDL assignment warning at DM_8085.v(15): truncated value with size 32 to match size of target (16)" {  } { { "DM_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/DM_8085.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621503128303 "|processor_8085_single|DM_8085:DM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_8085_single RF_8085_single:RF1 " "Elaborating entity \"RF_8085_single\" for hierarchy \"RF_8085_single:RF1\"" {  } { { "processor_8085_single.v" "RF1" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_8085 ACC_8085:ACC1 " "Elaborating entity \"ACC_8085\" for hierarchy \"ACC_8085:ACC1\"" {  } { { "processor_8085_single.v" "ACC1" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag flag:cy_flag " "Elaborating entity \"flag\" for hierarchy \"flag:cy_flag\"" {  } { { "processor_8085_single.v" "cy_flag" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol_8085_single alucontrol_8085_single:alucontr " "Elaborating entity \"alucontrol_8085_single\" for hierarchy \"alucontrol_8085_single:alucontr\"" {  } { { "processor_8085_single.v" "alucontr" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_8085_single controller_8085_single:contr_single " "Elaborating entity \"controller_8085_single\" for hierarchy \"controller_8085_single:contr_single\"" {  } { { "processor_8085_single.v" "contr_single" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_8085 pll_8085:pll " "Elaborating entity \"pll_8085\" for hierarchy \"pll_8085:pll\"" {  } { { "processor_8085_single.v" "pll" { Text "/home/alex/verilog_codes/processor_8085_single/processor_8085_single.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_8085:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_8085:pll\|altpll:altpll_component\"" {  } { { "pll_8085.vhd" "altpll_component" { Text "/home/alex/verilog_codes/processor_8085_single/pll_8085.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_8085:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_8085:pll\|altpll:altpll_component\"" {  } { { "pll_8085.vhd" "" { Text "/home/alex/verilog_codes/processor_8085_single/pll_8085.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_8085:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_8085:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_8085 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_8085\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621503128386 ""}  } { { "pll_8085.vhd" "" { Text "/home/alex/verilog_codes/processor_8085_single/pll_8085.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621503128386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_8085_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_8085_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_8085_altpll " "Found entity 1: pll_8085_altpll" {  } { { "db/pll_8085_altpll.v" "" { Text "/home/alex/verilog_codes/processor_8085_single/db/pll_8085_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621503128454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503128454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_8085_altpll pll_8085:pll\|altpll:altpll_component\|pll_8085_altpll:auto_generated " "Elaborating entity \"pll_8085_altpll\" for hierarchy \"pll_8085:pll\|altpll:altpll_component\|pll_8085_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/alex/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503128455 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RF_8085_single:RF1\|regfile_8085 " "RAM logic \"RF_8085_single:RF1\|regfile_8085\" is uninferred due to inappropriate RAM size" {  } { { "RF_8085_single.v" "regfile_8085" { Text "/home/alex/verilog_codes/processor_8085_single/RF_8085_single.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621503128888 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DM_8085:DM1\|DM " "RAM logic \"DM_8085:DM1\|DM\" is uninferred due to asynchronous read logic" {  } { { "DM_8085.v" "DM" { Text "/home/alex/verilog_codes/processor_8085_single/DM_8085.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1621503128888 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621503128888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621503137182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2048 " "2048 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621503141701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621503142150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621503142150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4278 " "Implemented 4278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621503142632 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621503142632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4266 " "Implemented 4266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621503142632 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1621503142632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621503142632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621503142651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 15:02:22 2021 " "Processing ended: Thu May 20 15:02:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621503142651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621503142651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621503142651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621503142651 ""}
