# 📌 Synopsys R&D Internship Application – Ankit Kaswan

**📍 Location:** New Delhi, India  
**📧 Email:** [ankitkaswan_24spd08@dtu.ac.in](mailto:ankitkaswan_24spd08@dtu.ac.in)  
**📱 Phone:** +91-7296802743  
**🔗 Links:** [LinkedIn](https://www.linkedin.com/in/ankit-kaswan-220373219/) | [**LeetCode :**](https://leetcode.com/u/ankitkaswan203/) | **[**GeeksforGeeks :**](https://www.geeksforgeeks.org/user/ankitkaszs3u/)  

📄 **Resume:** [Click to View](https://drive.google.com/file/d/1xJhLEDpkxnsOZX0W9ApMA_mEskiM0BZT/view?usp=sharing)

---

## 👋 About Me
I am currently pursuing my **M.Tech in Signal Processing & Digital Design** at DTU (2024–26) and recently graduated from **NSUT** in Electronics & Communication Engineering (2024).  

I enjoy working with **digital circuits**, especially designing them from **scratch and understanding their functional behavior**. While working on projects, I’ve gained experience in writing **Verilog RTL code**, **performing simulations**, and **debugging functional errors as well as timing violations**. Achieving successful simulation results not only reinforces my design validation skills but also motivates deeper architecture-level exploration.



---

## 💡 Why I’m a Good Fit
- **Strong C/C++ skills** → 400+ problems solved on LeetCode & GFG.  
- **Hands-on Digital Design** → Verilog/SystemVerilog, FSMs, RTL design, CMOS layouts.

---

## 📂 Key Projects
- 🖥 **RISC-V Processor Design (Verilog HDL)** – Built & verified 32-bit single-cycle processor.  
- ⚡ **CMOS Inverter Layout (Cadence Virtuoso)** – Passed all DRC/LVS checks, optimized transistor sizing, post-layout simulations.  
- 🚪 **FSM-Based Elevator Controller** – 3-floor lift system with smooth state transitions.

---

## 🛠 Skills
**Programming:** C, C++, Python, Verilog HDL  
**Digital Design:** RTL Design, STA, CMOS Design, ASIC Flow  
**EDA Tools:** Cadence Virtuoso, ModelSim, Xilinx Vivado, Synopsys DC  

---

## 🎓 Certifications
- **C++ Programming** – Coding Ninjas  
- **Data Structures & Algorithms** – Coding Ninjas  
- **Fundamentals of Digital Design** – L&T EduTech (Coursera)  
- **VLSI RTL Design & Verification Using Synopsys Tool** – VLSIGuru  

---

## 🏆 Achievements
- **GATE ECE Qualified** (2024, 2025)  
- **JEE Main 2020:** AIR 22,381 (Top 2% among 11.46 lakh candidates)  

