# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/University of Houston/add/LAB4_THOTA_P/LAB4_THOTA_P/src/access_controller.v}
