# FPGA_FlappyBird
Developed Flappy Bird with SystemVerilog, ModelSIM on the Altera DE1SoC Cyclone V FPGA using ASMD and FSM design methodologies. This project was done for ECE 371 at the University of Washington. We used the mouse to control the bird and the HEX board on the FPGA to show the score.

Block Diagram for the System:
![Flappy Bird Block Diagram](https://user-images.githubusercontent.com/32497016/62612247-b68f3f80-b90f-11e9-8ae1-5039be840e4f.png)

The Finite State Machine for the game manager:
![Drawing FSM](https://user-images.githubusercontent.com/32497016/62612248-b68f3f80-b90f-11e9-8615-4789846f430d.png)

![state3](https://user-images.githubusercontent.com/32497016/61892777-5d5fee80-aec1-11e9-8d2d-31659335da62.jpg)
![state1](https://user-images.githubusercontent.com/32497016/61892778-5df88500-aec1-11e9-86f3-72449a0488a7.jpg)
![state2](https://user-images.githubusercontent.com/32497016/61892779-5df88500-aec1-11e9-8551-610a694b0ca3.jpg)
