// Seed: 1163559141
module module_0 #(
    parameter id_4 = 32'd55,
    parameter id_5 = 32'd72
) (
    output tri0 id_0,
    input supply1 id_1,
    input wand id_2
);
  defparam id_4.id_5 = 1'b0 - 1'd0;
  wor id_6;
  assign id_6 = (id_1 - id_1);
  assign id_4 = id_4;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output logic id_2,
    output tri0 id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    input tri id_7,
    input tri0 id_8,
    input wire id_9,
    output wor id_10,
    output wor id_11,
    input tri1 id_12
);
  module_0 modCall_1 (
      id_11,
      id_7,
      id_8
  );
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_2 <= 1;
  end
  tri0 id_14;
  assign id_14 = id_8;
  assign id_3  = 1;
endmodule
