vendor_name = ModelSim
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/OnebitFullAdder.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/fourbitAU.bdf
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/fourbitTwotoOneMux.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/RotateRight.bdf
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/RotateLeft.bdf
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/LeftShift.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/RightShift.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/ArithmaticRightShift.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/Compare.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/BitwiseNot.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/MuxEighttoOne.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/FourtoOneMux.vhd
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/AndOrXorXnor.bdf
source_file = 1, E:/Curtin_Colombo/year_2/semester_1/CMPE2001/assigment/db/Assigment.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = fourbitAU
instance = comp, \F0~output\, F0~output, fourbitAU, 1
instance = comp, \N~output\, N~output, fourbitAU, 1
instance = comp, \G[3]~output\, G[3]~output, fourbitAU, 1
instance = comp, \G[2]~output\, G[2]~output, fourbitAU, 1
instance = comp, \G[1]~output\, G[1]~output, fourbitAU, 1
instance = comp, \G[0]~output\, G[0]~output, fourbitAU, 1
instance = comp, \Z~output\, Z~output, fourbitAU, 1
instance = comp, \A[3]~input\, A[3]~input, fourbitAU, 1
instance = comp, \B[3]~input\, B[3]~input, fourbitAU, 1
instance = comp, \S0~input\, S0~input, fourbitAU, 1
instance = comp, \A[2]~input\, A[2]~input, fourbitAU, 1
instance = comp, \B[1]~input\, B[1]~input, fourbitAU, 1
instance = comp, \B[0]~input\, B[0]~input, fourbitAU, 1
instance = comp, \A[0]~input\, A[0]~input, fourbitAU, 1
instance = comp, \inst22|C_out~0\, inst22|C_out~0, fourbitAU, 1
instance = comp, \A[1]~input\, A[1]~input, fourbitAU, 1
instance = comp, \inst22|C_out~1\, inst22|C_out~1, fourbitAU, 1
instance = comp, \inst21|C_out~0\, inst21|C_out~0, fourbitAU, 1
instance = comp, \B[2]~input\, B[2]~input, fourbitAU, 1
instance = comp, \inst4|C_out~0\, inst4|C_out~0, fourbitAU, 1
instance = comp, \inst5|C_out~0\, inst5|C_out~0, fourbitAU, 1
instance = comp, \S1~input\, S1~input, fourbitAU, 1
instance = comp, \inst10|F~0\, inst10|F~0, fourbitAU, 1
instance = comp, \inst5|sum~0\, inst5|sum~0, fourbitAU, 1
instance = comp, \inst4|sum~0\, inst4|sum~0, fourbitAU, 1
instance = comp, \inst21|sum\, inst21|sum, fourbitAU, 1
instance = comp, \inst22|sum~0\, inst22|sum~0, fourbitAU, 1
