==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a35ticpg236-1l'
@I [SIM-2] *************** CSIM start ***************
@W [SIM-51] HLS only supports CLANG compiler in Linux.
@I [SIM-4] CSIM will launch GCC as the compiler.
@E Simulation failed: Function 'main' returns nonzero value '3'.
@E [SIM-100] 'csim_design' failed: nonzero return value.
@I [SIM-3] *************** CSIM finish ***************
4
    while executing
"source C:/Users/alienBot/Documents/GitHub/DCT_base/DCT_base/DCT/csim.tcl"
    invoked from within
"hls::main C:/Users/alienBot/Documents/GitHub/DCT_base/DCT_base/DCT/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
