<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001642A1-20030102-D00000.TIF SYSTEM "US20030001642A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001642A1-20030102-D00001.TIF SYSTEM "US20030001642A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001642A1-20030102-D00002.TIF SYSTEM "US20030001642A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001642A1-20030102-D00003.TIF SYSTEM "US20030001642A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001642A1-20030102-D00004.TIF SYSTEM "US20030001642A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001642A1-20030102-D00005.TIF SYSTEM "US20030001642A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001642A1-20030102-D00006.TIF SYSTEM "US20030001642A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001642</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09895778</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010629</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03K003/02</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>198000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>LOW SKEW, POWER SEQUENCE INDEPENDENT CMOS RECEIVER DEVICE</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Bret</given-name>
<middle-name>R.</middle-name>
<family-name>Dale</family-name>
</name>
<residence>
<residence-us>
<city>Burlington</city>
<state>VT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Joseph</given-name>
<middle-name>A.</middle-name>
<family-name>Iadanza</family-name>
</name>
<residence>
<residence-us>
<city>Hinesburg</city>
<state>VT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Douglas</given-name>
<middle-name>W.</middle-name>
<family-name>Stout</family-name>
</name>
<residence>
<residence-us>
<city>Milton</city>
<state>VT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Sebastian</given-name>
<middle-name>T.</middle-name>
<family-name>Ventrone</family-name>
</name>
<residence>
<residence-us>
<city>South Burlington</city>
<state>VT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Hongfei</given-name>
<family-name>Wu</family-name>
</name>
<residence>
<residence-us>
<city>Colchester</city>
<state>VT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>International Business Machines Corporation</organization-name>
<address>
<city>Armonk</city>
<state>NY</state>
<country>
<country-code>US</country-code>
</country>
</address>
<assignee-type>02</assignee-type>
</assignee>
<correspondence-address>
<name-1>ARLEN L. OLSEN</name-1>
<name-2>SCHMEISER, OLSEN &amp; WATTS</name-2>
<address>
<address-1>3 LEAR JET LANE</address-1>
<address-2>SUITE 201</address-2>
<city>LATHAM</city>
<state>NY</state>
<postalcode>12110</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The present invention provides a receiver device having multiple voltage supplies that allows the output stage of the receiver device to go to a safe state whenever its voltage is disconnected or powered-down, independent of any of its normal control circuits. Furthermore, the isolation of the multiple voltage supplies provides a low skew at the output of the receiver device. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Technical Field </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The invention relates generally to semiconductor devices and more specifically to semiconductor receiver devices. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> As CMOS semiconductor devices becomes increasingly complex, two or more voltage supplies are often needed on each chip to provide for devices operating at different operating levels. For example, an off-chip receiver usually operates at a different operating value than the internal circuitry of the chip. Current hardware will allow for multiple voltages on the same chip. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Most circuits have been designed to allow for correct operation while both voltages are on, or powered-up in a certain sequence. However, during some portion of the operational period of the system, the voltage for a particular device may be turned off. With prior devices that had a single power supply, turning off a particular device resulted in no damage to the device, but with multiple power devices, a risk may exist if the power supplies are turned off or on at different times or in the wrong sequence. For example, the power for a receiver device may be disconnected while leaving the core power supply connected. Due to the nature of the devices, the internal circuit nodes can drift high. In normal operation, internal logic may require two receivers to be in opposite states. Due to the powered-off state of selected receivers, a state may occur which is outside of the design boundaries and result in permanent damage to the chip. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Accordingly, a need has developed in the art for a receiver device that allows the output stage of the receiver device to go to a safe state (e.g., a voltage low) whenever its voltage is disconnected, independent of any of its normal control circuits. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The present invention provides a receiver device having multiple voltage supplies that allows the output stage of the receiver to go to a safe state whenever its voltage is disconnected or powered-down. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Generally, the present invention provides a receiver device comprising: </paragraph>
<paragraph id="P-0009" lvl="2"><number>&lsqb;0009&rsqb;</number> a first and second voltage supply; </paragraph>
<paragraph id="P-0010" lvl="2"><number>&lsqb;0010&rsqb;</number> an input circuit using said second voltage supply for receiving an input; </paragraph>
<paragraph id="P-0011" lvl="2"><number>&lsqb;0011&rsqb;</number> a power sequence circuit using said first voltage supply, said power sequence circuit coupled to said input circuit and outputting an output corresponding with said input when enabled and placing said output into a safe state when disabled; and </paragraph>
<paragraph id="P-0012" lvl="2"><number>&lsqb;0012&rsqb;</number> an enable circuit, coupled to said power sequence circuit, for enabling and disabling said power sequence circuit corresponding to a voltage level of said second voltage supply. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> In addition, the present invention provides a method of producing a valid output for a receiver device having a first and second voltage supply comprising the steps of: </paragraph>
<paragraph id="P-0014" lvl="2"><number>&lsqb;0014&rsqb;</number> a) sensing a voltage level of said second voltage supply with an enable circuit; </paragraph>
<paragraph id="P-0015" lvl="2"><number>&lsqb;0015&rsqb;</number> b) producing an enable signal from said enable circuit at a first voltage level when said second voltage supply is above a predetermined value; </paragraph>
<paragraph id="P-0016" lvl="2"><number>&lsqb;0016&rsqb;</number> c) producing an enable signal from said enable circuit at a second voltage level when said second voltage supply drops below a predetermined value; </paragraph>
<paragraph id="P-0017" lvl="2"><number>&lsqb;0017&rsqb;</number> d) enabling a power sequence circuit with said enable signal at said first voltage level; </paragraph>
<paragraph id="P-0018" lvl="2"><number>&lsqb;0018&rsqb;</number> e) disabling said power sequence circuit with said enable signal at said second voltage level; </paragraph>
<paragraph id="P-0019" lvl="2"><number>&lsqb;0019&rsqb;</number> f) outputting an output of said receiver device corresponding with an input of said receiver device when said power sequence circuit is enabled; and </paragraph>
<paragraph id="P-0020" lvl="2"><number>&lsqb;0020&rsqb;</number> g) placing said output of said receiver device at a safe voltage level when said power sequence circuit is disabled. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The present invention also provides a system having at least one receiver device comprising: </paragraph>
<paragraph id="P-0022" lvl="2"><number>&lsqb;0022&rsqb;</number> a first and second voltage supply for each of at least one receiver device; </paragraph>
<paragraph id="P-0023" lvl="2"><number>&lsqb;0023&rsqb;</number> an input circuit for each receiver device using said second voltage supply for receiving an input; </paragraph>
<paragraph id="P-0024" lvl="2"><number>&lsqb;0024&rsqb;</number> at least one power sequence circuit for each receiver device using said first voltage supply, each of said power sequence circuit coupled to said input circuit and outputting an output corresponding with said input when enabled and placing said output in a safe voltage level when disabled; and </paragraph>
<paragraph id="P-0025" lvl="2"><number>&lsqb;0025&rsqb;</number> an enable circuit, coupled to at least one of said power sequence circuit, for enabling and disabling said power sequence circuit corresponding to a voltage level of said second voltage supply. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> The foregoing and other features of the invention will be apparent from the following more particular description of embodiments of the invention, as illustrated in the accompanying drawings.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Embodiments of the present invention will hereinafter be described in conjunction with the appended drawings, where like designations denote like elements, and wherein: </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of a receiver device having first output circuitry <highlight><bold>10</bold></highlight>A in accordance with a first embodiment of the present invention; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a circuit diagram of first output circuitry <highlight><bold>10</bold></highlight>A of the receiver in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3, 4</cross-reference> and <highlight><bold>5</bold></highlight> are circuit diagrams of first output circuitry <highlight><bold>10</bold></highlight>A of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrating three examples of enable circuit <highlight><bold>50</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; and </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> illustrates a receiver device in accordance with a second embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates a block diagram of a receiver device <highlight><bold>10</bold></highlight> including power sequence circuits <highlight><bold>20</bold></highlight> and <highlight><bold>21</bold></highlight>, enable circuit <highlight><bold>50</bold></highlight>, level shifter <highlight><bold>80</bold></highlight>, NAND gates <highlight><bold>12</bold></highlight> and <highlight><bold>18</bold></highlight>, and inverters <highlight><bold>14</bold></highlight>, <highlight><bold>16</bold></highlight>, <highlight><bold>15</bold></highlight>, <highlight><bold>17</bold></highlight>, and <highlight><bold>75</bold></highlight> in accordance with a first embodiment of the present invention. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> In this example, receiver device <highlight><bold>10</bold></highlight> and subsequent receiver devices of the present invention utilize a first voltage supply Vdd, and second voltage supply Vcc. For this specific example, receiver device <highlight><bold>10</bold></highlight> has a Vdd within the range of 0.9 volts (V) to 1.6 V and a Vcc within the range of 3.0 V to 3.6 V. Although only two voltage supplies with specific voltage ranges are described and shown, receiver device <highlight><bold>10</bold></highlight> is not limited to such. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Also, in this example, each voltage supply supports a certain device topology. Specifically, as will be discussed in reference to FIGS. <highlight><bold>1</bold></highlight>-<highlight><bold>5</bold></highlight>, Vdd supports a thin-oxide topology and Vcc supports a thick-oxide topology. Although these specific topologies will be described in reference to FIGS. <highlight><bold>1</bold></highlight>-<highlight><bold>5</bold></highlight>, the invention is not limited to such, and other device topologies that are suitable for voltage supplies of the present invention may also be used. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> A first and second output Out<highlight><bold>1</bold></highlight> and Out<highlight><bold>2</bold></highlight> are shown. Although only two outputs are shown, receiver device <highlight><bold>10</bold></highlight>, and subsequent receiver devices of the present invention are not limited to such. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> The circuitry of Out<highlight><bold>1</bold></highlight> (hereinafter referred to as first output circuitry <highlight><bold>10</bold></highlight>A) includes NAND gate <highlight><bold>18</bold></highlight>, inverter <highlight><bold>75</bold></highlight>, output inverter <highlight><bold>17</bold></highlight>, power sequence circuit <highlight><bold>20</bold></highlight>, enable circuit <highlight><bold>50</bold></highlight> and level shifter <highlight><bold>80</bold></highlight>. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> NAND gate <highlight><bold>18</bold></highlight> of first output circuitry <highlight><bold>10</bold></highlight>A receives a first input INPUT preferably from a bond pad on the same chip, and a second input from the output of level shifter <highlight><bold>80</bold></highlight>. The output of NAND gate is coupled to power sequence circuit <highlight><bold>20</bold></highlight>, which outputs Out<highlight><bold>1</bold></highlight> via output inverter <highlight><bold>17</bold></highlight>. NAND gate <highlight><bold>18</bold></highlight> uses Vcc as its power source and output inverter <highlight><bold>17</bold></highlight> utilizes Vdd. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Control inputs are inputted into enable circuit <highlight><bold>50</bold></highlight>. Enable circuit <highlight><bold>50</bold></highlight> is coupled to level shifter <highlight><bold>80</bold></highlight> and inverter <highlight><bold>75</bold></highlight>. Inverter <highlight><bold>75</bold></highlight>, which may also be part of enable circuit <highlight><bold>50</bold></highlight>, outputs an enable signal, Enable, which is inputted into level shifter <highlight><bold>80</bold></highlight>, power sequence circuit <highlight><bold>20</bold></highlight>, and power sequence circuit <highlight><bold>21</bold></highlight>. Inverter <highlight><bold>75</bold></highlight> uses Vdd as its power source. Although enable circuit <highlight><bold>50</bold></highlight> (and enable circuits <highlight><bold>150</bold></highlight>, <highlight><bold>250</bold></highlight>, and <highlight><bold>350</bold></highlight> in subsequent figures) and inverter <highlight><bold>75</bold></highlight> are associated specifically with receiver device <highlight><bold>10</bold></highlight> (or receiver device <highlight><bold>110</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>), enable circuit <highlight><bold>50</bold></highlight> (with or without inverter <highlight><bold>75</bold></highlight>) may also enable other receiver devices (not shown). That is, a system having a plurality of receiver devices may use a single enable circuit for enabling the plurality of receiver devices. Thus, the invention is not limited to a one-to-one association of enable circuits to receiver devices. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The second output circuitry consists of NAND gate <highlight><bold>12</bold></highlight>, inverters <highlight><bold>14</bold></highlight>, <highlight><bold>16</bold></highlight>, and <highlight><bold>75</bold></highlight>, output inverter <highlight><bold>15</bold></highlight>, power sequence circuit <highlight><bold>21</bold></highlight>, enable circuit <highlight><bold>50</bold></highlight>, and level shifter <highlight><bold>80</bold></highlight>. NAND gate <highlight><bold>12</bold></highlight>, and inverters <highlight><bold>14</bold></highlight> and <highlight><bold>16</bold></highlight>, utilize Vcc as their power source. Output inverter <highlight><bold>15</bold></highlight> and inverter <highlight><bold>75</bold></highlight> utilize Vdd. As with first output circuitry <highlight><bold>10</bold></highlight>A, NAND gate <highlight><bold>12</bold></highlight> receives two inputs, INPUT and the output from level shifter <highlight><bold>80</bold></highlight>. The output of NAND gate <highlight><bold>12</bold></highlight> is coupled to power sequence circuit <highlight><bold>21</bold></highlight> and the input of inverter <highlight><bold>14</bold></highlight>. The output of inverter <highlight><bold>14</bold></highlight> is coupled to the input of inverter <highlight><bold>16</bold></highlight>. The output of inverter <highlight><bold>16</bold></highlight> is coupled to the input of power sequence circuit <highlight><bold>21</bold></highlight>, which outputs Out<highlight><bold>2</bold></highlight> via output inverter <highlight><bold>15</bold></highlight>. Power sequence circuit <highlight><bold>21</bold></highlight> is enabled through the Enable signal from enable circuit <highlight><bold>50</bold></highlight> and inverter <highlight><bold>75</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Second output circuitry is similar in function and scope to first output circuitry <highlight><bold>10</bold></highlight>A, except for the addition of hysteresis inverters <highlight><bold>14</bold></highlight> and <highlight><bold>16</bold></highlight>, which supply additional noise immunity to the second output circuitry. Thus, second output circuitry will not be described in detail in subsequent figures, FIGS. <highlight><bold>2</bold></highlight>-<highlight><bold>5</bold></highlight> (except for the shared elements, enable circuit <highlight><bold>50</bold></highlight>, level shifter <highlight><bold>80</bold></highlight>, and inverter <highlight><bold>75</bold></highlight>). Additionally, power sequence circuit <highlight><bold>21</bold></highlight> is similar in circuitry, scope and function to power sequence circuit <highlight><bold>20</bold></highlight>, and thus will not be described in detail in reference to the first embodiment of the present invention. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> In operation, the output inverters <highlight><bold>15</bold></highlight> and <highlight><bold>17</bold></highlight> are forced to a zero state whenever the first voltage supply of receiver <highlight><bold>10</bold></highlight> is disconnected, as will be discussed in greater detail with reference to FIGS. <highlight><bold>2</bold></highlight>-<highlight><bold>5</bold></highlight>. Thus, the power-up sequence can occur in any order without affecting the reliability of receiver <highlight><bold>10</bold></highlight> of the present invention. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Power sequence circuits <highlight><bold>20</bold></highlight> and <highlight><bold>21</bold></highlight> of the present invention isolate the use of the first and second power supplies, which prevents a large skew between rise and fall transitions at Out<highlight><bold>1</bold></highlight> and Out<highlight><bold>2</bold></highlight> at low Vdd voltages. The isolation of power supplies by power sequence circuits <highlight><bold>20</bold></highlight> and <highlight><bold>21</bold></highlight> also allows output inverters <highlight><bold>15</bold></highlight> and <highlight><bold>17</bold></highlight> and other output devices of power sequence circuits <highlight><bold>20</bold></highlight> and <highlight><bold>21</bold></highlight> to be composed of a first device topology, or, in this specific example, a thin-oxide material (that is, the output devices may be powered by Vdd instead of Vcc). The details of power sequence circuit <highlight><bold>20</bold></highlight> (and thus, power sequence circuit <highlight><bold>21</bold></highlight>) will be discussed in reference to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is an exemplary circuit diagram of the first output circuitry <highlight><bold>10</bold></highlight>A of receiver device <highlight><bold>10</bold></highlight> in accordance to the first embodiment of the present invention. As with this and subsequent figures, like reference numerals indicate similar elements, and once described, may not be detailed in subsequent figures. In this example, enable circuit <highlight><bold>50</bold></highlight> comprises NAND gate <highlight><bold>52</bold></highlight>, which uses Vdd as its power source. Control inputs, RG and RI are inputted into enable circuit <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Level shifter <highlight><bold>80</bold></highlight> comprises PFETs <highlight><bold>82</bold></highlight> and <highlight><bold>86</bold></highlight> and NFETs <highlight><bold>84</bold></highlight> and <highlight><bold>88</bold></highlight>. PFET <highlight><bold>82</bold></highlight> and NFET <highlight><bold>84</bold></highlight> are coupled between Vcc and ground. Likewise, PFET <highlight><bold>86</bold></highlight> and NFET <highlight><bold>88</bold></highlight> are coupled between Vcc and ground. The gate of NFET <highlight><bold>84</bold></highlight> receives the output of NAND gate <highlight><bold>52</bold></highlight>. The gate of NFET <highlight><bold>88</bold></highlight> receives the output of inverter <highlight><bold>75</bold></highlight>, which is coupled to the output of NAND gate <highlight><bold>52</bold></highlight>. The gates of PFET <highlight><bold>82</bold></highlight> and <highlight><bold>86</bold></highlight> are coupled to the drains of NFETs <highlight><bold>84</bold></highlight> and <highlight><bold>88</bold></highlight>, respectively. The gate of PFET <highlight><bold>86</bold></highlight> and drains of PFET <highlight><bold>82</bold></highlight> and NFET <highlight><bold>84</bold></highlight> are coupled to the input of NAND gate <highlight><bold>18</bold></highlight>. All devices in level shifter <highlight><bold>80</bold></highlight> are of a second device topology, or, for this specific example, are thick-oxide devices. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> Power sequence circuit <highlight><bold>20</bold></highlight> comprises level shifter circuit <highlight><bold>30</bold></highlight>, inverter <highlight><bold>22</bold></highlight>, and enable PFET <highlight><bold>25</bold></highlight>. Level shifter circuit <highlight><bold>30</bold></highlight> includes PFETs <highlight><bold>32</bold></highlight> and <highlight><bold>36</bold></highlight> and NFETs <highlight><bold>34</bold></highlight> and <highlight><bold>38</bold></highlight>. PFET <highlight><bold>32</bold></highlight> and NFET <highlight><bold>34</bold></highlight> are coupled between Vdd and ground. Likewise, PFET <highlight><bold>36</bold></highlight> and NFET <highlight><bold>38</bold></highlight> are coupled between Vdd and ground. The gate of NFET <highlight><bold>34</bold></highlight> receives the output of NAND gate <highlight><bold>18</bold></highlight>. The gate of NFET <highlight><bold>38</bold></highlight> receives the output of inverter <highlight><bold>22</bold></highlight>, which is coupled to the output of NAND gate <highlight><bold>18</bold></highlight>. The gates of PFET <highlight><bold>32</bold></highlight> and <highlight><bold>36</bold></highlight> are coupled to the drains of NFETs <highlight><bold>34</bold></highlight> and <highlight><bold>38</bold></highlight>, respectively. The gate of PFET <highlight><bold>32</bold></highlight> and drains of PFET <highlight><bold>36</bold></highlight> and NFET <highlight><bold>38</bold></highlight> are coupled to the drain of enable PFET <highlight><bold>25</bold></highlight> and output inverter <highlight><bold>17</bold></highlight>. The source of enable PFET <highlight><bold>25</bold></highlight> is tied to Vdd, and the gate of enable PFET <highlight><bold>25</bold></highlight> is coupled to the output of inverter <highlight><bold>75</bold></highlight> and receives the Enable signal therefrom. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In operation, enable PFET <highlight><bold>25</bold></highlight> is controlled by control inputs RG and RI. Thus, first output circuit <highlight><bold>10</bold></highlight>A and receiver <highlight><bold>10</bold></highlight> will operate the same during power-up, power-down (e.g., sleep mode) or normal operation mode. That is, when Enable is low (i.e., RG and RI produce a high output at NAND gate <highlight><bold>50</bold></highlight>), Out<highlight><bold>1</bold></highlight> is low, independent of the value of INPUT. When Enable is high (i.e., RG and RI produce a low output at NAND gate <highlight><bold>50</bold></highlight>), Out<highlight><bold>1</bold></highlight> reflects the value of INPUT. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Level shifter circuit <highlight><bold>30</bold></highlight> of the present invention isolates the first and second voltage supply, allowing the use of thin-oxide devices for PFETs <highlight><bold>32</bold></highlight> and <highlight><bold>36</bold></highlight>, enable PFET <highlight><bold>25</bold></highlight> and output inverter <highlight><bold>17</bold></highlight>. Also, level shifter circuit <highlight><bold>30</bold></highlight> minimizes skew between rise and fall transitions. NAND gate <highlight><bold>18</bold></highlight>, inverter <highlight><bold>22</bold></highlight>, and NFETs <highlight><bold>34</bold></highlight> and <highlight><bold>38</bold></highlight> remain as thick-oxide devices as with prior receivers. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight>-<highlight><bold>5</bold></highlight> are circuit diagrams of the first output circuitry of receiver device <highlight><bold>10</bold></highlight> that are similar to the first output circuitry <highlight><bold>10</bold></highlight>A of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, except for enable circuit <highlight><bold>50</bold></highlight>. Specifically, <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a circuit diagram of first output circuitry <highlight><bold>110</bold></highlight>A having enable circuit <highlight><bold>150</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a circuit diagram of first output circuitry <highlight><bold>210</bold></highlight>A having enable circuit <highlight><bold>250</bold></highlight>, and <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a circuit diagram of first output circuitry <highlight><bold>310</bold></highlight>A having enable circuit <highlight><bold>350</bold></highlight>. Descriptions of similar elements (i.e., the circuitry and function of elements <highlight><bold>18</bold></highlight>, <highlight><bold>20</bold></highlight>, <highlight><bold>17</bold></highlight>, <highlight><bold>80</bold></highlight> and <highlight><bold>75</bold></highlight>) for FIGS. <highlight><bold>3</bold></highlight>-<highlight><bold>5</bold></highlight> are detailed in reference to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows first output circuitry <highlight><bold>110</bold></highlight>A that is similar to first output circuitry <highlight><bold>10</bold></highlight>A of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, except that enable circuit <highlight><bold>150</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> comprises a 3-input NAND gate <highlight><bold>152</bold></highlight> instead of a 2-input NAND gate <highlight><bold>52</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The control inputs into 3-input NAND gate <highlight><bold>152</bold></highlight> are RG, RI and second voltage supply, Vcc. Inputting Vcc into NAND gate <highlight><bold>52</bold></highlight> ensures that the output Out<highlight><bold>1</bold></highlight> is forced to zero whenever Vcc is disconnected or powered down independent of the control signals. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows first output circuitry <highlight><bold>210</bold></highlight>A that is similar to first output circuitry <highlight><bold>10</bold></highlight>A of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, except that enable circuit <highlight><bold>250</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> comprises an inverter <highlight><bold>252</bold></highlight> instead of NAND gate <highlight><bold>52</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0051" lvl="7"><number>&lsqb;0051&rsqb;</number> In this example, the input of inverter <highlight><bold>252</bold></highlight> is Vcc. Inverter <highlight><bold>252</bold></highlight> uses Vdd as its power source. Control signals RG and RI are not used in this example. Inverter <highlight><bold>252</bold></highlight> will sense if Vcc is powered down. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows first output circuitry <highlight><bold>310</bold></highlight>A that is similar to first output circuitry <highlight><bold>10</bold></highlight>A of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, except for enable circuit <highlight><bold>350</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. Enable circuit <highlight><bold>350</bold></highlight> comprises resistors <highlight><bold>352</bold></highlight> and <highlight><bold>354</bold></highlight>, PFET <highlight><bold>356</bold></highlight>, NFETs <highlight><bold>358</bold></highlight> and <highlight><bold>360</bold></highlight>, and inverters <highlight><bold>362</bold></highlight>, <highlight><bold>364</bold></highlight>, and <highlight><bold>366</bold></highlight>. Inverters <highlight><bold>362</bold></highlight>, <highlight><bold>364</bold></highlight>, and <highlight><bold>366</bold></highlight> are powered by Vdd. PFET <highlight><bold>356</bold></highlight> and NFET <highlight><bold>358</bold></highlight> are coupled together between Vdd and ground. Control input Vcc is coupled to the gate of PFET <highlight><bold>356</bold></highlight> and to the first side of resistor <highlight><bold>352</bold></highlight>. The second side of resistor <highlight><bold>352</bold></highlight> is coupled to the first side of resistor <highlight><bold>354</bold></highlight> and to the gate of NFET <highlight><bold>358</bold></highlight>. The second side of resistor <highlight><bold>354</bold></highlight> is coupled to the drain of NFET <highlight><bold>360</bold></highlight>, which has its source tied to ground. The drains of PFET <highlight><bold>356</bold></highlight> and NFET <highlight><bold>358</bold></highlight> are coupled together and to the input of inverter <highlight><bold>362</bold></highlight>. The output of inverter <highlight><bold>362</bold></highlight> is coupled to the input of inverters <highlight><bold>364</bold></highlight> and <highlight><bold>366</bold></highlight>, and to the inputs of inverter <highlight><bold>75</bold></highlight> and level shifter <highlight><bold>80</bold></highlight>. The output of inverter <highlight><bold>364</bold></highlight> is coupled to the input of inverter <highlight><bold>362</bold></highlight>. The output of inverter <highlight><bold>366</bold></highlight> is coupled to the gate of NFET <highlight><bold>360</bold></highlight>. Resistors <highlight><bold>352</bold></highlight> and <highlight><bold>354</bold></highlight>, as well as transistors <highlight><bold>356</bold></highlight>, <highlight><bold>358</bold></highlight> and <highlight><bold>360</bold></highlight> are of a topology capable of supporting Vcc, while the remainder of enable circuit <highlight><bold>350</bold></highlight> may be comprised of topologies capable of supporting Vdd. The topologies used may include, but are not limited to, a mixture of thick and thin oxide FETs. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> In operation, enable circuit <highlight><bold>350</bold></highlight> senses Vcc in each of its four states, that is, when Vcc is stable low, when Vcc is rising from low to high, when Vcc is stable high, and when Vcc is descending from high to low. As will be described in detail below in reference to these four states, enable circuit <highlight><bold>350</bold></highlight> is able to lock into a stable and valid state before a power up or power down glitch can occur, thus producing a valid Enable signal. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> When Vcc is stable low, PFET <highlight><bold>356</bold></highlight> is on, and the cross-couple formed by inverters <highlight><bold>362</bold></highlight> and <highlight><bold>364</bold></highlight> holds node N<highlight><bold>2</bold></highlight> high. Node N<highlight><bold>3</bold></highlight> is held low. Node N<highlight><bold>4</bold></highlight> will be high, which turns on NFET <highlight><bold>360</bold></highlight>. At steady state, no current should flow through devices NFET <highlight><bold>360</bold></highlight> or resistors <highlight><bold>352</bold></highlight> and <highlight><bold>354</bold></highlight>, and node N<highlight><bold>1</bold></highlight> is low. Thus, NFET <highlight><bold>358</bold></highlight> is off, preventing any leakage path from PFET <highlight><bold>356</bold></highlight> to NFET <highlight><bold>358</bold></highlight>. Node N<highlight><bold>3</bold></highlight> indicates to the rest of the receiver that Vcc is not present. The cross-couple function of inverters <highlight><bold>362</bold></highlight> and <highlight><bold>364</bold></highlight> and resistor divider (resistor <highlight><bold>352</bold></highlight>/resistor <highlight><bold>354</bold></highlight>) isolate node N<highlight><bold>3</bold></highlight> from changing with any noise coupling onto Vcc. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> When Vcc is rising from low to high, PFET <highlight><bold>356</bold></highlight> will turn off at a certain threshold voltage. At this point, node N<highlight><bold>3</bold></highlight> is still held low by the cross-coupling of inverters <highlight><bold>362</bold></highlight> and <highlight><bold>364</bold></highlight>. As Vcc rises, the voltage at node N<highlight><bold>1</bold></highlight> rises, but because NFET <highlight><bold>360</bold></highlight> is on, node N<highlight><bold>1</bold></highlight> lags the rising of Vcc by a resistor division. Resistors <highlight><bold>352</bold></highlight> and <highlight><bold>354</bold></highlight> are set so that most of the voltage is taken across resistor <highlight><bold>352</bold></highlight>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> The ratio of resistor <highlight><bold>352</bold></highlight> to resistor <highlight><bold>354</bold></highlight> is used in setting the enable circuit&apos;s <highlight><bold>350</bold></highlight> trip point relative to Vcc. That is, the pre-determined resistor division will determine at what percentage of Vcc the valid Enable signal comes on. As the voltage at node N<highlight><bold>1</bold></highlight> overcomes the threshold voltage of NFET <highlight><bold>358</bold></highlight>, NFET <highlight><bold>358</bold></highlight> will turn on and overcome the cross-coupled inverters, which will then set node N<highlight><bold>2</bold></highlight> low and node N<highlight><bold>3</bold></highlight> high. Node N<highlight><bold>3</bold></highlight> signals that Vcc is available. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> When Vcc is stable high, node N<highlight><bold>4</bold></highlight> is low, turning off NFET <highlight><bold>360</bold></highlight>. PFET <highlight><bold>356</bold></highlight> remains off and NFET <highlight><bold>358</bold></highlight> remains on. The cross-coupled inverters <highlight><bold>362</bold></highlight> and <highlight><bold>364</bold></highlight> hold node N<highlight><bold>3</bold></highlight> high and no DC leakage exists because NFET <highlight><bold>360</bold></highlight> is off. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> Finally, when Vcc drops from high to low, PFET <highlight><bold>356</bold></highlight> begins to turn on and NFET <highlight><bold>360</bold></highlight> begins to turn off. This happens because at stable high, PFET <highlight><bold>356</bold></highlight> and NFET <highlight><bold>358</bold></highlight> are working as an inverter, with the unity gain point of the system being determined by the combination of drive capabilities for PFET <highlight><bold>356</bold></highlight>, NFET <highlight><bold>358</bold></highlight> and inverter <highlight><bold>364</bold></highlight>. As Vcc drops and when the PFET <highlight><bold>356</bold></highlight> and NFET <highlight><bold>358</bold></highlight> &ldquo;inverter&rdquo; reaches unity gain, the cross-coupled inverters transition node N<highlight><bold>3</bold></highlight> to low, signaling the absence of Vcc. Hence, the pre-determined values of FETs <highlight><bold>356</bold></highlight> and <highlight><bold>358</bold></highlight> will determine at what percentage of Vcc the Enable signal becomes invalid and is turned off. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> Once node N<highlight><bold>3</bold></highlight> goes low, node N<highlight><bold>4</bold></highlight> will go high, turning on NFET <highlight><bold>360</bold></highlight>. A resistive path is then formed from Vcc to ground, with the voltage at node N<highlight><bold>1</bold></highlight> dropping and turning off NFET <highlight><bold>358</bold></highlight>. Once the discharge of resistive the path is complete, node N<highlight><bold>1</bold></highlight> is pulled all the way to ground, eliminating DC current and producing the Vcc stable low state. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> In general, FETs <highlight><bold>356</bold></highlight> and <highlight><bold>358</bold></highlight>, the cross-coupled inverters <highlight><bold>362</bold></highlight> and <highlight><bold>364</bold></highlight> and resistors <highlight><bold>352</bold></highlight> and <highlight><bold>354</bold></highlight> of enable circuit <highlight><bold>350</bold></highlight> ensure that a valid and stable state is reached and locked in, preventing a glitch during power up, or power down. The values of resistors <highlight><bold>352</bold></highlight> and <highlight><bold>354</bold></highlight> determine the percentage of Vcc needed to enable receiver device <highlight><bold>310</bold></highlight>A (and any other receiver device that is connected to enable circuit <highlight><bold>350</bold></highlight>), and the values of FETs <highlight><bold>356</bold></highlight> and <highlight><bold>358</bold></highlight> determine at what percentage of Vcc receiver device <highlight><bold>310</bold></highlight>A will be disabled. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> illustrates a circuit diagram of a receiver device <highlight><bold>110</bold></highlight> in accordance to a second embodiment of the present invention. This embodiment is used for low voltages (e.g., Vdd may be in the range of 0.9 V to 1.6 V and Vcc in the range of 1.4 V to 1.6 V) wherein Vcc and Vdd are close in value. Although elements <highlight><bold>12</bold></highlight>, <highlight><bold>14</bold></highlight>, <highlight><bold>16</bold></highlight>, <highlight><bold>18</bold></highlight>, <highlight><bold>50</bold></highlight>, <highlight><bold>75</bold></highlight> and <highlight><bold>80</bold></highlight> are similar to those of receiver device <highlight><bold>10</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the power sequence circuits <highlight><bold>120</bold></highlight> and <highlight><bold>121</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference> are different than those of <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Furthermore, unlike <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the elements of receiver device <highlight><bold>110</bold></highlight> may all be comprised of a single device topology (specifically for this example, a thin-oxide topology) since Vdd and Vcc are close in value. Although a thin-oxide topology is disclosed in reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the invention is not limited to such, and other device topologies that are suitable for voltage supplies of the present invention may also be used. <cross-reference target="DRAWINGS">FIG. 6</cross-reference> does not use elements <highlight><bold>15</bold></highlight> and <highlight><bold>17</bold></highlight> as in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, and adds element <highlight><bold>125</bold></highlight> in accordance to the second embodiment of the present invention. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> As with <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, receiver device <highlight><bold>110</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference> comprises a first and second voltage supply, Vdd and Vcc, respectively. A first and second output Out<highlight><bold>1</bold></highlight> and Out<highlight><bold>2</bold></highlight> are also shown. Again, although only two voltage supplies and two outputs are shown, receiver device <highlight><bold>110</bold></highlight> is not limited to such. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> Receiver device <highlight><bold>110</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference> includes NAND gates <highlight><bold>12</bold></highlight> and <highlight><bold>18</bold></highlight>, inverters <highlight><bold>14</bold></highlight>, <highlight><bold>16</bold></highlight> and <highlight><bold>75</bold></highlight>, power sequence circuits <highlight><bold>120</bold></highlight> and <highlight><bold>121</bold></highlight>, power sequence enable circuit <highlight><bold>125</bold></highlight>, enable circuit <highlight><bold>50</bold></highlight> and level shifter <highlight><bold>80</bold></highlight>. NAND gates <highlight><bold>12</bold></highlight> and <highlight><bold>18</bold></highlight> receive a first input INPUT preferably from a bond pad on the same chip, and a second input from the output of level shifter <highlight><bold>80</bold></highlight>. The output of NAND gate <highlight><bold>18</bold></highlight> is coupled to power sequence circuit <highlight><bold>120</bold></highlight>, which outputs Out<highlight><bold>1</bold></highlight>. The output of NAND gate <highlight><bold>12</bold></highlight> is coupled to power sequence circuit <highlight><bold>121</bold></highlight>, which outputs Out<highlight><bold>2</bold></highlight>. NAND gate <highlight><bold>12</bold></highlight> is also coupled to the input of inverter <highlight><bold>14</bold></highlight>. The output of inverter <highlight><bold>14</bold></highlight> is coupled to the input of inverter <highlight><bold>16</bold></highlight>, and the output of inverter <highlight><bold>16</bold></highlight> is coupled to the input of power sequence circuit <highlight><bold>121</bold></highlight>. NAND gates <highlight><bold>12</bold></highlight> and <highlight><bold>18</bold></highlight>, and inverters <highlight><bold>14</bold></highlight> and <highlight><bold>16</bold></highlight> utilize Vcc as their power source. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> Control inputs are inputted into enable circuit <highlight><bold>50</bold></highlight>. Enable circuit <highlight><bold>50</bold></highlight> is coupled to level shifter <highlight><bold>80</bold></highlight> and inverter <highlight><bold>75</bold></highlight>. Inverter <highlight><bold>75</bold></highlight> outputs an enable signal, En<highlight><bold>1</bold></highlight>, which is inputted into level shifter <highlight><bold>80</bold></highlight>. Inverter <highlight><bold>75</bold></highlight> utilizes Vdd as its power source. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> Power sequence enable circuit <highlight><bold>125</bold></highlight> outputs a second enable signal, En<highlight><bold>2</bold></highlight>, which is inputted into power sequence circuits <highlight><bold>121</bold></highlight> and <highlight><bold>122</bold></highlight>. Power sequence enable circuit <highlight><bold>125</bold></highlight> includes PFET <highlight><bold>142</bold></highlight> and NFET <highlight><bold>144</bold></highlight>. PFET <highlight><bold>142</bold></highlight> and NFET <highlight><bold>144</bold></highlight> are coupled together between Vdd and ground. The gates of PFET <highlight><bold>142</bold></highlight> and NFET <highlight><bold>144</bold></highlight> are tied to Vcc. The drains of PFET <highlight><bold>142</bold></highlight> and NFET <highlight><bold>144</bold></highlight> are coupled to the gates of PFET <highlight><bold>132</bold></highlight> and NFET <highlight><bold>140</bold></highlight> of power sequence circuit <highlight><bold>121</bold></highlight>, and to the gates of PFET <highlight><bold>122</bold></highlight> and NFET <highlight><bold>150</bold></highlight> of power sequence circuit <highlight><bold>120</bold></highlight>. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> Power sequence circuit <highlight><bold>120</bold></highlight> comprises a modified NOR gate, including PFETs <highlight><bold>122</bold></highlight> and <highlight><bold>124</bold></highlight> and NFETs <highlight><bold>126</bold></highlight> and <highlight><bold>128</bold></highlight>, and enable NFET <highlight><bold>150</bold></highlight>. PFETs <highlight><bold>122</bold></highlight> and <highlight><bold>124</bold></highlight>, and NFETs <highlight><bold>126</bold></highlight> and <highlight><bold>128</bold></highlight> are coupled together between Vcc and ground. The gate of PFET <highlight><bold>122</bold></highlight> receives En<highlight><bold>2</bold></highlight>. The gates of PFET <highlight><bold>124</bold></highlight> and NFET <highlight><bold>126</bold></highlight> are tied together and receive the output from NAND gate <highlight><bold>18</bold></highlight>. The drains of PFET <highlight><bold>124</bold></highlight> and NFET <highlight><bold>126</bold></highlight> are also tied together and to the drain of enable NFET <highlight><bold>150</bold></highlight> and output Out<highlight><bold>1</bold></highlight>. The gate of NFET <highlight><bold>128</bold></highlight> is tied to Vdd. The gate of enable NFET <highlight><bold>150</bold></highlight> receives En<highlight><bold>2</bold></highlight>, and the source of NFET <highlight><bold>150</bold></highlight> is tied to ground. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> Power sequence circuit <highlight><bold>121</bold></highlight> comprises a modified NOR gate, including PFETs <highlight><bold>132</bold></highlight> and <highlight><bold>134</bold></highlight> and NFETs <highlight><bold>136</bold></highlight> and <highlight><bold>138</bold></highlight>, and enable NFET <highlight><bold>140</bold></highlight>. PFETs <highlight><bold>132</bold></highlight> and <highlight><bold>134</bold></highlight>, and NFETs <highlight><bold>136</bold></highlight> and <highlight><bold>138</bold></highlight> are coupled together between Vcc and ground. The gate of PFET <highlight><bold>132</bold></highlight> receives En<highlight><bold>2</bold></highlight>. The gates of PFET <highlight><bold>134</bold></highlight> and NFET <highlight><bold>136</bold></highlight> are tied together and receive the output from NAND gate <highlight><bold>12</bold></highlight>. The drains of PFET <highlight><bold>134</bold></highlight> and NFET <highlight><bold>136</bold></highlight> are also tied together and to the drain of enable NFET <highlight><bold>140</bold></highlight> and output Out<highlight><bold>2</bold></highlight>. The gate of NFET <highlight><bold>138</bold></highlight> is tied to Vdd. The gate of enable NFET <highlight><bold>140</bold></highlight> receives En<highlight><bold>2</bold></highlight>, and the source of NFET <highlight><bold>140</bold></highlight> is tied to ground. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> In operation, the outputs Out<highlight><bold>1</bold></highlight> and Out<highlight><bold>2</bold></highlight> are zero when Vcc is zero. That is, power sequence enable circuit <highlight><bold>125</bold></highlight> senses Vcc and turns off PFETs <highlight><bold>132</bold></highlight>, <highlight><bold>122</bold></highlight> and enable NFETs <highlight><bold>140</bold></highlight> and <highlight><bold>150</bold></highlight> when Vcc is at a stable low, or is dropping from high to low. Conversely, power sequence enable circuit <highlight><bold>125</bold></highlight> turns on PFETs <highlight><bold>132</bold></highlight>, <highlight><bold>122</bold></highlight> and disables NFETs <highlight><bold>140</bold></highlight> and <highlight><bold>150</bold></highlight> when Vcc is at a stable high, or is rising from low to high. The strength of PFET <highlight><bold>142</bold></highlight> in comparison to NFET <highlight><bold>144</bold></highlight> of power sequence enable circuit <highlight><bold>125</bold></highlight> allows for noise immunity and a strong pull-down ratio. That is, PFET <highlight><bold>142</bold></highlight> is weak in comparison to NFET <highlight><bold>144</bold></highlight>, requiring Vcc to reach a determined threshold before power sequence enable circuit <highlight><bold>125</bold></highlight> indicates Vcc to be off. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> The stacked PFETs <highlight><bold>132</bold></highlight> and <highlight><bold>122</bold></highlight> in power sequence circuits <highlight><bold>120</bold></highlight> and <highlight><bold>121</bold></highlight>, respectively, prevent the current path from flowing in the incorrect direction. Therefore, no level shifter is needed in power sequence circuits <highlight><bold>120</bold></highlight> and <highlight><bold>121</bold></highlight> to isolate the output, allowing receiver <highlight><bold>110</bold></highlight> to operate at a higher speed than receiver <highlight><bold>10</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The thin-oxide elements of <cross-reference target="DRAWINGS">FIG. 6</cross-reference> also assist in speeding up the operation of receiver <highlight><bold>110</bold></highlight>. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Thus, this invention provides a receiver device with multiple voltage supplies that allows the output stage of the receiver device to go to safe state (e.g., low) whenever its voltage is disconnected or powered-down, independent of any of its normal control circuits. Furthermore, the isolation of the multiple voltage supplies provides a low skew at the output of the receiver device. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> While the invention has been particularly shown and described with reference to a specific embodiment thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A receiver device comprising: 
<claim-text>a first and second voltage supply; </claim-text>
<claim-text>an input circuit using said second voltage supply for receiving an input; </claim-text>
<claim-text>a power sequence circuit using said first voltage supply, said power sequence circuit coupled to said input circuit and outputting an output corresponding with said input when enabled and placing said output in a safe voltage level when disabled; and </claim-text>
<claim-text>an enable circuit, coupled to said power sequence circuit, for enabling and disabling said power sequence circuit corresponding to a voltage level of said second voltage supply. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said power sequence circuit comprises: 
<claim-text>a level shifter for isolating said first voltage supply from said second voltage supply; and </claim-text>
<claim-text>an enable PFET, coupled to said enable circuit and said level shifter, for placing the output of said power sequence circuit at a safe voltage level when said enable circuit outputs an enable signal at a first voltage level, </claim-text>
<claim-text>wherein said first voltage level of said enable signal corresponds to when said second voltage supply drops below a predetermined value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said enable circuit comprises: 
<claim-text>a NAND gate, powered by said first voltage supply, for receiving control inputs and outputting an inverted enable signal; and </claim-text>
<claim-text>an inverter, coupled to the output of said NAND gate for outputting said enable signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein one of said control inputs comprises said second voltage supply. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said enable circuit comprises: 
<claim-text>at least one inverter, powered by said first voltage supply, for receiving said second voltage supply and outputting said enable signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said enable circuit comprises: 
<claim-text>a PFET, having a source, gate and drain, the source tied to said first voltage supply, and the gate receiving said second voltage supply; </claim-text>
<claim-text>a first NFET, having a source, gate and drain, the drain coupled to the drain of said PFET, forming a first node, the source tied to ground; </claim-text>
<claim-text>cross-coupled inverters, coupled between said first node and a second node and powered by said first voltage supply; </claim-text>
<claim-text>a second NFET, having a source, gate and drain, the source tied to ground; </claim-text>
<claim-text>an inverter, coupled between said second node and the gate of said second NFET and powered by said first voltage supply; and </claim-text>
<claim-text>a first and second resistor, each having a first and second side, said first side of said first resistor coupled to the gate of said PFET, the second side of said first resistor coupled to the first side of said second resistor and the gate of the said first NFET, and the second side of said second resistor coupled to the drain of said second NFET, </claim-text>
<claim-text>wherein said enable signal is locked in at a valid voltage level at said second node corresponding to the voltage level of said second voltage supply. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said power sequence circuit comprises: 
<claim-text>a modified NOR gate; and </claim-text>
<claim-text>an enable NFET, coupled to said enable circuit and said modified NOR gate, </claim-text>
<claim-text>wherein said modified NOR gate and said enable NFET places the output of said power sequence circuit in a safe voltage level when said enable circuit outputs an enable signal at a first voltage level, said first voltage level of said enable signal corresponding to when said second voltage supply drops below a predetermined value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein said enable circuit comprises: 
<claim-text>an inverter, powered by said first voltage supply, for receiving said voltage level of said second voltage supply and outputting said enable signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein said modified NOR gate comprises: 
<claim-text>a first and second PFET, each having a gate, source and drain, the source of said first PFET tied to said first voltage supply, the drain of said first PFET coupled to the source of said second PFET, and the gate of said first PFET receiving said enable signal; and </claim-text>
<claim-text>a first and second NFET, each having a gate, source and drain, the gate of said first NFET coupled to the gate of said second PFET and the output of said input circuit, the drain of said first NFET coupled to the drain of said second PFET for outputting said output, the source of said first NFET coupled to the drain of said second NFET, the gate of said second NFET tied to said first voltage supply, and the source of said second NFET tied to ground. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said input circuit comprises: 
<claim-text>a level shifter, coupled to said enable circuit; and </claim-text>
<claim-text>a NAND gate, coupled to said level shifter and said power sequence circuit, for receiving said input and an output of said level shifter, and outputting to said power sequence circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. A method of producing a valid output for a receiver device having a first and second voltage supply comprising the steps of: 
<claim-text>a) sensing a voltage level of said second voltage supply with an enable circuit; </claim-text>
<claim-text>b) producing an enable signal from said enable circuit at a first voltage level when said second voltage supply is above a predetermined value; </claim-text>
<claim-text>c) producing an enable signal from said enable circuit at a second voltage level when said second voltage supply drops below a predetermined value; </claim-text>
<claim-text>d) enabling a power sequence circuit with said enable signal at said first voltage level; </claim-text>
<claim-text>e) disabling said power sequence circuit with said enable signal at said second voltage level; </claim-text>
<claim-text>f) outputting an output of said receiver device corresponding with an input of said receiver device when said power sequence circuit is enabled; and </claim-text>
<claim-text>g) placing said output of said receiver device at a safe voltage level when said power sequence circuit is disabled. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein step d) further comprises the steps of: 
<claim-text>d1) enabling said power sequence circuit when said enable signal at said first voltage level disables a PFET in said power sequence circuit; and </claim-text>
<claim-text>d2) disabling said power sequence circuit when said enable signal at said second voltage level enables said PFET in said power sequence circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein step a) further comprises the step of: 
<claim-text>a1) sensing said second power supply with a NAND gate. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein step a) further comprises the steps of: 
<claim-text>a1) sensing said second power supply with a PFET, an NFET, and a resistor divider; </claim-text>
<claim-text>a2) producing an enable signal at a first voltage level when said second voltage supply is above a value predetermined by said resistor divider; and </claim-text>
<claim-text>a3) producing an enable signal at a second voltage level when said second voltage supply is below a value predetermined by said PFET and NFET. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein step d) further comprises the steps of: 
<claim-text>d1) enabling said power sequence circuit when said enable signal at said first voltage level disables an NFET in said power sequence circuit; and </claim-text>
<claim-text>d2) disabling said power sequence circuit when said enable signal at said second voltage level enables an NFET in said power sequence circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, further comprising the step of: 
<claim-text>h) isolating said first and second voltage supplies with a level shifter in said power sequence circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A system having at least one receiver device comprising: 
<claim-text>a first and second voltage supply for each of at least one receiver device; </claim-text>
<claim-text>an input circuit for each receiver device using said second voltage supply for receiving an input; </claim-text>
<claim-text>at least one power sequence circuit for each receiver device using said first voltage supply, each of said power sequence circuit coupled to said input circuit and outputting an output corresponding with said input when enabled and placing said output in a safe voltage level when disabled; and </claim-text>
<claim-text>an enable circuit, coupled to at least one of said power sequence circuit, for enabling and disabling said power sequence circuit corresponding to a voltage level of said second voltage supply. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The system of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein each of said power sequence circuit comprises: 
<claim-text>a level shifter for isolating said first voltage supply from said second voltage supply; and </claim-text>
<claim-text>an enable PFET, coupled to said enable circuit and said level shifter, for pulling the output of said power sequence circuit to a safe voltage level when said enable circuit outputs an enable signal at a first voltage level, </claim-text>
<claim-text>wherein said first voltage level of said enable signal corresponds to when said second voltage supply drops below a predetermined value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The system of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein each of said power sequence circuit comprises: 
<claim-text>a modified NOR gate; and </claim-text>
<claim-text>an enable NFET, coupled to said enable circuit and said modified NOR gate, </claim-text>
<claim-text>wherein said modified NOR gate and said enable NFET place the output of said power sequence circuit in a safe voltage level when said enable circuit outputs an enable signal at a first voltage level, said first voltage level of said enable signal corresponding to when said second voltage supply drops below a predetermined value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The system of <dependent-claim-reference depends_on="CLM-00011">claim 19</dependent-claim-reference>, wherein said modified NOR gate comprises: 
<claim-text>a first and second PFET, each having a gate, source and drain, the source of said first PFET tied to said first voltage supply, the drain of said first PFET coupled to the source of said second PFET, and the gate of said first PFET receiving said enable signal; and </claim-text>
<claim-text>a first and second NFET, each having a gate, source and drain, the gate of said first NFET coupled to the gate of said second PFET and the output of said input circuit, the drain of said first NFET coupled to the drain of said second PFET for outputting said output, the source of said first NFET coupled to the drain of said second NFET, the gate of said second NFET tied to said first voltage supply, and the source of said second NFET tied to ground.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001642A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001642A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001642A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001642A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001642A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001642A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001642A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
