vc707_sys_clock_mmcm1_clk_wiz.v,verilog,xil_defaultlib,../../../../mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
vc707_sys_clock_mmcm1.v,verilog,xil_defaultlib,../../../../mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
