$date
	Tue Sep 12 10:47:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sev_segment_drvr_tb $end
$var wire 7 ! obs_out [6:0] $end
$var reg 4 " in [3:0] $end
$var reg 5 # iteration [4:0] $end
$scope module det $end
$var wire 4 $ hex_in [3:0] $end
$var wire 7 % ss_pattern_out [6:0] $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * e $end
$var reg 1 + f $end
$var reg 1 , g $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
1+
1*
1)
1(
1'
1&
b1111110 %
b0 $
b0 #
b0 "
b1111110 !
$end
#1
0+
0*
0)
b110000 !
b110000 %
0&
b1 "
b1 $
b1 #
#2
1,
1*
1)
0(
b1101101 !
b1101101 %
1&
b10 "
b10 $
b10 #
#3
0*
b1111001 !
b1111001 %
1(
b11 "
b11 $
b11 #
#4
1+
0)
b110011 !
b110011 %
0&
b100 "
b100 $
b100 #
#5
1)
0'
b1011011 !
b1011011 %
1&
b101 "
b101 $
b101 #
#6
b1011111 !
b1011111 %
1*
b110 "
b110 $
b110 #
#7
0,
0+
0*
0)
b1110000 !
b1110000 %
1'
b111 "
b111 $
b111 #
#8
1,
1+
1*
b1111111 !
b1111111 %
1)
b1000 "
b1000 $
b1000 #
#9
0*
b1110011 !
b1110011 %
0)
b1001 "
b1001 $
b1001 #
#10
b1110111 !
b1110111 %
1*
b1010 "
b1010 $
b1010 #
#11
1)
0'
b11111 !
b11111 %
0&
b1011 "
b1011 $
b1011 #
#12
0,
0(
b1001110 !
b1001110 %
1&
b1100 "
b1100 $
b1100 #
#13
1,
0+
1(
1'
b111101 !
b111101 %
0&
b1101 "
b1101 $
b1101 #
#14
1+
0(
0'
b1001111 !
b1001111 %
1&
b1110 "
b1110 $
b1110 #
#15
b1000111 !
b1000111 %
0)
b1111 "
b1111 $
b1111 #
#16
b10000 #
