
---------- Begin Simulation Statistics ----------
final_tick                               92859041157000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12892                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827004                       # Number of bytes of host memory used
host_op_rate                                    20891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   775.69                       # Real time elapsed on the host
host_tick_rate                              100485846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077946                       # Number of seconds simulated
sim_ticks                                 77945730750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2086173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4174416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2028814                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       176712                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4418072                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1627573                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2028814                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       401241                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4428214                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             281                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        29832                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12900226                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9426978                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       176732                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        473099                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15917138                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    153731717                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.105408                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.645553                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    147036887     95.65%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3158576      2.05%     97.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1308122      0.85%     98.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       910178      0.59%     99.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       554599      0.36%     99.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        91081      0.06%     99.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       153622      0.10%     99.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        45553      0.03%     99.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       473099      0.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    153731717                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      15.589144                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                15.589144                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     149500534                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33718223                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1688718                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2731984                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         176849                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1791906                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4705538                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1612963                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1635                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4428214                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3023091                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             152571622                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         18906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               24412237                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1655                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          353698                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.028406                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3139857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1627854                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.156598                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    155890000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.250532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.290447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        149480441     95.89%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           146625      0.09%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           619875      0.40%     96.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           343884      0.22%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           504274      0.32%     96.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           414157      0.27%     97.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1158063      0.74%     97.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           180269      0.12%     98.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3042412      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    155890000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       190092                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2343174                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.157944                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6626467                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1612963                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       112377353                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6910058                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5782                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2412872                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     32115634                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5013504                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       180345                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24622041                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         477182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        720171                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         176849                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1836834                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       149034                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        32862                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3343004                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1351044                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          173                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        96065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        94027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27991000                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24005800                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630459                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17647184                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.153990                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24014102                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33131913                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20040181                       # number of integer regfile writes
system.switch_cpus.ipc                       0.064147                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.064147                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        17805      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18077501     72.89%     72.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2662      0.01%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5030835     20.28%     93.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1673584      6.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24802387                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              268961                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010844                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65541     24.37%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          67738     25.19%     49.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        135682     50.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25053543                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    205779367                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24005800                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     48026756                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           32115634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24802387                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15910958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        15633                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     28554788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    155890000                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.159102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.690138                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    143962367     92.35%     92.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5966567      3.83%     96.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2736375      1.76%     97.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1429691      0.92%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       802821      0.51%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       426861      0.27%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       315354      0.20%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       163428      0.10%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        86536      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    155890000                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.159100                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3023389                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   300                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       448940                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       649882                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6910058                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2412872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12596848                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                155891440                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       141397413                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6307070                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2144292                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         402323                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         92191                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      87495183                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32892736                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     41485701                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3628863                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1844712                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         176849                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8542574                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20863294                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     49929114                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11449503                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            185380306                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            66405482                       # The number of ROB writes
system.switch_cpus.timesIdled                      26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       728018                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183747                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         728018                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2009133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137662                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1948511                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79110                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2009133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6262659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6262659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6262659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    142457920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    142457920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               142457920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2088243                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2088243    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2088243                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5247601000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10855566000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  77945730750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       278143                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3953912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6276105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6276141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142902848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142904000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2140703                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8810368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4233098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.171982                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.377365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3505080     82.80%     82.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 728018     17.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4233098                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2232352500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138559500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         4152                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4152                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         4152                       # number of overall hits
system.l2.overall_hits::total                    4152                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2088222                       # number of demand (read+write) misses
system.l2.demand_misses::total                2088243                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2088222                       # number of overall misses
system.l2.overall_misses::total               2088243                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 169926522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169928037000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 169926522000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169928037000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092395                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092395                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998016                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998016                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81373.782098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81373.689269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81373.782098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81373.689269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137662                       # number of writebacks
system.l2.writebacks::total                    137662                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2088222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2088239                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2088222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2088239                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 149044302000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 149045647000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 149044302000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 149045647000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998014                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71373.782098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71373.845139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71373.782098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71373.845139                       # average overall mshr miss latency
system.l2.replacements                        2140703                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140481                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140481                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140481                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       673488                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        673488                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79110                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6780709000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6780709000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85712.413096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85712.413096                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5989609000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5989609000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75712.413096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75712.413096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      2009112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2009115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 163145813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 163145813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012620                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81202.945879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81202.824627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2009112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2009112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 143054693000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 143054693000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998257                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71202.945879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71202.945879                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.896137                       # Cycle average of tags in use
system.l2.tags.total_refs                     3507205                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2140703                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.638343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.098739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.017027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2004.775531                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.978894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18877739                       # Number of tag accesses
system.l2.tags.data_accesses                 18877739                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    133646208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133647552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8810368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8810368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2088222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2088243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137662                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137662                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        13958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1714605877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1714623119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        13958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113032079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113032079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113032079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        13958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1714605877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1827655198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2088082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338910500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8550                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4211083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2088239                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137662                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2088239                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137662                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            147414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            114947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            129952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           136131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           128672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           142031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           159191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8769                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22957606000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10440495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             62109462250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10994.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29744.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1820614                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  119057                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2088239                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137662                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  952764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  847888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  256967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       286045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    497.981059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   297.087472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.032427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56196     19.65%     19.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        75971     26.56%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16156      5.65%     51.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11936      4.17%     56.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8822      3.08%     59.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8578      3.00%     62.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7160      2.50%     64.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6358      2.22%     66.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94868     33.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       286045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     244.197427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    122.627138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    346.407265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4678     54.71%     54.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1457     17.04%     71.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          807      9.44%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          446      5.22%     86.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          482      5.64%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          144      1.68%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           75      0.88%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           72      0.84%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           54      0.63%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           70      0.82%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           47      0.55%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           38      0.44%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           37      0.43%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           47      0.55%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           46      0.54%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           31      0.36%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8550                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.089639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.466512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8157     95.40%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               82      0.96%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              213      2.49%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      0.97%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8550                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133638336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8807616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133647296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8810368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1714.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1714.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   77945603500                       # Total gap between requests
system.mem_ctrls.avgGap                      35017.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    133637248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8807616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 13958.429660369822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1714490924.828490495682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112996772.437084376812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2088222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137662                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  62108818000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1908945271750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29742.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13866900.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            844797660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            449016810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7805476560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362581200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6152546400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33670475130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1577016000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50861909760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.529770                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3692916000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2602600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71650204000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1197577920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            636523965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7103550300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355789980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6152546400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32501542500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2561415360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50508946425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.001448                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6119744500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2602600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69223375500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    77945720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3023064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3023076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3023064                       # number of overall hits
system.cpu.icache.overall_hits::total         3023076                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3023091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3023104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3023091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3023104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3023064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3023076                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3023091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3023104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015104                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.014264                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6046226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6046226                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3302203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3302204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3302203                       # number of overall hits
system.cpu.dcache.overall_hits::total         3302204                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2421423                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2421426                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2421423                       # number of overall misses
system.cpu.dcache.overall_misses::total       2421426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 196722751849                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 196722751849                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 196722751849                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 196722751849                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5723626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5723630                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5723626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5723630                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.423058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.423058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.423058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.423058                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81242.621322                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81242.520667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81242.621322                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81242.520667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9761140                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            350649                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.837353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140481                       # number of writebacks
system.cpu.dcache.writebacks::total            140481                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       329049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       329049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       329049                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       329049                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092374                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 173502284849                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 173502284849                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 173502284849                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 173502284849                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.365568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.365568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.365568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.365568                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82921.258269                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82921.258269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82921.258269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82921.258269                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091352                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2320145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2320146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2341668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2341671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 189731243000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 189731243000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4661813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4661817                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.502308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.502309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81023.972228                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81023.868426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       329047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       329047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 166590548000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 166590548000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.431725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.431725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82772.935391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82772.935391                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6991508849                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6991508849                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87662.326487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87662.326487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6911736849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6911736849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075110                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86664.286597                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86664.286597                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92859041157000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.859287                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5393244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091352                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.578831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.859285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000839                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          782                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13539636                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13539636                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               93065212736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19702                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827140                       # Number of bytes of host memory used
host_op_rate                                    31714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2030.27                       # Real time elapsed on the host
host_tick_rate                              101548885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      64387777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.206172                       # Number of seconds simulated
sim_ticks                                206171579000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5694138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11388281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5427805                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       397383                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11101611                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4124818                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5427805                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1302987                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11118082                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             524                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        51982                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36217550                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26808270                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       397421                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1499909                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     36524893                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    407423324                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.118263                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.690929                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    387802170     95.18%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9238285      2.27%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3803575      0.93%     98.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2661020      0.65%     99.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1559018      0.38%     99.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       197780      0.05%     99.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       500499      0.12%     99.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       161068      0.04%     99.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1499909      0.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    407423324                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182483                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410175                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410175     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550971      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183209                       # Class of committed instruction
system.switch_cpus.commit.refs               13961146                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      13.744771                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                13.744771                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     395728231                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       88357057                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4392814                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6701453                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         397750                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5122475                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13102964                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120157                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4972521                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4341                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11118082                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8180123                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             403492923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63675215                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3914                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          795500                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 26                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.026963                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8448073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4125342                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.154423                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    412342723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.243829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.267709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        395610339     95.94%     95.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           345848      0.08%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1816582      0.44%     96.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           802122      0.19%     96.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1471968      0.36%     97.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1236196      0.30%     97.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2967059      0.72%     98.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           456218      0.11%     98.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7636391      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    412342723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       421170                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6615617                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.164928                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18892944                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4972521                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       302163205                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17834711                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7116417                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     84692646                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13920423                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       437476                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68007066                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1206877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2424267                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         397750                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5595690                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       394426                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       133844                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          486                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7424549                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3565455                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          486                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       209526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       211644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77603563                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66489768                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.612110                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47501888                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.161249                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66511486                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95001474                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54892253                       # number of integer regfile writes
system.switch_cpus.ipc                       0.072755                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.072755                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        30554      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49290457     72.02%     72.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4709      0.01%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13953856     20.39%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5164970      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68444546                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              786820                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011496                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          168286     21.39%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         197888     25.15%     46.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        420646     53.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69200812                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    550056658                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66489768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    121202624                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           84692646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68444546                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     36509511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        38027                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     64088804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    412342723                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.165989                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.694273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    378279114     91.74%     91.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18029006      4.37%     96.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7462797      1.81%     97.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3768141      0.91%     98.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2151410      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1167339      0.28%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       862198      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       411744      0.10%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       210974      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    412342723                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.165989                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8180684                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   562                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1461021                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2066796                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17834711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7116417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34865416                       # number of misc regfile reads
system.switch_cpus.numCycles                412343158                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       368118247                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       19434762                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5621811                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         974732                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        202489                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     230484164                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       86443202                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    108346541                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9334940                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9478722                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         397750                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28869975                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         47428632                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    133141593                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32992279                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            490631517                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           174341878                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5705258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1994001                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11410519                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1994001                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 206171579000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5475540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       401712                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5292426                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218601                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5475542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17082421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17082421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17082421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    390134528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    390134528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               390134528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5694143                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5694143    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5694143                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14439758500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29666194500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 206171579000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 206171579000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 206171579000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 206171579000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5485274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       811519                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10747641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219985                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5485274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17115776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17115778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391364160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391364224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5853902                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25709568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11559163                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.172504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.377818                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9565162     82.75%     82.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1994001     17.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11559163                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6115066500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8557887000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 206171579000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        11118                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11118                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        11118                       # number of overall hits
system.l2.overall_hits::total                   11118                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5694142                       # number of demand (read+write) misses
system.l2.demand_misses::total                5694143                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5694142                       # number of overall misses
system.l2.overall_misses::total               5694143                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        87500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 465905537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     465905625000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        87500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 465905537500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    465905625000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5705260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5705261                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5705260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5705261                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998051                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998051                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        87500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81821.903546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81821.904543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        87500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81821.903546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81821.904543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              401712                       # number of writebacks
system.l2.writebacks::total                    401712                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5694142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5694143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5694142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5694143                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        77500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 408964147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 408964225000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        77500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 408964147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 408964225000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998051                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71821.908814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71821.909812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71821.908814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71821.909812                       # average overall mshr miss latency
system.l2.replacements                        5853902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       409807                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           409807                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       409807                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       409807                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1834237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1834237                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1385                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218601                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218601                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18846789500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18846789500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       219986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.993704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86215.477056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86215.477056                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218601                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16660789500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16660789500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.993704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76215.522802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76215.522802                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        87500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        87500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        87500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        87500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        77500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        77500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5475541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5475541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 447058748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 447058748000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5485274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5485274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81646.498127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81646.498127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5475541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5475541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 392303358000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 392303358000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71646.501779                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71646.501779                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 206171579000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     9579333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5855950                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.635829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.118558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2002.881123                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.977969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1677                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51495978                       # Number of tag accesses
system.l2.tags.data_accesses                 51495978                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 206171579000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    364425024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          364425088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25709568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25709568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5694141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5694142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       401712                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             401712                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1767581282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1767581593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      124699865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            124699865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      124699865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1767581282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1892281457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    400702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5691815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000482804500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24840                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24840                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11482655                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376387                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5694143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     401712                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5694143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   401712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2327                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1010                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            387980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            381013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            353260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            338669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            325922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            349003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            363799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           350831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           338608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           327228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           314845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           394865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25428                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64992414250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28459080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171713964250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11418.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30168.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4939791                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  345090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5694143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               401712                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2491954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2316678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  791971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   91213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       807631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.793395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.791062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.828859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       168801     20.90%     20.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       220560     27.31%     48.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46066      5.70%     53.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31914      3.95%     57.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22654      2.80%     60.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22707      2.81%     63.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18743      2.32%     65.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16628      2.06%     67.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       259558     32.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       807631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     229.146337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     94.181022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    519.134420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19593     78.88%     78.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2868     11.55%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1278      5.14%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          290      1.17%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          133      0.54%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           41      0.17%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           29      0.12%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           46      0.19%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           51      0.21%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           63      0.25%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           42      0.17%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           63      0.25%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           77      0.31%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           72      0.29%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           76      0.31%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           51      0.21%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           38      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           21      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            7      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24840                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.131320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.122667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.554659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23326     93.90%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              309      1.24%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              754      3.04%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              375      1.51%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.26%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24840                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              364276224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  148928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25644928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               364425152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25709568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1766.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1767.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    124.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  206171632000                       # Total gap between requests
system.mem_ctrls.avgGap                      33821.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    364276160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25644928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 310.421059538958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1766859242.999734640121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124386339.399379581213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5694142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       401712                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        36500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 171713927750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5052758634500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30156.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12578062.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2548551600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1354575915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19942869660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1052576460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16275052560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82964655960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9304912800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133443194955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.243406                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22887235250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6884540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 176399803750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3217976580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1710383730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20696696580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039087980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16275052560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84142847100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8312751840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       135394796370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.709315                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20128060750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6884540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 179158978250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   284117299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11203186                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11203198                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11203186                       # number of overall hits
system.cpu.icache.overall_hits::total        11203198                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2154500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2154500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2154500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2154500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11203214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11203227                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11203214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11203227                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76946.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74293.103448                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76946.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74293.103448                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1630000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1630000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1630000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90555.555556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90555.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90555.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90555.555556                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11203186                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11203198                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2154500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2154500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11203214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11203227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76946.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74293.103448                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1630000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1630000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90555.555556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90555.555556                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.055100                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11203217                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                589643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.052047                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22406473                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22406473                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13383176                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13383177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13383176                       # number of overall hits
system.cpu.dcache.overall_hits::total        13383177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8836217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8836220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8836217                       # number of overall misses
system.cpu.dcache.overall_misses::total       8836220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 723935736504                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 723935736504                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 723935736504                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 723935736504                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22219393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22219397                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22219393                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22219397                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.397680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.397680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.397680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.397680                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81928.243331                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81928.215516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81928.243331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81928.215516                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     37130172                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1384934                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.810066                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550288                       # number of writebacks
system.cpu.dcache.writebacks::total            550288                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1038583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1038583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1038583                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1038583                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7797634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7797634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7797634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7797634                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 649161156004                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 649161156004                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 649161156004                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 649161156004                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.350938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.350938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.350938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.350938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83251.042047                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83251.042047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83251.042047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83251.042047                       # average overall mshr miss latency
system.cpu.dcache.replacements                7796610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9070151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9070152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8536469                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8536472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 697516727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 697516727000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17606620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17606624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.484844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.484844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81710.216133                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81710.187417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1038572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1038572                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7497897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7497897                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 623042062500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 623042062500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.425857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.425857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83095.574999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83095.574999                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26419009504                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26419009504                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064982                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88137.400430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88137.400430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299737                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299737                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26119093504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26119093504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064980                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064980                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87140.037780                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87140.037780                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 93065212736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             3.125897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21180811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7797634                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.716313                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     3.125895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.003053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.003053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          683                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52236428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52236428                       # Number of data accesses

---------- End Simulation Statistics   ----------
