<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/panagiotisnanousis/Documents/GitHub/RiscY/RISCY_primer25k/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan  1 23:33:09 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>25676</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13570</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>901</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">30.500(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>99.114(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">41.187(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-6163.015</td>
<td>772</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-45.763</td>
<td>18</td>
</tr>
<tr>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-12.787</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.034</td>
<td>32.441</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.787</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.034</td>
<td>32.441</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.761</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.049</td>
<td>32.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.748</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.055</td>
<td>32.629</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-12.743</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.034</td>
<td>32.645</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-12.734</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.036</td>
<td>32.386</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-12.726</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.049</td>
<td>32.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-12.712</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_address_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.055</td>
<td>32.345</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-12.705</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_address_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>32.345</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-12.704</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.034</td>
<td>32.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-12.704</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.036</td>
<td>32.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-12.695</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.041</td>
<td>32.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-12.691</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>32.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-12.666</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.051</td>
<td>32.551</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-12.653</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_data_in_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>32.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-12.651</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.048</td>
<td>32.540</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-12.639</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_data_in_23_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.027</td>
<td>32.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-12.589</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_data_in_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>32.288</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-12.552</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_data_in_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>32.224</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-12.535</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_address_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.037</td>
<td>32.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-12.522</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_data_in_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>32.220</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-12.503</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_address_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.037</td>
<td>32.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-12.501</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.037</td>
<td>32.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-12.491</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/flash_data_in_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>32.168</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-12.491</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
<td>flashController/data_out_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>32.418</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.145</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_2_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/D2</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.243</td>
</tr>
<tr>
<td>2</td>
<td>0.150</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/D3</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.152</td>
<td>svo_hdmi_inst_1/svo_tmds_1/dout_7_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/D7</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.237</td>
</tr>
<tr>
<td>4</td>
<td>0.165</td>
<td>ppu_inst/writeAttr_1_s0/Q</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/DIA[1]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.241</td>
<td>0.478</td>
</tr>
<tr>
<td>5</td>
<td>0.170</td>
<td>ppu_inst/writeAttr_6_s0/Q</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/DIA[6]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.237</td>
<td>0.478</td>
</tr>
<tr>
<td>6</td>
<td>0.235</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.322</td>
<td>1.522</td>
</tr>
<tr>
<td>7</td>
<td>0.235</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dpi_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.323</td>
<td>1.524</td>
</tr>
<tr>
<td>8</td>
<td>0.235</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.510</td>
</tr>
<tr>
<td>9</td>
<td>0.235</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/interval_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.304</td>
<td>1.505</td>
</tr>
<tr>
<td>10</td>
<td>0.237</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_13_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.516</td>
</tr>
<tr>
<td>11</td>
<td>0.237</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_14_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.516</td>
</tr>
<tr>
<td>12</td>
<td>0.237</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_15_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.516</td>
</tr>
<tr>
<td>13</td>
<td>0.237</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_16_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.516</td>
</tr>
<tr>
<td>14</td>
<td>0.237</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_17_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.516</td>
</tr>
<tr>
<td>15</td>
<td>0.237</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_18_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.516</td>
</tr>
<tr>
<td>16</td>
<td>0.238</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/dmid_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.513</td>
</tr>
<tr>
<td>17</td>
<td>0.239</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/save_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.300</td>
<td>1.505</td>
</tr>
<tr>
<td>18</td>
<td>0.241</td>
<td>ppu_inst/writeAttr_2_s0/Q</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/DIA[2]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.241</td>
<td>0.553</td>
</tr>
<tr>
<td>19</td>
<td>0.241</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_0_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.516</td>
</tr>
<tr>
<td>20</td>
<td>0.241</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_7_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.516</td>
</tr>
<tr>
<td>21</td>
<td>0.241</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_8_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.516</td>
</tr>
<tr>
<td>22</td>
<td>0.241</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_9_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.516</td>
</tr>
<tr>
<td>23</td>
<td>0.241</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_10_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.516</td>
</tr>
<tr>
<td>24</td>
<td>0.241</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_11_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.516</td>
</tr>
<tr>
<td>25</td>
<td>0.241</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/conct_12_s0/CE</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.516</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.800</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.048</td>
<td>2.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.794</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.048</td>
<td>2.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.759</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>2.000</td>
<td>-0.048</td>
<td>2.621</td>
</tr>
<tr>
<td>4</td>
<td>0.769</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.300</td>
<td>3.482</td>
</tr>
<tr>
<td>5</td>
<td>0.774</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>3.474</td>
</tr>
<tr>
<td>6</td>
<td>0.774</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>3.474</td>
</tr>
<tr>
<td>7</td>
<td>0.774</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>3.474</td>
</tr>
<tr>
<td>8</td>
<td>0.774</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>3.474</td>
</tr>
<tr>
<td>9</td>
<td>0.774</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>3.474</td>
</tr>
<tr>
<td>10</td>
<td>0.783</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.302</td>
<td>3.470</td>
</tr>
<tr>
<td>11</td>
<td>0.784</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>3.464</td>
</tr>
<tr>
<td>12</td>
<td>0.784</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.297</td>
<td>3.464</td>
</tr>
<tr>
<td>13</td>
<td>0.784</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.290</td>
<td>3.457</td>
</tr>
<tr>
<td>14</td>
<td>0.784</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.295</td>
<td>3.462</td>
</tr>
<tr>
<td>15</td>
<td>0.784</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.292</td>
<td>3.459</td>
</tr>
<tr>
<td>16</td>
<td>0.789</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>3.467</td>
</tr>
<tr>
<td>17</td>
<td>0.789</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>3.467</td>
</tr>
<tr>
<td>18</td>
<td>0.789</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>3.467</td>
</tr>
<tr>
<td>19</td>
<td>0.789</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>3.333</td>
<td>-1.304</td>
<td>3.467</td>
</tr>
<tr>
<td>20</td>
<td>1.198</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.048</td>
<td>2.662</td>
</tr>
<tr>
<td>21</td>
<td>1.204</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.048</td>
<td>2.656</td>
</tr>
<tr>
<td>22</td>
<td>1.239</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>4.000</td>
<td>-0.048</td>
<td>2.621</td>
</tr>
<tr>
<td>23</td>
<td>17.186</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.040</td>
<td>2.621</td>
</tr>
<tr>
<td>24</td>
<td>17.189</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>2.656</td>
</tr>
<tr>
<td>25</td>
<td>17.197</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>2.662</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.074</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.054</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.048</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.177</td>
</tr>
<tr>
<td>4</td>
<td>0.215</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.313</td>
<td>1.510</td>
</tr>
<tr>
<td>5</td>
<td>0.219</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.315</td>
<td>1.515</td>
</tr>
<tr>
<td>6</td>
<td>0.219</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.318</td>
<td>1.519</td>
</tr>
<tr>
<td>7</td>
<td>0.219</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/cond_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.316</td>
<td>1.517</td>
</tr>
<tr>
<td>8</td>
<td>0.219</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.510</td>
</tr>
<tr>
<td>9</td>
<td>0.219</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.510</td>
</tr>
<tr>
<td>10</td>
<td>0.222</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/timing_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.309</td>
<td>1.513</td>
</tr>
<tr>
<td>11</td>
<td>0.223</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>1.515</td>
</tr>
<tr>
<td>12</td>
<td>0.223</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/connected_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.517</td>
</tr>
<tr>
<td>13</td>
<td>0.223</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/nak_s1/PRESET</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.314</td>
<td>1.519</td>
</tr>
<tr>
<td>14</td>
<td>0.223</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/ug_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>1.515</td>
</tr>
<tr>
<td>15</td>
<td>0.226</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>1.518</td>
</tr>
<tr>
<td>16</td>
<td>0.226</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.311</td>
<td>1.518</td>
</tr>
<tr>
<td>17</td>
<td>0.226</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.520</td>
</tr>
<tr>
<td>18</td>
<td>0.226</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.520</td>
</tr>
<tr>
<td>19</td>
<td>0.226</td>
<td>reset_s2/Q</td>
<td>usb/usb_host/ukp/pc_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.312</td>
<td>1.520</td>
</tr>
<tr>
<td>20</td>
<td>1.022</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.171</td>
</tr>
<tr>
<td>21</td>
<td>1.022</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.177</td>
</tr>
<tr>
<td>22</td>
<td>1.028</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>1.151</td>
</tr>
<tr>
<td>23</td>
<td>1.928</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.000</td>
<td>-1.037</td>
<td>1.151</td>
</tr>
<tr>
<td>24</td>
<td>1.948</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.000</td>
<td>-1.037</td>
<td>1.171</td>
</tr>
<tr>
<td>25</td>
<td>1.954</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>-2.000</td>
<td>-1.037</td>
<td>1.177</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0</td>
</tr>
<tr>
<td>5</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0</td>
</tr>
<tr>
<td>6</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
<tr>
<td>7</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
<tr>
<td>8</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>9</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0</td>
</tr>
<tr>
<td>10</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.934</td>
<td>2.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C85[3][B]</td>
<td>flashController/n7_s15/I3</td>
</tr>
<tr>
<td>33.199</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R33C85[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>35.089</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][B]</td>
<td>flashController/data_out_0_s0/CLK</td>
</tr>
<tr>
<td>22.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C80[0][B]</td>
<td>flashController/data_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.331, 16.434%; route: 26.727, 82.387%; tC2Q: 0.382, 1.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.934</td>
<td>2.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C85[3][B]</td>
<td>flashController/n7_s15/I3</td>
</tr>
<tr>
<td>33.199</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R33C85[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>35.089</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][A]</td>
<td>flashController/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>22.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C80[0][A]</td>
<td>flashController/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.331, 16.434%; route: 26.727, 82.387%; tC2Q: 0.382, 1.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>31.828</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C83[0][B]</td>
<td>flashController/n1277_s1/I1</td>
</tr>
<tr>
<td>32.354</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C83[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s1/F</td>
</tr>
<tr>
<td>34.334</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[3][A]</td>
<td>flashController/n554_s17/I2</td>
</tr>
<tr>
<td>34.832</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C87[3][A]</td>
<td style=" background: #97FFFF;">flashController/n554_s17/F</td>
</tr>
<tr>
<td>34.834</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td>flashController/n554_s15/I2</td>
</tr>
<tr>
<td>35.296</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td style=" background: #97FFFF;">flashController/n554_s15/F</td>
</tr>
<tr>
<td>35.296</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[1][A]</td>
<td>flashController/data_out_19_s0/CLK</td>
</tr>
<tr>
<td>22.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C87[1][A]</td>
<td>flashController/data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.551, 20.067%; route: 25.714, 78.762%; tC2Q: 0.382, 1.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>31.828</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C83[0][B]</td>
<td>flashController/n1277_s1/I1</td>
</tr>
<tr>
<td>32.354</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C83[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s1/F</td>
</tr>
<tr>
<td>34.142</td>
<td>1.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C86[0][A]</td>
<td>flashController/n568_s16/I2</td>
</tr>
<tr>
<td>34.658</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C86[0][A]</td>
<td style=" background: #97FFFF;">flashController/n568_s16/F</td>
</tr>
<tr>
<td>34.816</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[0][A]</td>
<td>flashController/n568_s15/I0</td>
</tr>
<tr>
<td>35.277</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C87[0][A]</td>
<td style=" background: #97FFFF;">flashController/n568_s15/F</td>
</tr>
<tr>
<td>35.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[0][A]</td>
<td>flashController/data_out_5_s0/CLK</td>
</tr>
<tr>
<td>22.529</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C87[0][A]</td>
<td>flashController/data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.570, 20.136%; route: 25.676, 78.692%; tC2Q: 0.382, 1.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.578</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>13.144</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>cpu_1/ALUInA_6_s1/I3</td>
</tr>
<tr>
<td>13.407</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s1/F</td>
</tr>
<tr>
<td>14.453</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>cpu_1/ALUInA_6_s0/I0</td>
</tr>
<tr>
<td>14.716</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>16.872</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C44[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.922</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>17.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>17.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>17.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>17.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>17.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>17.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>17.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>17.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>17.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>17.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>17.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>17.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>17.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>17.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>17.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>17.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>17.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>17.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>17.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>17.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>17.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>17.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>17.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>17.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>17.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>17.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>17.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>17.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>17.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>17.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>18.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>18.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>18.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>18.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>18.368</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>19.293</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>cpu_1/n10886_s22/I2</td>
</tr>
<tr>
<td>19.819</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s22/F</td>
</tr>
<tr>
<td>20.742</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>cpu_1/n10886_s21/I3</td>
</tr>
<tr>
<td>21.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s21/F</td>
</tr>
<tr>
<td>21.806</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>cpu_1/n10886_s20/I3</td>
</tr>
<tr>
<td>22.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s20/F</td>
</tr>
<tr>
<td>22.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>cpu_1/n10886_s17/I3</td>
</tr>
<tr>
<td>22.532</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s17/F</td>
</tr>
<tr>
<td>22.689</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>cpu_1/n10886_s9/I2</td>
</tr>
<tr>
<td>23.216</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s9/F</td>
</tr>
<tr>
<td>23.218</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>cpu_1/n10886_s4/I3</td>
</tr>
<tr>
<td>23.508</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s4/F</td>
</tr>
<tr>
<td>25.462</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C74[0][A]</td>
<td>bu/data_read_31_s42/I0</td>
</tr>
<tr>
<td>25.724</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C74[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s42/F</td>
</tr>
<tr>
<td>26.799</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td>bu/data_read_24_s14/I2</td>
</tr>
<tr>
<td>27.326</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s14/F</td>
</tr>
<tr>
<td>27.483</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[0][B]</td>
<td>bu/data_read_24_s8/I2</td>
</tr>
<tr>
<td>27.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C76[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s8/F</td>
</tr>
<tr>
<td>31.726</td>
<td>3.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C86[2][A]</td>
<td>flashController/n544_s27/I2</td>
</tr>
<tr>
<td>31.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R29C86[2][A]</td>
<td style=" background: #97FFFF;">flashController/n544_s27/F</td>
</tr>
<tr>
<td>34.414</td>
<td>2.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[3][A]</td>
<td>flashController/n561_s17/I0</td>
</tr>
<tr>
<td>34.829</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C80[3][A]</td>
<td style=" background: #97FFFF;">flashController/n561_s17/F</td>
</tr>
<tr>
<td>34.832</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][A]</td>
<td>flashController/n561_s15/I2</td>
</tr>
<tr>
<td>35.293</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][A]</td>
<td style=" background: #97FFFF;">flashController/n561_s15/F</td>
</tr>
<tr>
<td>35.293</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C80[0][A]</td>
<td>flashController/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>22.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C80[0][A]</td>
<td>flashController/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.897, 27.255%; route: 23.365, 71.573%; tC2Q: 0.382, 1.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.934</td>
<td>2.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C85[3][B]</td>
<td>flashController/n7_s15/I3</td>
</tr>
<tr>
<td>33.199</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R33C85[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>35.034</td>
<td>1.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C87[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C87[0][A]</td>
<td>flashController/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.301</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C87[0][A]</td>
<td>flashController/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.331, 16.461%; route: 26.672, 82.357%; tC2Q: 0.382, 1.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>31.828</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C83[0][B]</td>
<td>flashController/n1277_s1/I1</td>
</tr>
<tr>
<td>32.354</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C83[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s1/F</td>
</tr>
<tr>
<td>34.334</td>
<td>1.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[2][B]</td>
<td>flashController/n558_s17/I2</td>
</tr>
<tr>
<td>34.861</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C87[2][B]</td>
<td style=" background: #97FFFF;">flashController/n558_s17/F</td>
</tr>
<tr>
<td>34.998</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[0][B]</td>
<td>flashController/n558_s15/I2</td>
</tr>
<tr>
<td>35.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C87[0][B]</td>
<td style=" background: #97FFFF;">flashController/n558_s15/F</td>
</tr>
<tr>
<td>35.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[0][B]</td>
<td style=" font-weight:bold;">flashController/data_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[0][B]</td>
<td>flashController/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C87[0][B]</td>
<td>flashController/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.381, 19.567%; route: 25.849, 79.260%; tC2Q: 0.382, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.384</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.526</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C82[3][A]</td>
<td>flashController/n1279_s4/I2</td>
</tr>
<tr>
<td>33.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C82[3][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s4/F</td>
</tr>
<tr>
<td>34.993</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[2][A]</td>
<td style=" font-weight:bold;">flashController/flash_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C87[2][A]</td>
<td>flashController/flash_address_5_s0/CLK</td>
</tr>
<tr>
<td>22.282</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C87[2][A]</td>
<td>flashController/flash_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.539, 17.124%; route: 26.424, 81.693%; tC2Q: 0.382, 1.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_address_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.384</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.526</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C82[3][A]</td>
<td>flashController/n1279_s4/I2</td>
</tr>
<tr>
<td>33.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C82[3][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s4/F</td>
</tr>
<tr>
<td>34.993</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C85[1][A]</td>
<td style=" font-weight:bold;">flashController/flash_address_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.600</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C85[1][A]</td>
<td>flashController/flash_address_17_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C85[1][A]</td>
<td>flashController/flash_address_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.539, 17.124%; route: 26.424, 81.693%; tC2Q: 0.382, 1.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.253%; route: 1.917, 73.747%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.934</td>
<td>2.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C85[3][B]</td>
<td>flashController/n7_s15/I3</td>
</tr>
<tr>
<td>33.199</td>
<td>0.265</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R33C85[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s15/F</td>
</tr>
<tr>
<td>35.007</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C82[2][B]</td>
<td style=" font-weight:bold;">flashController/data_out_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C82[2][B]</td>
<td>flashController/data_out_16_s0/CLK</td>
</tr>
<tr>
<td>22.302</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C82[2][B]</td>
<td>flashController/data_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.331, 16.475%; route: 26.645, 82.342%; tC2Q: 0.382, 1.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.578</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>13.144</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>cpu_1/ALUInA_6_s1/I3</td>
</tr>
<tr>
<td>13.407</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s1/F</td>
</tr>
<tr>
<td>14.453</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>cpu_1/ALUInA_6_s0/I0</td>
</tr>
<tr>
<td>14.716</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>16.872</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C44[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.922</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>17.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>17.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>17.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>17.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>17.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>17.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>17.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>17.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>17.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>17.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>17.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>17.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>17.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>17.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>17.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>17.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>17.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>17.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>17.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>17.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>17.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>17.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>17.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>17.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>17.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>17.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>17.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>17.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>17.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>17.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>18.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>18.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>18.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>18.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>18.368</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>19.293</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>cpu_1/n10886_s22/I2</td>
</tr>
<tr>
<td>19.819</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s22/F</td>
</tr>
<tr>
<td>20.742</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>cpu_1/n10886_s21/I3</td>
</tr>
<tr>
<td>21.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s21/F</td>
</tr>
<tr>
<td>21.806</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>cpu_1/n10886_s20/I3</td>
</tr>
<tr>
<td>22.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s20/F</td>
</tr>
<tr>
<td>22.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>cpu_1/n10886_s17/I3</td>
</tr>
<tr>
<td>22.532</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s17/F</td>
</tr>
<tr>
<td>22.689</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>cpu_1/n10886_s9/I2</td>
</tr>
<tr>
<td>23.216</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s9/F</td>
</tr>
<tr>
<td>23.218</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>cpu_1/n10886_s4/I3</td>
</tr>
<tr>
<td>23.508</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s4/F</td>
</tr>
<tr>
<td>25.462</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C74[0][A]</td>
<td>bu/data_read_31_s42/I0</td>
</tr>
<tr>
<td>25.724</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C74[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s42/F</td>
</tr>
<tr>
<td>26.799</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td>bu/data_read_24_s14/I2</td>
</tr>
<tr>
<td>27.326</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s14/F</td>
</tr>
<tr>
<td>27.483</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[0][B]</td>
<td>bu/data_read_24_s8/I2</td>
</tr>
<tr>
<td>27.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C76[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s8/F</td>
</tr>
<tr>
<td>30.591</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C87[0][B]</td>
<td>flashController/n555_s22/I1</td>
</tr>
<tr>
<td>30.853</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R29C87[0][B]</td>
<td style=" background: #97FFFF;">flashController/n555_s22/F</td>
</tr>
<tr>
<td>32.176</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C81[1][A]</td>
<td>flashController/n546_s29/I0</td>
</tr>
<tr>
<td>32.692</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R20C81[1][A]</td>
<td style=" background: #97FFFF;">flashController/n546_s29/F</td>
</tr>
<tr>
<td>34.496</td>
<td>1.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C82[3][A]</td>
<td>flashController/n567_s18/I0</td>
</tr>
<tr>
<td>34.786</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C82[3][A]</td>
<td style=" background: #97FFFF;">flashController/n567_s18/F</td>
</tr>
<tr>
<td>34.791</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C82[0][A]</td>
<td>flashController/n567_s15/I3</td>
</tr>
<tr>
<td>35.252</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C82[0][A]</td>
<td style=" background: #97FFFF;">flashController/n567_s15/F</td>
</tr>
<tr>
<td>35.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C82[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C82[0][A]</td>
<td>flashController/data_out_6_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C82[0][A]</td>
<td>flashController/data_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.289, 28.490%; route: 22.932, 70.337%; tC2Q: 0.382, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.578</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>13.144</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>cpu_1/ALUInA_6_s1/I3</td>
</tr>
<tr>
<td>13.407</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s1/F</td>
</tr>
<tr>
<td>14.453</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>cpu_1/ALUInA_6_s0/I0</td>
</tr>
<tr>
<td>14.716</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>16.872</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C44[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.922</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>17.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>17.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>17.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>17.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>17.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>17.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>17.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>17.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>17.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>17.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>17.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>17.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>17.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>17.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>17.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>17.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>17.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>17.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>17.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>17.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>17.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>17.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>17.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>17.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>17.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>17.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>17.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>17.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>17.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>17.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>18.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>18.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>18.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>18.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>18.368</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>19.293</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>cpu_1/n10886_s22/I2</td>
</tr>
<tr>
<td>19.819</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s22/F</td>
</tr>
<tr>
<td>20.742</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>cpu_1/n10886_s21/I3</td>
</tr>
<tr>
<td>21.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s21/F</td>
</tr>
<tr>
<td>21.806</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>cpu_1/n10886_s20/I3</td>
</tr>
<tr>
<td>22.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s20/F</td>
</tr>
<tr>
<td>22.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>cpu_1/n10886_s17/I3</td>
</tr>
<tr>
<td>22.532</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s17/F</td>
</tr>
<tr>
<td>22.689</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>cpu_1/n10886_s9/I2</td>
</tr>
<tr>
<td>23.216</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s9/F</td>
</tr>
<tr>
<td>23.218</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>cpu_1/n10886_s4/I3</td>
</tr>
<tr>
<td>23.508</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s4/F</td>
</tr>
<tr>
<td>25.462</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C74[0][A]</td>
<td>bu/data_read_31_s42/I0</td>
</tr>
<tr>
<td>25.724</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C74[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s42/F</td>
</tr>
<tr>
<td>26.799</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td>bu/data_read_24_s14/I2</td>
</tr>
<tr>
<td>27.326</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s14/F</td>
</tr>
<tr>
<td>27.483</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[0][B]</td>
<td>bu/data_read_24_s8/I2</td>
</tr>
<tr>
<td>27.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C76[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s8/F</td>
</tr>
<tr>
<td>30.591</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C87[0][B]</td>
<td>flashController/n555_s22/I1</td>
</tr>
<tr>
<td>30.853</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R29C87[0][B]</td>
<td style=" background: #97FFFF;">flashController/n555_s22/F</td>
</tr>
<tr>
<td>32.176</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C81[1][A]</td>
<td>flashController/n546_s29/I0</td>
</tr>
<tr>
<td>32.692</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R20C81[1][A]</td>
<td style=" background: #97FFFF;">flashController/n546_s29/F</td>
</tr>
<tr>
<td>34.279</td>
<td>1.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C85[3][B]</td>
<td>flashController/n562_s18/I0</td>
</tr>
<tr>
<td>34.569</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C85[3][B]</td>
<td style=" background: #97FFFF;">flashController/n562_s18/F</td>
</tr>
<tr>
<td>34.712</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C84[2][B]</td>
<td>flashController/n562_s15/I2</td>
</tr>
<tr>
<td>35.238</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C84[2][B]</td>
<td style=" background: #97FFFF;">flashController/n562_s15/F</td>
</tr>
<tr>
<td>35.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C84[2][B]</td>
<td style=" font-weight:bold;">flashController/data_out_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C84[2][B]</td>
<td>flashController/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>22.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C84[2][B]</td>
<td>flashController/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.354, 28.701%; route: 22.854, 70.125%; tC2Q: 0.382, 1.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>33.436</td>
<td>3.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C85[1][B]</td>
<td>flashController/n550_s28/I2</td>
</tr>
<tr>
<td>33.898</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C85[1][B]</td>
<td style=" background: #97FFFF;">flashController/n550_s28/F</td>
</tr>
<tr>
<td>34.055</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td>flashController/n550_s19/I3</td>
</tr>
<tr>
<td>34.571</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C85[0][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s19/F</td>
</tr>
<tr>
<td>34.729</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td>flashController/n550_s15/I3</td>
</tr>
<tr>
<td>35.245</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td style=" background: #97FFFF;">flashController/n550_s15/F</td>
</tr>
<tr>
<td>35.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.618</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C85[0][A]</td>
<td>flashController/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>22.554</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C85[0][A]</td>
<td>flashController/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.560, 20.125%; route: 25.654, 78.702%; tC2Q: 0.382, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.074%; route: 1.935, 73.925%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>31.828</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C83[0][B]</td>
<td>flashController/n1277_s1/I1</td>
</tr>
<tr>
<td>32.354</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R18C83[0][B]</td>
<td style=" background: #97FFFF;">flashController/n1277_s1/F</td>
</tr>
<tr>
<td>33.482</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C87[3][A]</td>
<td>flashController/n543_s17/I2</td>
</tr>
<tr>
<td>33.979</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C87[3][A]</td>
<td style=" background: #97FFFF;">flashController/n543_s17/F</td>
</tr>
<tr>
<td>34.678</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C87[3][A]</td>
<td>flashController/n543_s15/I1</td>
</tr>
<tr>
<td>35.199</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C87[3][A]</td>
<td style=" background: #97FFFF;">flashController/n543_s15/F</td>
</tr>
<tr>
<td>35.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C87[3][A]</td>
<td style=" font-weight:bold;">flashController/data_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C87[3][A]</td>
<td>flashController/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>22.534</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C87[3][A]</td>
<td>flashController/data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.611, 20.310%; route: 25.558, 78.515%; tC2Q: 0.382, 1.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.889</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C82[3][B]</td>
<td>flashController/n1303_s3/I1</td>
</tr>
<tr>
<td>33.387</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C82[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>34.973</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C87[0][B]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C87[0][B]</td>
<td>flashController/flash_data_in_15_s0/CLK</td>
</tr>
<tr>
<td>22.320</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C87[0][B]</td>
<td>flashController/flash_data_in_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.564, 17.212%; route: 26.379, 81.605%; tC2Q: 0.382, 1.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.578</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>13.144</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>cpu_1/ALUInA_6_s1/I3</td>
</tr>
<tr>
<td>13.407</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s1/F</td>
</tr>
<tr>
<td>14.453</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>cpu_1/ALUInA_6_s0/I0</td>
</tr>
<tr>
<td>14.716</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>16.872</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C44[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.922</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>17.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>17.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>17.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>17.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>17.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>17.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>17.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>17.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>17.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>17.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>17.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>17.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>17.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>17.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>17.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>17.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>17.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>17.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>17.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>17.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>17.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>17.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>17.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>17.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>17.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>17.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>17.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>17.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>17.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>17.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>18.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>18.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>18.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>18.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>18.368</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>19.293</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>cpu_1/n10886_s22/I2</td>
</tr>
<tr>
<td>19.819</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s22/F</td>
</tr>
<tr>
<td>20.742</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>cpu_1/n10886_s21/I3</td>
</tr>
<tr>
<td>21.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s21/F</td>
</tr>
<tr>
<td>21.806</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>cpu_1/n10886_s20/I3</td>
</tr>
<tr>
<td>22.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s20/F</td>
</tr>
<tr>
<td>22.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>cpu_1/n10886_s17/I3</td>
</tr>
<tr>
<td>22.532</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s17/F</td>
</tr>
<tr>
<td>22.689</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>cpu_1/n10886_s9/I2</td>
</tr>
<tr>
<td>23.216</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s9/F</td>
</tr>
<tr>
<td>23.218</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>cpu_1/n10886_s4/I3</td>
</tr>
<tr>
<td>23.508</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s4/F</td>
</tr>
<tr>
<td>25.462</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C74[0][A]</td>
<td>bu/data_read_31_s42/I0</td>
</tr>
<tr>
<td>25.724</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C74[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s42/F</td>
</tr>
<tr>
<td>26.799</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td>bu/data_read_24_s14/I2</td>
</tr>
<tr>
<td>27.326</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s14/F</td>
</tr>
<tr>
<td>27.483</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[0][B]</td>
<td>bu/data_read_24_s8/I2</td>
</tr>
<tr>
<td>27.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C76[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s8/F</td>
</tr>
<tr>
<td>30.591</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C87[0][B]</td>
<td>flashController/n555_s22/I1</td>
</tr>
<tr>
<td>30.853</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R29C87[0][B]</td>
<td style=" background: #97FFFF;">flashController/n555_s22/F</td>
</tr>
<tr>
<td>32.176</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C81[1][A]</td>
<td>flashController/n546_s29/I0</td>
</tr>
<tr>
<td>32.692</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R20C81[1][A]</td>
<td style=" background: #97FFFF;">flashController/n546_s29/F</td>
</tr>
<tr>
<td>34.271</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C87[0][A]</td>
<td>flashController/n564_s18/I1</td>
</tr>
<tr>
<td>34.533</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C87[0][A]</td>
<td style=" background: #97FFFF;">flashController/n564_s18/F</td>
</tr>
<tr>
<td>34.691</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[3][A]</td>
<td>flashController/n564_s15/I3</td>
</tr>
<tr>
<td>35.188</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C87[3][A]</td>
<td style=" background: #97FFFF;">flashController/n564_s15/F</td>
</tr>
<tr>
<td>35.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[3][A]</td>
<td style=" font-weight:bold;">flashController/data_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[3][A]</td>
<td>flashController/data_out_9_s0/CLK</td>
</tr>
<tr>
<td>22.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[3][A]</td>
<td>flashController/data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.297, 28.573%; route: 22.860, 70.252%; tC2Q: 0.382, 1.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.889</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C82[3][B]</td>
<td>flashController/n1303_s3/I1</td>
</tr>
<tr>
<td>33.387</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C82[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>34.949</td>
<td>1.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C82[3][A]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C82[3][A]</td>
<td>flashController/flash_data_in_23_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C82[3][A]</td>
<td>flashController/flash_data_in_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.564, 17.225%; route: 26.355, 81.591%; tC2Q: 0.382, 1.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.889</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C82[3][B]</td>
<td>flashController/n1303_s3/I1</td>
</tr>
<tr>
<td>33.387</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C82[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>34.936</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C85[1][A]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C85[1][A]</td>
<td>flashController/flash_data_in_1_s0/CLK</td>
</tr>
<tr>
<td>22.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C85[1][A]</td>
<td>flashController/flash_data_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.564, 17.232%; route: 26.341, 81.583%; tC2Q: 0.382, 1.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.889</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C82[3][B]</td>
<td>flashController/n1303_s3/I1</td>
</tr>
<tr>
<td>33.387</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C82[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>34.872</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C87[1][A]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.631</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C87[1][A]</td>
<td>flashController/flash_data_in_9_s0/CLK</td>
</tr>
<tr>
<td>22.320</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C87[1][A]</td>
<td>flashController/flash_data_in_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.564, 17.266%; route: 26.278, 81.547%; tC2Q: 0.382, 1.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.938%; route: 1.949, 74.062%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_address_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.384</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.526</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C82[3][A]</td>
<td>flashController/n1279_s4/I2</td>
</tr>
<tr>
<td>33.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C82[3][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s4/F</td>
</tr>
<tr>
<td>34.836</td>
<td>1.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[1][A]</td>
<td style=" font-weight:bold;">flashController/flash_address_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[1][A]</td>
<td>flashController/flash_address_18_s0/CLK</td>
</tr>
<tr>
<td>22.300</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C81[1][A]</td>
<td>flashController/flash_address_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.539, 17.208%; route: 26.266, 81.604%; tC2Q: 0.382, 1.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.134%; route: 1.929, 73.866%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.889</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C82[3][B]</td>
<td>flashController/n1303_s3/I1</td>
</tr>
<tr>
<td>33.387</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C82[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>34.868</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C81[2][A]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C81[2][A]</td>
<td>flashController/flash_data_in_14_s0/CLK</td>
</tr>
<tr>
<td>22.346</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C81[2][A]</td>
<td>flashController/flash_data_in_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.564, 17.268%; route: 26.274, 81.545%; tC2Q: 0.382, 1.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.384</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.526</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C82[3][A]</td>
<td>flashController/n1279_s4/I2</td>
</tr>
<tr>
<td>33.023</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R20C82[3][A]</td>
<td style=" background: #97FFFF;">flashController/n1279_s4/F</td>
</tr>
<tr>
<td>34.803</td>
<td>1.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[2][A]</td>
<td style=" font-weight:bold;">flashController/flash_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C85[2][A]</td>
<td>flashController/flash_address_13_s0/CLK</td>
</tr>
<tr>
<td>22.300</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C85[2][A]</td>
<td>flashController/flash_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.539, 17.225%; route: 26.234, 81.585%; tC2Q: 0.382, 1.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.134%; route: 1.929, 73.866%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.384</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>33.848</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][A]</td>
<td>flashController/n555_s21/I1</td>
</tr>
<tr>
<td>34.364</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C82[1][A]</td>
<td style=" background: #97FFFF;">flashController/n555_s21/F</td>
</tr>
<tr>
<td>34.366</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C82[0][A]</td>
<td>flashController/n555_s18/I1</td>
</tr>
<tr>
<td>34.629</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C82[0][A]</td>
<td style=" background: #97FFFF;">flashController/n555_s18/F</td>
</tr>
<tr>
<td>34.786</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[0][A]</td>
<td>flashController/n555_s15/I2</td>
</tr>
<tr>
<td>35.049</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C81[0][A]</td>
<td style=" background: #97FFFF;">flashController/n555_s15/F</td>
</tr>
<tr>
<td>35.049</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C81[0][A]</td>
<td>flashController/data_out_18_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C81[0][A]</td>
<td>flashController/data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.082, 18.773%; route: 25.936, 80.047%; tC2Q: 0.382, 1.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.134%; route: 1.929, 73.866%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/flash_data_in_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>12.331</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C56[2][A]</td>
<td>cpu_1/ALUInA_1_s1/I3</td>
</tr>
<tr>
<td>12.593</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C56[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s1/F</td>
</tr>
<tr>
<td>13.626</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>cpu_1/ALUInA_1_s0/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_1_s0/F</td>
</tr>
<tr>
<td>15.562</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_1_s/I0</td>
</tr>
<tr>
<td>16.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_1_s/COUT</td>
</tr>
<tr>
<td>16.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C43[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/CIN</td>
</tr>
<tr>
<td>16.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C43[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>16.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>16.464</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/SUM</td>
</tr>
<tr>
<td>17.409</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>cpu_1/data_addr_Z_2_s42/I0</td>
</tr>
<tr>
<td>17.672</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s42/F</td>
</tr>
<tr>
<td>17.809</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>cpu_1/data_addr_Z_2_s19/I3</td>
</tr>
<tr>
<td>18.072</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s19/F</td>
</tr>
<tr>
<td>18.973</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>cpu_1/data_addr_Z_2_s17/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C43[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>21.768</td>
<td>2.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C58[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>22.294</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R9C58[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>25.166</td>
<td>2.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>flashController/n7_s5/I3</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R32C43[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>27.726</td>
<td>2.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C82[0][B]</td>
<td>flashController/n7_s2/I1</td>
</tr>
<tr>
<td>27.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R30C82[0][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s2/F</td>
</tr>
<tr>
<td>30.119</td>
<td>2.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[3][A]</td>
<td>bu/data_read_31_s6/I1</td>
</tr>
<tr>
<td>30.409</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>77</td>
<td>R6C77[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s6/F</td>
</tr>
<tr>
<td>32.889</td>
<td>2.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C82[3][B]</td>
<td>flashController/n1303_s3/I1</td>
</tr>
<tr>
<td>33.387</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R33C82[3][B]</td>
<td style=" background: #97FFFF;">flashController/n1303_s3/F</td>
</tr>
<tr>
<td>34.816</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C87[2][A]</td>
<td style=" font-weight:bold;">flashController/flash_data_in_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C87[2][A]</td>
<td>flashController/flash_data_in_8_s0/CLK</td>
</tr>
<tr>
<td>22.325</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C87[2][A]</td>
<td>flashController/flash_data_in_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.564, 17.296%; route: 26.221, 81.515%; tC2Q: 0.382, 1.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[3][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_0_s0/CLK</td>
</tr>
<tr>
<td>3.031</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R20C48[3][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_0_s0/Q</td>
</tr>
<tr>
<td>4.486</td>
<td>1.455</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[0][A]</td>
<td>cpu_1/control_bypass_ex/n17_s0/I0</td>
</tr>
<tr>
<td>5.042</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C54[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n17_s0/COUT</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R33C54[0][B]</td>
<td>cpu_1/control_bypass_ex/n18_s0/CIN</td>
</tr>
<tr>
<td>5.092</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C54[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n18_s0/COUT</td>
</tr>
<tr>
<td>5.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][A]</td>
<td>cpu_1/control_bypass_ex/n19_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n19_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[1][B]</td>
<td>cpu_1/control_bypass_ex/n20_s0/CIN</td>
</tr>
<tr>
<td>5.192</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C54[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n20_s0/COUT</td>
</tr>
<tr>
<td>5.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td>cpu_1/control_bypass_ex/n21_s0/CIN</td>
</tr>
<tr>
<td>5.242</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C54[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n21_s0/COUT</td>
</tr>
<tr>
<td>7.864</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>cpu_1/ALUInA_30_s12/I2</td>
</tr>
<tr>
<td>8.127</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s12/F</td>
</tr>
<tr>
<td>10.313</td>
<td>2.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C64[3][A]</td>
<td>cpu_1/ALUInA_29_s4/I1</td>
</tr>
<tr>
<td>10.578</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C64[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_29_s4/F</td>
</tr>
<tr>
<td>13.144</td>
<td>2.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>cpu_1/ALUInA_6_s1/I3</td>
</tr>
<tr>
<td>13.407</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s1/F</td>
</tr>
<tr>
<td>14.453</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>cpu_1/ALUInA_6_s0/I0</td>
</tr>
<tr>
<td>14.716</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>16.316</td>
<td>1.600</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>16.872</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>16.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C44[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>16.922</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>16.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>16.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>16.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>17.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>17.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>17.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>17.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C44[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>17.122</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>17.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>17.172</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>17.172</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>17.222</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>17.222</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>17.272</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>17.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>17.322</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>17.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>17.372</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>17.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C45[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>17.422</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C45[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>17.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>17.472</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>17.472</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>17.522</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>17.522</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>17.572</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>17.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>17.622</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>17.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>17.672</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>17.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C46[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>17.722</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C46[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>17.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>17.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>17.872</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>17.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>17.922</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>17.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>17.972</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C47[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>18.022</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>18.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>18.072</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/COUT</td>
</tr>
<tr>
<td>18.072</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_31_s/CIN</td>
</tr>
<tr>
<td>18.368</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_31_s/SUM</td>
</tr>
<tr>
<td>19.293</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>cpu_1/n10886_s22/I2</td>
</tr>
<tr>
<td>19.819</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s22/F</td>
</tr>
<tr>
<td>20.742</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td>cpu_1/n10886_s21/I3</td>
</tr>
<tr>
<td>21.268</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C48[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s21/F</td>
</tr>
<tr>
<td>21.806</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>cpu_1/n10886_s20/I3</td>
</tr>
<tr>
<td>22.068</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s20/F</td>
</tr>
<tr>
<td>22.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td>cpu_1/n10886_s17/I3</td>
</tr>
<tr>
<td>22.532</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s17/F</td>
</tr>
<tr>
<td>22.689</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>cpu_1/n10886_s9/I2</td>
</tr>
<tr>
<td>23.216</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s9/F</td>
</tr>
<tr>
<td>23.218</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[3][B]</td>
<td>cpu_1/n10886_s4/I3</td>
</tr>
<tr>
<td>23.508</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C47[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n10886_s4/F</td>
</tr>
<tr>
<td>25.462</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C74[0][A]</td>
<td>bu/data_read_31_s42/I0</td>
</tr>
<tr>
<td>25.724</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C74[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s42/F</td>
</tr>
<tr>
<td>26.799</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td>bu/data_read_24_s14/I2</td>
</tr>
<tr>
<td>27.326</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C77[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s14/F</td>
</tr>
<tr>
<td>27.483</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[0][B]</td>
<td>bu/data_read_24_s8/I2</td>
</tr>
<tr>
<td>27.999</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R6C76[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s8/F</td>
</tr>
<tr>
<td>30.591</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C87[0][B]</td>
<td>flashController/n555_s22/I1</td>
</tr>
<tr>
<td>30.853</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>72</td>
<td>R29C87[0][B]</td>
<td style=" background: #97FFFF;">flashController/n555_s22/F</td>
</tr>
<tr>
<td>31.761</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C84[3][B]</td>
<td>flashController/n555_s25/I2</td>
</tr>
<tr>
<td>32.258</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C84[3][B]</td>
<td style=" background: #97FFFF;">flashController/n555_s25/F</td>
</tr>
<tr>
<td>33.103</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C84[0][A]</td>
<td>flashController/n557_s23/I3</td>
</tr>
<tr>
<td>33.564</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C84[0][A]</td>
<td style=" background: #97FFFF;">flashController/n557_s23/F</td>
</tr>
<tr>
<td>34.539</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C87[1][A]</td>
<td>flashController/n572_s15/I3</td>
</tr>
<tr>
<td>35.066</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C87[1][A]</td>
<td style=" background: #97FFFF;">flashController/n572_s15/F</td>
</tr>
<tr>
<td>35.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C87[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C87[1][A]</td>
<td>flashController/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>22.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C87[1][A]</td>
<td>flashController/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.506, 29.324%; route: 22.529, 69.496%; tC2Q: 0.382, 1.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.138</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_0/dout_2_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_0/dout_2_s0/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.141</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>1.237</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.106</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_2/dout_3_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_2/dout_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.110</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/svo_tmds_1/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.134</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>svo_hdmi_inst_1/svo_tmds_1/dout_7_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/svo_tmds_1/dout_7_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.136</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeAttr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.134</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>ppu_inst/writeAttr_1_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeAttr_1_s0/Q</td>
</tr>
<tr>
<td>1.612</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">ppu_inst/attributes_Buffer/dpx9b_inst_0/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.334, 69.874%; tC2Q: 0.144, 30.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeAttr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.138</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>ppu_inst/writeAttr_6_s0/CLK</td>
</tr>
<tr>
<td>1.282</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/writeAttr_6_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">ppu_inst/attributes_Buffer/dpx9b_inst_0/DIA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.334, 69.874%; tC2Q: 0.144, 30.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.918</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.718</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>usb/usb_host/ukp/dmi_s0/CLK</td>
</tr>
<tr>
<td>502.753</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
<tr>
<td>502.684</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>usb/usb_host/ukp/dmi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.378, 90.539%; tC2Q: 0.144, 9.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.920</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dpi_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.720</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0/CLK</td>
</tr>
<tr>
<td>502.755</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
<tr>
<td>502.686</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT23[A]</td>
<td>usb/usb_host/ukp/dpi_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.380, 90.550%; tC2Q: 0.144, 9.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.725, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.906</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C80[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C80[0][A]</td>
<td>usb/usb_host/ukp/interval_0_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C80[0][A]</td>
<td>usb/usb_host/ukp/interval_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.366, 90.464%; tC2Q: 0.144, 9.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.901</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C82[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/interval_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.700</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C82[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0/CLK</td>
</tr>
<tr>
<td>502.735</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
<tr>
<td>502.666</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C82[0][A]</td>
<td>usb/usb_host/ukp/interval_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 90.432%; tC2Q: 0.144, 9.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.706, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C83[0][A]</td>
<td>usb/usb_host/ukp/conct_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C83[0][B]</td>
<td>usb/usb_host/ukp/conct_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C83[1][A]</td>
<td>usb/usb_host/ukp/conct_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C83[1][B]</td>
<td>usb/usb_host/ukp/conct_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C83[2][A]</td>
<td>usb/usb_host/ukp/conct_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
<tr>
<td>502.675</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C83[2][B]</td>
<td>usb/usb_host/ukp/conct_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.909</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C88[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/dmid_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C88[1][A]</td>
<td>usb/usb_host/ukp/dmid_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C88[1][A]</td>
<td>usb/usb_host/ukp/dmid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.369, 90.482%; tC2Q: 0.144, 9.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.901</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C85[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/save_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.696</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C85[2][A]</td>
<td>usb/usb_host/ukp/save_s0/CLK</td>
</tr>
<tr>
<td>502.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
<tr>
<td>502.662</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C85[2][A]</td>
<td>usb/usb_host/ukp/save_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 90.432%; tC2Q: 0.144, 9.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">From</td>
<td>ppu_inst/writeAttr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.134</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>ppu_inst/writeAttr_2_s0/CLK</td>
</tr>
<tr>
<td>1.278</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/writeAttr_2_s0/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">ppu_inst/attributes_Buffer/dpx9b_inst_0/DIA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>ppu_inst/attributes_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 73.960%; tC2Q: 0.144, 26.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[3][A]</td>
<td>usb/usb_host/ukp/conct_0_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C82[3][A]</td>
<td>usb/usb_host/ukp/conct_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C82[0][A]</td>
<td>usb/usb_host/ukp/conct_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C82[0][B]</td>
<td>usb/usb_host/ukp/conct_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C82[1][A]</td>
<td>usb/usb_host/ukp/conct_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C82[1][B]</td>
<td>usb/usb_host/ukp/conct_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C82[2][A]</td>
<td>usb/usb_host/ukp/conct_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/conct_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C82[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
<tr>
<td>502.671</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C82[2][B]</td>
<td>usb/usb_host/ukp/conct_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.372, 90.501%; tC2Q: 0.144, 9.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.045</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.829%; route: 2.044, 76.799%; tC2Q: 0.382, 14.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.039</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.848%; route: 2.038, 76.750%; tC2Q: 0.382, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.004</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.000</td>
<td>2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.990</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.245</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.967%; route: 2.003, 76.437%; tC2Q: 0.382, 14.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.128</td>
<td>3.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C85[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/mbit_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.279</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C85[0][B]</td>
<td>usb/usb_host/ukp/mbit_0_s1/CLK</td>
</tr>
<tr>
<td>87.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
<tr>
<td>86.896</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C85[0][B]</td>
<td>usb/usb_host/ukp/mbit_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.115, 89.446%; tC2Q: 0.368, 10.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.120</td>
<td>3.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C81[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.276</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C81[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1/CLK</td>
</tr>
<tr>
<td>87.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
<tr>
<td>86.894</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C81[0][B]</td>
<td>usb/usb_host/ukp/pc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.107, 89.423%; tC2Q: 0.368, 10.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.120</td>
<td>3.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C81[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.276</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C81[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1/CLK</td>
</tr>
<tr>
<td>87.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
<tr>
<td>86.894</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C81[1][A]</td>
<td>usb/usb_host/ukp/pc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.107, 89.423%; tC2Q: 0.368, 10.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.120</td>
<td>3.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C81[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.276</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C81[0][A]</td>
<td>usb/usb_host/ukp/pc_2_s1/CLK</td>
</tr>
<tr>
<td>87.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
<tr>
<td>86.894</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C81[0][A]</td>
<td>usb/usb_host/ukp/pc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.107, 89.423%; tC2Q: 0.368, 10.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.120</td>
<td>3.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C81[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.276</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C81[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1/CLK</td>
</tr>
<tr>
<td>87.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
<tr>
<td>86.894</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C81[1][B]</td>
<td>usb/usb_host/ukp/pc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.107, 89.423%; tC2Q: 0.368, 10.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.120</td>
<td>3.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C81[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.276</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C81[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1/CLK</td>
</tr>
<tr>
<td>87.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
<tr>
<td>86.894</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C81[2][A]</td>
<td>usb/usb_host/ukp/pc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.107, 89.423%; tC2Q: 0.368, 10.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.116</td>
<td>3.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C81[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/inst_ready_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.281</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C81[0][B]</td>
<td>usb/usb_host/ukp/inst_ready_s5/CLK</td>
</tr>
<tr>
<td>87.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
<tr>
<td>86.899</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C81[0][B]</td>
<td>usb/usb_host/ukp/inst_ready_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 89.409%; tC2Q: 0.368, 10.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.954, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.110</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C85[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.276</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C85[0][B]</td>
<td>usb/usb_host/ukp/state_2_s0/CLK</td>
</tr>
<tr>
<td>87.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
<tr>
<td>86.894</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C85[0][B]</td>
<td>usb/usb_host/ukp/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 89.392%; tC2Q: 0.368, 10.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.110</td>
<td>3.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C85[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.276</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C85[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0/CLK</td>
</tr>
<tr>
<td>87.241</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
<tr>
<td>86.894</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C85[0][A]</td>
<td>usb/usb_host/ukp/state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 89.392%; tC2Q: 0.368, 10.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.949, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.102</td>
<td>3.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C85[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.269</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C85[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3/CLK</td>
</tr>
<tr>
<td>87.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
<tr>
<td>86.886</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C85[0][A]</td>
<td>usb/usb_host/ukp/bitadr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.089, 89.368%; tC2Q: 0.368, 10.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.107</td>
<td>3.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C85[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.274</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C85[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0/CLK</td>
</tr>
<tr>
<td>87.239</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
<tr>
<td>86.891</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C85[0][A]</td>
<td>usb/usb_host/ukp/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.094, 89.383%; tC2Q: 0.368, 10.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.104</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C85[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.271</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C85[0][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3/CLK</td>
</tr>
<tr>
<td>87.236</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
<tr>
<td>86.889</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C85[0][A]</td>
<td>usb/usb_host/ukp/bitadr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.292</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.091, 89.375%; tC2Q: 0.368, 10.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.944, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.112</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C82[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.283</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[2][B]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>87.248</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>86.901</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C82[2][B]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.099, 89.399%; tC2Q: 0.368, 10.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.112</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C82[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.283</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>87.248</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>86.901</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C82[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.099, 89.399%; tC2Q: 0.368, 10.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.112</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C82[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.283</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>87.248</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>86.901</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C82[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.099, 89.399%; tC2Q: 0.368, 10.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>86.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>83.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>86.112</td>
<td>3.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C82[3][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>85.328</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>87.283</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[3][A]</td>
<td>usb/usb_host/ukp/pc_6_s1/CLK</td>
</tr>
<tr>
<td>87.248</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
<tr>
<td>86.901</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C82[3][A]</td>
<td>usb/usb_host/ukp/pc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.099, 89.399%; tC2Q: 0.368, 10.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.045</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.829%; route: 2.044, 76.799%; tC2Q: 0.382, 14.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.039</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.848%; route: 2.038, 76.750%; tC2Q: 0.382, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.004</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.396</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.243</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.967%; route: 2.003, 76.437%; tC2Q: 0.382, 14.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.004</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.343</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>22.190</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.967%; route: 2.003, 76.437%; tC2Q: 0.382, 14.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.039</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.381</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>22.228</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.848%; route: 2.038, 76.750%; tC2Q: 0.382, 14.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.383</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>2.766</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.928</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>3.163</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>5.045</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>22.395</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>22.242</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 8.829%; route: 2.044, 76.799%; tC2Q: 0.382, 14.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.291</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.177</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>2.365</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.685%; route: 0.861, 74.805%; tC2Q: 0.144, 12.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.311</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.177</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>2.365</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.463%; route: 0.882, 75.245%; tC2Q: 0.144, 12.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.317</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.990</td>
<td>1.990</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.177</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>2.365</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.407%; route: 0.887, 75.356%; tC2Q: 0.144, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.906</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td>usb/usb_host/ukp/bitadr_5_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C87[2][B]</td>
<td>usb/usb_host/ukp/bitadr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.366, 90.464%; tC2Q: 0.144, 9.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.911</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C87[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C87[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C87[0][A]</td>
<td>usb/usb_host/ukp/bitadr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 90.495%; tC2Q: 0.144, 9.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.696</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.915</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.715</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td>usb/usb_host/ukp/state_0_s0/CLK</td>
</tr>
<tr>
<td>502.750</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
<tr>
<td>502.697</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C87[2][B]</td>
<td>usb/usb_host/ukp/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.318</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.375, 90.517%; tC2Q: 0.144, 9.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.695</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C87[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/cond_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.713</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C87[0][A]</td>
<td>usb/usb_host/ukp/cond_s0/CLK</td>
</tr>
<tr>
<td>502.748</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
<tr>
<td>502.695</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C87[0][A]</td>
<td>usb/usb_host/ukp/cond_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.373, 90.506%; tC2Q: 0.144, 9.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.906</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C86[1][A]</td>
<td>usb/usb_host/ukp/timing_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.366, 90.464%; tC2Q: 0.144, 9.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.906</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C86[1][B]</td>
<td>usb/usb_host/ukp/timing_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.366, 90.464%; tC2Q: 0.144, 9.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.909</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C88[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/timing_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.705</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C88[0][A]</td>
<td>usb/usb_host/ukp/timing_0_s0/CLK</td>
</tr>
<tr>
<td>502.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
<tr>
<td>502.687</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C88[0][A]</td>
<td>usb/usb_host/ukp/timing_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.369, 90.482%; tC2Q: 0.144, 9.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.911</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_6_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C86[1][A]</td>
<td>usb/usb_host/ukp/bitadr_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 90.495%; tC2Q: 0.144, 9.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.913</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C84[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/connected_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C84[0][A]</td>
<td>usb/usb_host/ukp/connected_s3/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C84[0][A]</td>
<td>usb/usb_host/ukp/connected_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.373, 90.506%; tC2Q: 0.144, 9.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.915</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C84[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/nak_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.711</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C84[0][A]</td>
<td>usb/usb_host/ukp/nak_s1/CLK</td>
</tr>
<tr>
<td>502.746</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
<tr>
<td>502.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C84[0][A]</td>
<td>usb/usb_host/ukp/nak_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.375, 90.517%; tC2Q: 0.144, 9.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.911</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[1][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/ug_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C88[1][A]</td>
<td>usb/usb_host/ukp/ug_s0/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C88[1][A]</td>
<td>usb/usb_host/ukp/ug_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 90.495%; tC2Q: 0.144, 9.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.914</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C84[0][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C84[0][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C84[0][B]</td>
<td>usb/usb_host/ukp/bitadr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.374, 90.514%; tC2Q: 0.144, 9.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.914</td>
<td>1.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C84[0][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/bitadr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.707</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C84[0][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3/CLK</td>
</tr>
<tr>
<td>502.742</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
<tr>
<td>502.689</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C84[0][A]</td>
<td>usb/usb_host/ukp/bitadr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.374, 90.514%; tC2Q: 0.144, 9.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.916</td>
<td>1.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[2][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[2][B]</td>
<td>usb/usb_host/ukp/pc_3_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C82[2][B]</td>
<td>usb/usb_host/ukp/pc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.376, 90.525%; tC2Q: 0.144, 9.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.916</td>
<td>1.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[1][B]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C82[1][B]</td>
<td>usb/usb_host/ukp/pc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.376, 90.525%; tC2Q: 0.144, 9.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>502.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>502.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>500.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2571</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C76[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>501.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2765</td>
<td>R3C76[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>502.916</td>
<td>1.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[2][A]</td>
<td style=" font-weight:bold;">usb/usb_host/ukp/pc_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_usb/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>501.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>313</td>
<td>PLL_L[1]</td>
<td>pll_usb/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>502.709</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C82[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1/CLK</td>
</tr>
<tr>
<td>502.744</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
<tr>
<td>502.691</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C82[2][A]</td>
<td>usb/usb_host/ukp/pc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.376, 90.525%; tC2Q: 0.144, 9.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.715, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.311</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.136</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.463%; route: 0.882, 75.245%; tC2Q: 0.144, 12.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.294</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.317</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.141</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>1.294</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.407%; route: 0.887, 75.356%; tC2Q: 0.144, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.291</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.110</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>1.263</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.685%; route: 0.861, 74.805%; tC2Q: 0.144, 12.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.690, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.291</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.000</td>
<td>-2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-0.010</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.177</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>0.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
<tr>
<td>0.363</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.685%; route: 0.861, 74.805%; tC2Q: 0.144, 12.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.311</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.000</td>
<td>-2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-0.010</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.177</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>0.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
<tr>
<td>0.363</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.463%; route: 0.882, 75.245%; tC2Q: 0.144, 12.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>1328</td>
<td>LEFTSIDE[0]</td>
<td>Gowin_CLKDIV_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.284</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>svo_hdmi_inst_1/n136_s1/I1</td>
</tr>
<tr>
<td>1.528</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>97</td>
<td>R21C7[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst_1/n136_s1/F</td>
</tr>
<tr>
<td>2.317</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst_1/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.000</td>
<td>-2.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>-0.010</td>
<td>1.990</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_B</td>
<td>Gowin_PLL_inst/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.177</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>0.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
<tr>
<td>0.363</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>svo_hdmi_inst_1/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.407%; route: 0.887, 75.356%; tC2Q: 0.144, 12.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM_1/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_1/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>programMemory_inst/BRAM2_2/dpb_inst_0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/text_Buffer/dpx9b_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>ppu_inst/sprite_buffer/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2765</td>
<td>reset</td>
<td>-2.764</td>
<td>3.123</td>
</tr>
<tr>
<td>2571</td>
<td>clk_d</td>
<td>-12.787</td>
<td>1.985</td>
</tr>
<tr>
<td>1328</td>
<td>clk_p</td>
<td>-4.279</td>
<td>2.130</td>
</tr>
<tr>
<td>535</td>
<td>imm_j[11]</td>
<td>6.851</td>
<td>4.435</td>
</tr>
<tr>
<td>518</td>
<td>imm_j[15]</td>
<td>6.262</td>
<td>2.975</td>
</tr>
<tr>
<td>322</td>
<td>EXMEM_ALUOut_31_119</td>
<td>9.926</td>
<td>3.139</td>
</tr>
<tr>
<td>313</td>
<td>clk_usb</td>
<td>-1.095</td>
<td>1.975</td>
</tr>
<tr>
<td>279</td>
<td>imm_j[1]</td>
<td>5.652</td>
<td>4.454</td>
</tr>
<tr>
<td>262</td>
<td>imm_j[16]</td>
<td>7.287</td>
<td>3.324</td>
</tr>
<tr>
<td>232</td>
<td>dataOutTxt[1]</td>
<td>-2.267</td>
<td>2.993</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R30C26</td>
<td>75.00%</td>
</tr>
<tr>
<td>R24C47</td>
<td>70.83%</td>
</tr>
<tr>
<td>R30C33</td>
<td>70.83%</td>
</tr>
<tr>
<td>R31C33</td>
<td>70.83%</td>
</tr>
<tr>
<td>R16C47</td>
<td>69.44%</td>
</tr>
<tr>
<td>R28C29</td>
<td>69.44%</td>
</tr>
<tr>
<td>R12C47</td>
<td>69.44%</td>
</tr>
<tr>
<td>R26C28</td>
<td>66.67%</td>
</tr>
<tr>
<td>R27C32</td>
<td>66.67%</td>
</tr>
<tr>
<td>R31C29</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
