
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000408                       # Number of seconds simulated (Second)
simTicks                                    407502000                       # Number of ticks simulated (Tick)
finalTick                                  1403128000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.97                       # Real time elapsed on the host (Second)
hostTickRate                                 58448981                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680136                       # Number of bytes of host memory used (Byte)
simInsts                                      3146546                       # Number of instructions simulated (Count)
simOps                                        4037425                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   451308                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     579085                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           815004                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2123153                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2125950                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    155                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12192                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             13817                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              807253                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.633561                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.921093                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    367369     45.51%     45.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     44288      5.49%     50.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     43923      5.44%     56.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     36175      4.48%     60.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     70635      8.75%     69.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     58054      7.19%     76.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     66974      8.30%     85.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     48043      5.95%     91.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     71792      8.89%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                807253                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   10164      7.36%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  35635     25.79%     33.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     33.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  45954     33.25%     66.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     66.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     66.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  1876      1.36%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  42352     30.65%     98.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  2209      1.60%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       225153     10.59%     10.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        368747     17.35%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     27.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       245608     11.55%     39.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     39.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       514356     24.19%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14400      0.68%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       556833     26.19%     90.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       200853      9.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2125950                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.608515                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              138190                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.065002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  1585807                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  389882                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          383113                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  3611686                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 1745572                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         1735597                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      394806                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     1644181                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           2125501                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        556796                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       444                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 124                       # Number of nop insts executed (Count)
system.cpu.numRefs                             757636                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           2072                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       200840                       # Number of stores executed (Count)
system.cpu.numRate                           2.607964                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            7751                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1489028                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       2110827                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.547340                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.547340                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.827019                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.827019                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1256658                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    359591                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    4286248                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      137916                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     137955                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3036047                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         550901                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        201551                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        42824                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        82709                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    2119                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              2066                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               135                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1938                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   10                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1932                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996904                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       2                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              40                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               40                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           11067                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               133                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       805725                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.619941                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.440710                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          434458     53.92%     53.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           68500      8.50%     62.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           25376      3.15%     65.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9676      1.20%     66.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           19248      2.39%     69.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           15897      1.97%     71.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           18819      2.34%     73.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           16727      2.08%     75.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          197024     24.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       805725                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1489153                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                2110952                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      748931                       # Number of memory references committed (Count)
system.cpu.commit.loads                        548287                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2051                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          1731532                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1126058                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       224920     10.65%     10.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       364900     17.29%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     27.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       244800     11.60%     39.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     39.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       513000     24.30%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14400      0.68%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       548287     25.97%     90.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       200644      9.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2110952                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        197024                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         659667                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            659667                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        659667                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           659667                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        38377                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           38377                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        38377                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          38377                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1040353500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1040353500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1040353500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1040353500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       698044                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        698044                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       698044                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       698044                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.054978                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.054978                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.054978                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.054978                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 27108.776090                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 27108.776090                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 27108.776090                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 27108.776090                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        10834                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            5                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          310                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      34.948387                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            5                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         2014                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              2014                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        22586                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         22586                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        22586                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        22586                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        15791                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        15791                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        15791                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        15791                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    464799500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    464799500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    464799500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    464799500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022622                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022622                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022622                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022622                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 29434.456336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 29434.456336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 29434.456336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 29434.456336                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  15789                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       461736                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          461736                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        35664                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         35664                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    972867500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    972867500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       497400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       497400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.071701                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.071701                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 27278.698407                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 27278.698407                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        21676                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        21676                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        13988                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        13988                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    411945000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    411945000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.028122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.028122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 29449.885616                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 29449.885616                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       197931                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         197931                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2713                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2713                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     67486000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     67486000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       200644                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       200644                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.013521                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.013521                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 24875.046074                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 24875.046074                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          910                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          910                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1803                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1803                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     52854500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     52854500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.008986                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.008986                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 29314.753189                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 29314.753189                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               186816                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              15789                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.832035                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          576                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          423                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            2807965                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2807965                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    66436                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                453761                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    269447                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 17366                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    243                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1934                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2126638                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     1                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              97764                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1505560                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        2119                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1934                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        709244                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     490                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                     95817                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   128                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             807253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.640642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.621867                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   507383     62.85%     62.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     9509      1.18%     64.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    11499      1.42%     65.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4284      0.53%     65.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     6065      0.75%     66.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    19632      2.43%     69.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     7782      0.96%     70.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    11597      1.44%     71.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   229502     28.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               807253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.002600                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.847304                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          95747                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             95747                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         95747                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            95747                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           70                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              70                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           70                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             70                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      5524500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      5524500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      5524500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      5524500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        95817                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         95817                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        95817                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        95817                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000731                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000731                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000731                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000731                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78921.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78921.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78921.428571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78921.428571                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           66                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                66                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            5                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           65                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      5143500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      5143500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      5143500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      5143500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000678                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000678                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79130.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79130.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79130.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79130.769231                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     66                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        95747                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           95747                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           70                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            70                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      5524500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      5524500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        95817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        95817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000731                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000731                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78921.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78921.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      5143500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      5143500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000678                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000678                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79130.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79130.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 3680                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 66                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              55.757576                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2          238                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             383334                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            383334                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       243                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       8079                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    44093                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2123279                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   550901                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  201551                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         2                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    43962                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            107                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            125                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect            8                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  133                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2119040                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2118710                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1135087                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   2124380                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.599631                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.534314                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       52967                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2586                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 107                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    897                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2488                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    258                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             548287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.087000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            21.376526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 511103     93.22%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2689      0.49%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                23886      4.36%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  447      0.08%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    8      0.00%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  268      0.05%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    7      0.00%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  336      0.06%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   41      0.01%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 68      0.01%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                238      0.04%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 97      0.02%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3120      0.57%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4398      0.80%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                190      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                523      0.10%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                443      0.08%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 27      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 28      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 98      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 16      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 13      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  9      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  6      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  8      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 10      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              205      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               548287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    243                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    76967                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   64155                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    276240                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                389648                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2124646                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   452                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4012                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 332454                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  45452                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             2286921                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     6962907                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1254894                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  2542114                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               2269525                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    17294                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    130436                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2729940                       # The number of ROB reads (Count)
system.cpu.rob.writes                         4245703                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1489028                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2110827                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                  11614                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     11614                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                 11614                       # number of overall hits (Count)
system.l2.overallHits::total                    11614                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   65                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 4176                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    4241                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  65                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                4176                       # number of overall misses (Count)
system.l2.overallMisses::total                   4241                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         5044000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       318560500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          323604500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        5044000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      318560500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         323604500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 65                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              15790                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 15855                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                65                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             15790                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                15855                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.264471                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.267487                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.264471                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.267487                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        77600                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 76283.644636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76303.819854                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        77600                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 76283.644636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76303.819854                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  507                       # number of writebacks (Count)
system.l2.writebacks::total                       507                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               65                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             4176                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                4241                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              65                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            4176                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               4241                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      4384000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    276810500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      281194500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      4384000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    276810500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     281194500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.264471                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.267487                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.264471                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.267487                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67446.153846                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 66286.039272                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 66303.819854                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67446.153846                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 66286.039272                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 66303.819854                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4299                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           41                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             41                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        19500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        19500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst            65                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               65                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      5044000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      5044000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           65                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             65                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        77600                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        77600                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           65                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           65                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      4384000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      4384000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67446.153846                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67446.153846                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1320                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1320                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     36224500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       36224500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           1802                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1802                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.267481                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.267481                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 75154.564315                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 75154.564315                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             482                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     31404500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     31404500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.267481                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.267481                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 65154.564315                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 65154.564315                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          10294                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             10294                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3694                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3694                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    282336000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    282336000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        13988                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         13988                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.264084                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.264084                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 76430.969139                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 76430.969139                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3694                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3694                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    245406000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    245406000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.264084                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.264084                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66433.676232                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66433.676232                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           66                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               66                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           66                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           66                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         2014                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             2014                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         2014                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         2014                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.979031                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        11746                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4299                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.732263                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      67.063496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       239.035650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3789.879885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.016373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.058358                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.925264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   14                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   50                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4025                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     257980                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    257980                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       496.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        65.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      4150.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000274454500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                8981                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                469                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        4240                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        506                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      4240                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      506                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  4240                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  506                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    2489                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1601                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean            138                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     97.466464                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    122.372927                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31              3      9.68%      9.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63             7     22.58%     32.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             5     16.13%     48.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            5     16.13%     64.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            1      3.23%     67.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            3      9.68%     77.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            1      3.23%     80.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            2      6.45%     87.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            1      3.23%     90.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            1      3.23%     93.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415            1      3.23%     96.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      3.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.129032                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.122046                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.499462                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               29     93.55%     93.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      6.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  271360                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                32384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              665910842.15537596                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              79469548.61571231                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     407509500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      85863.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         4160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       265600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        32000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 10208538.853797035292                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 651775942.203964591026                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 78527221.952284887433                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           65                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         4175                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          506                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1647500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    105304750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   8053854500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25346.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25222.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15916708.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         4224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       267200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         271424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         4224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         4224                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        32384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        32384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           66                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         4175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            4241                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          506                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            506                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       10365593                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      655702303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         666067897                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     10365593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      10365593                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     79469549                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         79469549                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     79469549                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      10365593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     655702303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        745537445                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 4215                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 500                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           61                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                27921000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              21075000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          106952250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6624.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25374.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                3849                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                387                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           77.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   621.938650                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   429.225351                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   401.492875                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           60     12.27%     12.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           76     15.54%     27.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           50     10.22%     38.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           31      6.34%     44.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           10      2.04%     46.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           20      4.09%     50.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           16      3.27%     53.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      3.07%     56.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          211     43.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          489                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                269760                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              32000                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              661.984481                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               78.527222                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1792140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          944955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       15258180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        876960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 32575920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    109227390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     66993120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     227668665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   558.693368                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    172994500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     13780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    227219750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1820700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          967725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       15393840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1733040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 32575920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    118381590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     59286720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     230159535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   564.805903                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    152973250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     13780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    247247250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3759                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           506                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3521                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                482                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               482                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3758                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        12509                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12509                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       303808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   303808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4241                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4241    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4241                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            11441500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           22248750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8268                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4027                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              14052                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2521                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           66                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            17566                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1802                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1802                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             65                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         13988                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          197                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        47368                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  47565                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1139328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1147776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4299                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     32448                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             20155                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.015480                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.123455                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   19843     98.45%     98.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     312      1.55%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               20155                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1403128000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           17935000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             99000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          23682500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         31710                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        15854                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             312                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000026                       # Number of seconds simulated (Second)
simTicks                                     25846000                       # Number of ticks simulated (Tick)
finalTick                                  1428974000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                262389439                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681160                       # Number of bytes of host memory used (Byte)
simInsts                                      3156704                       # Number of instructions simulated (Count)
simOps                                        4049534                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 32011851                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   41059681                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            51692                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20320                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      233                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          17847                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     55                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 8620                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5195                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  83                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               32943                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.541754                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.409056                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     26649     80.89%     80.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2176      6.61%     87.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1378      4.18%     91.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       780      2.37%     94.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       643      1.95%     96.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       488      1.48%     97.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       428      1.30%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       213      0.65%     99.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       188      0.57%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 32943                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     112     21.88%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     21.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    242     47.27%     69.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   158     30.86%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          463      2.59%      2.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11176     62.62%     65.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.20%     65.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            17      0.10%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4217     23.63%     89.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         1926     10.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          17847                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.345257                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 512                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028688                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    68616                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   28863                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16224                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      593                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       17572                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         324                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17516                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4105                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       336                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  71                       # Number of nop insts executed (Count)
system.cpu.numRefs                               5999                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3043                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         1894                       # Number of stores executed (Count)
system.cpu.numRate                           0.338853                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             175                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           18749                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10158                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12109                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.088797                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.088797                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.196510                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.196510                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18050                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11555                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2799                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2859                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2228                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4548                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2152                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          564                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          188                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5085                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3561                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               377                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1848                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  233                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1532                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.829004                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     396                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             591                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              576                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            8691                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               671                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        31158                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.389049                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.390248                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           27512     88.30%     88.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1372      4.40%     92.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             596      1.91%     94.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             302      0.97%     95.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             370      1.19%     96.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             174      0.56%     97.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             127      0.41%     97.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             100      0.32%     98.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             605      1.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        31158                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10171                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12122                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4232                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2667                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2210                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11304                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7764     64.05%     64.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2667     22.00%     87.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.91%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12122                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           605                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4488                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4488                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4488                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4488                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          789                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             789                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          789                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            789                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     65897490                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     65897490                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     65897490                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     65897490                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5277                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5277                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5277                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5277                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.149517                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.149517                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.149517                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.149517                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 83520.266160                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 83520.266160                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 83520.266160                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 83520.266160                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3412                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           54                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      63.185185                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           40                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                40                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          454                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           454                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          454                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          454                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     29564499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     29564499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     29564499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     29564499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063483                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063483                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063483                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063483                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 88252.235821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 88252.235821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 88252.235821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 88252.235821                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    340                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3081                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3081                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          705                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           705                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     59888000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     59888000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3786                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.186212                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.186212                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 84947.517730                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 84947.517730                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          390                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          390                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          315                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     27980500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     27980500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.083201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.083201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 88826.984127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 88826.984127                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              71                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       306000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       306000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.040541                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       102000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       102000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       303000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       303000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.040541                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       101000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       101000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6009490                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6009490                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.056338                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.056338                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71541.547619                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71541.547619                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           20                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           20                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1583999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1583999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013414                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013414                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79199.950000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79199.950000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               549689                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1364                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             402.997801                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          902                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21744                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21744                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8488                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 19563                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3794                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   402                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    696                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1443                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    91                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  22701                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   316                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7916                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22113                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5085                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1943                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         21331                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1564                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  388                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2505                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      2913                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   219                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              32943                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.772061                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.119233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    28249     85.75%     85.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      400      1.21%     86.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      458      1.39%     88.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      447      1.36%     89.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      472      1.43%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      537      1.63%     92.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      286      0.87%     93.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      264      0.80%     94.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1830      5.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                32943                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.098371                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.427784                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2617                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2617                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2617                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2617                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          296                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             296                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          296                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            296                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     22117499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     22117499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     22117499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     22117499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2913                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2913                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2913                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2913                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.101613                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.101613                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.101613                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.101613                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74721.280405                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74721.280405                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74721.280405                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74721.280405                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          163                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      54.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          236                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               236                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           59                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            59                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           59                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           59                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          237                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          237                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          237                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          237                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     17666999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     17666999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     17666999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     17666999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.081359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.081359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.081359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.081359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 74544.299578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 74544.299578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 74544.299578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 74544.299578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    236                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2617                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2617                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          296                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           296                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     22117499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     22117499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2913                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2913                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.101613                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.101613                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74721.280405                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74721.280405                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           59                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           59                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          237                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          237                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     17666999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     17666999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.081359                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.081359                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 74544.299578                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 74544.299578                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               180464                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                492                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             366.796748                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           52                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              11888                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             11888                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       696                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6613                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1028                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  20624                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   80                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4548                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2152                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   233                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        43                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      935                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             85                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          671                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  756                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17012                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16488                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8685                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14568                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.318966                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.596170                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         143                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1911                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    617                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   52                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     46                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.793776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            68.044320                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2195     82.30%     82.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   19      0.71%     83.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   19      0.71%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   12      0.45%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.11%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    3      0.11%     84.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.19%     84.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  4      0.15%     84.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.04%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.15%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  8      0.30%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                107      4.01%     89.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 20      0.75%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  7      0.26%     90.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 43      1.61%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 13      0.49%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 29      1.09%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                135      5.06%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 27      1.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.04%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.07%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                9      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    696                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8771                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8554                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8449                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3838                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2635                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  21790                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    737                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1657                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    359                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20011                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       29089                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    22670                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      219                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11281                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     8854                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      36                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1865                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            51171                       # The number of ROB reads (Count)
system.cpu.rob.writes                           43243                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10158                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12109                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     27                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     18                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        45                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    27                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    18                       # number of overall hits (Count)
system.l2.overallHits::total                       45                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  210                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  320                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     530                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 210                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 320                       # number of overall misses (Count)
system.l2.overallMisses::total                    530                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        16992000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        29056500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           46048500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       16992000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       29056500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          46048500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                237                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   575                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               237                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  575                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.886076                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.946746                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.921739                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.886076                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.946746                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.921739                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80914.285714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90801.562500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86883.962264                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80914.285714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90801.562500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86883.962264                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   87                       # number of writebacks (Count)
system.l2.writebacks::total                        87                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              210                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              320                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 530                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             210                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             320                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                530                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     14902000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     25846500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       40748500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     14902000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     25846500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      40748500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.886076                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.946746                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.921739                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.886076                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.946746                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.921739                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70961.904762                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 80770.312500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76883.962264                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70961.904762                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 80770.312500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76883.962264                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            718                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           210                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              210                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     16992000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     16992000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          237                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            237                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.886076                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.886076                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80914.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80914.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          210                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          210                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     14902000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     14902000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.886076                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.886076                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70961.904762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70961.904762                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               23                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  23                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1850500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1850500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80456.521739                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80456.521739                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           23                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              23                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1620500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1620500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70456.521739                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70456.521739                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             18                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                18                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          297                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             297                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     27206000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     27206000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.942857                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.942857                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91602.693603                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91602.693603                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          297                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          297                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     24226000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     24226000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.942857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.942857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81569.023569                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81569.023569                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          236                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              236                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          236                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          236                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           40                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               40                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           40                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           40                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        31802                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4814                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.606149                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     112.839147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       105.579243                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3877.581611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.027549                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.025776                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.946675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  232                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  524                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3338                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9934                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9934                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples        87.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       209.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       313.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000408906750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1070                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         530                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                         88                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       530                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                       88                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.01                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   530                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                   88                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      91.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     83.371112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     42.026975                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47             1     16.67%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63             1     16.67%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79             1     16.67%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111            2     33.33%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159            1     16.67%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   33920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 5632                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1312388764.21883464                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              217906058.96463668                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      25774500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      41706.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        20032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         6144                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 517526890.041012167931                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 775052232.453764677048                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 237715700.688694566488                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          209                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          321                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks           88                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6289750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     12619500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   2760359000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30094.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39313.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  31367715.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        20544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          33920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         5632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          209                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          321                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             530                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             88                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      517526890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      794861874                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1312388764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    517526890                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     517526890                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    217906059                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        217906059                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    217906059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     517526890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     794861874                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1530294823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  522                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                  96                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           58                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           50                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 9121750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2610000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           18909250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                17474.62                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           36224.62                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 331                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 83                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            63.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           86.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          194                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   191.340206                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   128.006776                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   211.712332                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           96     49.48%     49.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           52     26.80%     76.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           16      8.25%     84.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           10      5.15%     89.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            7      3.61%     93.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            4      2.06%     95.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      2.06%     97.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.52%     97.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            4      2.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          194                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 33408                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               6144                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1292.579122                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              237.715701                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.10                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.86                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               66.99                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          685440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          345345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1756440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy         83520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     11555040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       194400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      16464105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   637.007854                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       423000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     24643000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          771120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          390885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1970640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        417600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     11724330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        51840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      17170335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   664.332392                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE        39000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     25027000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 507                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            88                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               623                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 23                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                23                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            507                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1771                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1771                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        39552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    39552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                530                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      530    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  530                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1722500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2839500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1241                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          711                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                553                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          127                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          236                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              932                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            237                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           315                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          709                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1019                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1728                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   54528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             718                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      5568                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1293                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.008507                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.091878                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1282     99.15%     99.15% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      11      0.85%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1293                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     25846000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             852000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            354000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            510000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1152                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          577                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              11                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
