#!tvf
tvf::VERBATIM {
//
//  Rule file generated on Tue Nov 29 22:47:11 BRST 2016
//     by Calibre Interactive - PEX (v2011.3_29.20)
//
//      *** PLEASE DO NOT MODIFY THIS FILE ***
//
//


// +++ CUSTOMIZATION SETTINGS START +++ 

#define CHOOSE_CU STANDARD
#define PEX_CORNER RCTYP
VARIABLE JIVARO "OFF"
#define LVSEXTASADPSPDPAR 
#define LVSEXTSTIPAR 
#define LVSEXTNGCONPARAM 
#undefine LVSEXTWPEPARAMS
#undefine LVSEXTNRDNRSPARAM
#undefine LVSEXTSERIESMOSRES
#undefine NOERC1_TO_NOERC12
#undefine ERC13_AND_ERC14
#undefine FILTER_ERC
#undefine ERC15
#undefine NWELL_BIASING
#undefine PWELL_BIASING
#undefine SOFT_ERROR
#undefine SENSE
#undefine ANALOG
#undefine LVS_DONOTCOMPARE_ESU_EDU
#define LVS_DDNWPW_PARAMS 
#define LVSEXTNCRSD 
#undefine COMPARE_NFING
#undefine LVSNOEXT_EXTHVI
#define SWI_PORT_DEPTH PRIMARY
#define SWI_TEXT_DEPTH PRIMARY
#define INTERACTIVE 
VARIABLE SWI_TOLER_DIO_A 1
VARIABLE SWI_TOLER_DIO_P 1
VARIABLE SWI_TOLER_GATED_DIO_W 0
VARIABLE SWI_TOLER_GATED_DIO_L 0
VARIABLE SWI_TOLER_MOS_W 1
VARIABLE SWI_TOLER_MOS_L 0
VARIABLE SWI_TOLER_NON_SALICIDED_MOS_EDU 1
VARIABLE SWI_TOLER_NON_SALICIDED_MOS_ESU 1
VARIABLE SWI_TOLER_BIP_AE 1
VARIABLE SWI_TOLER_BIP_PE 1
VARIABLE SWI_TOLER_RES_W 0
VARIABLE SWI_TOLER_RES_L 0
VARIABLE SWI_TOLER_MOS_OXIDE_CAP_CAREA 1
VARIABLE SWI_TOLER_MOS_OXIDE_CAP_CPERI 1
VARIABLE SWI_TOLER_ELEM_PLATE_MET_CAP_CAREA 1
VARIABLE SWI_TOLER_ELEM_PLATE_MET_CAP_CPERI 1
VARIABLE SWI_TOLER_STK_STRIP_MET_CAP_CAREA 1
VARIABLE SWI_TOLER_STK_STRIP_MET_CAP_CPERI 1
VARIABLE SWI_TOLER_ELEM_FRINGE_MET_CAP_L 1
VARIABLE SWI_TOLER_ELEM_FRINGE_MET_CAP_FS 1
VARIABLE SWI_TOLER_STK_FRINGE_MET_CAP_L 1
VARIABLE SWI_TOLER_DRAM_CAP_CAREA 1
VARIABLE SWI_TOLER_DRAM_CAP_CPERI 1
VARIABLE SWI_TOLER_TESTPOINTS_AREA 1
VARIABLE SWI_TOLER_TESTPOINTS_PERI 1
#undefine LVSNOFILTERUNUSEDDEVICE
#define LVSEXTPARADIODE 
#undefine LVSEXTPROBE
#define LVSNOEXTDEVONUNDEFBULK 
#undefine LVSEXTALLGATE
#define LVSNOACCURATE 
#undefine ALLOW_SWAPPABILITY_FOR_MIM
#undefine LVSNOEXTDDNWPW
VARIABLE SWI_TOLER_CAP_A 1
VARIABLE SWI_TOLER_CAP_P 1
#undefine ELECT
VARIABLE SWI_TOLER_CAP_C 1
VARIABLE SWI_TOLER_RES_R 1
VARIABLE SWI_TOLER_RES_MET_R 6
#define ALLIANCE 
#undefine FIXWPE
VARIABLE SWI_TOLER_IND_WD 0.3
VARIABLE SWI_TOLER_IND_L 4
VARIABLE SWI_TOLER_IND_LS 5
VARIABLE SWI_TOLER_MOSRF_W 1
VARIABLE SWI_TOLER_MOSRF_L 0
VARIABLE SWI_TOLER_VAR 0.1
VARIABLE SWI_TOLER_VAR_C 5

// +++ CUSTOMIZATION SETTINGS END +++ 

LAYOUT PATH  "Complex_f2.calibre.db"
LAYOUT PRIMARY "Complex_f2"
LAYOUT SYSTEM GDSII

SOURCE PATH "/home/micro2/lab3/pexRunDir/Complex_f2.src.net"
SOURCE PRIMARY "Complex_f2"
SOURCE SYSTEM SPICE

MASK SVDB DIRECTORY "svdb" QUERY XRC

LVS REPORT "Complex_f2.lvs.report"

PEX NETLIST "Complex_f2.pex.spi" ELDO 1 SOURCENAMES SEPARATOR "/" RCNAMED RLOCATION RWIDTH RLAYER 
PEX REDUCE ANALOG NO
PEX BA MAPFILE "/soft64/design-kits/stm/65nm-cmos065_536/DK_cmos065lpgp_7m4x0y2z_2V51V8@5.3.6/DATA/PLS_CALIBREXRC/MODULES/DKcmos065lpgp_7m4x0y2z_calibrexrc/calibrexrcBAMapFile"
PEX NETLIST UPPERCASE KEYWORDS NO
PEX NETLIST VIRTUAL CONNECT NO
PEX NETLIST NOXREF NET NAMES YES
PEX NETLIST MUTUAL RESISTANCE YES
LVS REPORT OPTION A B C D
LVS FILTER UNUSED OPTION NONE SOURCE
LVS FILTER UNUSED OPTION NONE LAYOUT
LVS POWER NAME
	"VDD"
	"vdd"
	"vdd!"
	"vdd;"
	"VDDS"
	"vdds"
	"vdds!"
	"vdds;"

LVS GROUND NAME
	"GND"
	"gnd"
	"gnd!"
	"gnd;"
	"GNDS"
	"gnds"
	"gnds!"
	"gnds;"


LVS RECOGNIZE GATES NONE



VIRTUAL CONNECT COLON NO
VIRTUAL CONNECT REPORT NO

DRC ICSTATION YES

}


tvf::VERBATIM {
INCLUDE "/soft64/design-kits/stm/65nm-cmos065_536/DK_cmos065lpgp_7m4x0y2z_2V51V8@5.3.6/DATA/PLS_CALIBREXRC/MODULES/DKcmos065lpgp_7m4x0y2z_calibrexrc/calibrexrc.cmd"
}


source "/soft64/design-kits/stm/65nm-cmos065_536/DK_cmos065lpgp_7m4x0y2z_2V51V8@5.3.6/DATA/PLS_CALIBREXRC/MODULES/DKcmos065lpgp_7m4x0y2z_calibrexrc/calibrexrclvs_cgi"


