OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/sm_cpu/runs/20-05_20-11/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/sm_cpu/runs/20-05_20-11/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/sm_cpu/runs/20-05_20-11/tmp/floorplan/7-pdn.def
Notice 0: Design: sm_cpu
Notice 0:     Created 105 pins.
Notice 0:     Created 7388 components and 47065 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 5159 nets and 21489 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/sm_cpu/runs/20-05_20-11/tmp/floorplan/7-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 386400 391680
[INFO GPL-0006] NumInstances: 7388
[INFO GPL-0007] NumPlaceInstances: 5120
[INFO GPL-0008] NumFixedInstances: 2268
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 5159
[INFO GPL-0011] NumPins: 21592
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 392005 402725
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 386400 391680
[INFO GPL-0016] CoreArea: 145039104000
[INFO GPL-0017] NonPlaceInstsArea: 3538393600
[INFO GPL-0018] PlaceInstsArea: 72567097600
[INFO GPL-0019] Util(%): 51.28
[INFO GPL-0020] StdInstsArea: 72567097600
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 5996
[INFO GPL-0032] FillerInit: NumGNets: 5159
[INFO GPL-0033] FillerInit: NumGPins: 21592
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 14173261
[INFO GPL-0025] IdealBinArea: 23622100
[INFO GPL-0026] IdealBinCnt: 6139
[INFO GPL-0027] TotalBinArea: 145039104000
[INFO GPL-0028] BinCnt: 64 64
[INFO GPL-0029] BinSize: 5952 5950
[INFO GPL-0030] NumBins: 4096
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.981447 HPWL: 62238478
[NesterovSolve] Iter: 10 overflow: 0.937106 HPWL: 80381753
[NesterovSolve] Iter: 20 overflow: 0.932653 HPWL: 82024501
[NesterovSolve] Iter: 30 overflow: 0.93068 HPWL: 80787729
[NesterovSolve] Iter: 40 overflow: 0.930656 HPWL: 78506709
[NesterovSolve] Iter: 50 overflow: 0.933049 HPWL: 75521577
[NesterovSolve] Iter: 60 overflow: 0.935121 HPWL: 72436210
[NesterovSolve] Iter: 70 overflow: 0.937201 HPWL: 69802239
[NesterovSolve] Iter: 80 overflow: 0.939878 HPWL: 67673725
[NesterovSolve] Iter: 90 overflow: 0.942971 HPWL: 65904824
[NesterovSolve] Iter: 100 overflow: 0.945961 HPWL: 64470176
[NesterovSolve] Iter: 110 overflow: 0.947559 HPWL: 63447303
[NesterovSolve] Iter: 120 overflow: 0.94811 HPWL: 62781007
[NesterovSolve] Iter: 130 overflow: 0.947945 HPWL: 62394517
[NesterovSolve] Iter: 140 overflow: 0.947514 HPWL: 62205016
[NesterovSolve] Iter: 150 overflow: 0.946706 HPWL: 62185993
[NesterovSolve] Iter: 160 overflow: 0.946273 HPWL: 62433619
[NesterovSolve] Iter: 170 overflow: 0.94567 HPWL: 63276118
[NesterovSolve] Iter: 180 overflow: 0.944987 HPWL: 64630718
[NesterovSolve] Iter: 190 overflow: 0.944002 HPWL: 66446338
[NesterovSolve] Iter: 200 overflow: 0.942106 HPWL: 68706283
[NesterovSolve] Iter: 210 overflow: 0.938745 HPWL: 71627336
[NesterovSolve] Iter: 220 overflow: 0.933857 HPWL: 75373719
[NesterovSolve] Iter: 230 overflow: 0.926007 HPWL: 80000844
[NesterovSolve] Iter: 240 overflow: 0.913938 HPWL: 85932713
[NesterovSolve] Iter: 250 overflow: 0.897377 HPWL: 92970272
[NesterovSolve] Iter: 260 overflow: 0.877268 HPWL: 101069727
[NesterovSolve] Iter: 270 overflow: 0.853564 HPWL: 109969666
[NesterovSolve] Iter: 280 overflow: 0.825484 HPWL: 119109179
[NesterovSolve] Iter: 290 overflow: 0.793591 HPWL: 128532265
[NesterovSolve] Iter: 300 overflow: 0.757781 HPWL: 137836872
[NesterovSolve] Iter: 310 overflow: 0.717267 HPWL: 146656756
[NesterovSolve] Iter: 320 overflow: 0.675269 HPWL: 154888052
[NesterovSolve] Iter: 330 overflow: 0.632471 HPWL: 162491997
[NesterovSolve] Iter: 340 overflow: 0.586597 HPWL: 168077167
[NesterovSolve] Iter: 350 overflow: 0.533316 HPWL: 171275515
[NesterovSolve] Iter: 360 overflow: 0.487465 HPWL: 174020075
[NesterovSolve] Iter: 370 overflow: 0.440297 HPWL: 176625338
[NesterovSolve] Iter: 380 overflow: 0.395867 HPWL: 179262415
[NesterovSolve] Iter: 390 overflow: 0.348437 HPWL: 182027044
[NesterovSolve] Iter: 400 overflow: 0.31583 HPWL: 183141201
[NesterovSolve] Iter: 410 overflow: 0.280462 HPWL: 184025551
[NesterovSolve] Iter: 420 overflow: 0.248974 HPWL: 184490387
[NesterovSolve] Iter: 430 overflow: 0.217852 HPWL: 185405449
[NesterovSolve] Iter: 440 overflow: 0.18675 HPWL: 186060844
[NesterovSolve] Iter: 450 overflow: 0.160883 HPWL: 187131313
[NesterovSolve] Iter: 460 overflow: 0.13688 HPWL: 188055061
[NesterovSolve] Iter: 470 overflow: 0.119801 HPWL: 188926010
[NesterovSolve] Iter: 480 overflow: 0.102355 HPWL: 189648800
[NesterovSolve] Finished with Overflow: 0.098342
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 20000.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 20000.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: rst_n (input port clocked by clk)
Endpoint: _9056_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       20000.00 20000.00 ^ input external delay
                  0.19    0.15 20000.15 ^ rst_n (in)
    32    0.17                           rst_n (net)
                  0.21    0.00 20000.15 ^ _9056_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                               20000.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _9056_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                               -20000.15   data arrival time
-----------------------------------------------------------------------------
                               19999.91   slack (MET)


Startpoint: _8337_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _8337_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.04    0.19    0.19 ^ _8337_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.01                           rf.rf[1][17] (net)
                  0.04    0.00    0.19 ^ _5283_/A1 (sky130_fd_sc_hd__a22o_2)
                  0.02    0.07    0.26 ^ _5283_/X (sky130_fd_sc_hd__a22o_2)
     1    0.00                           _0704_ (net)
                  0.02    0.00    0.26 ^ _8337_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _9056_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       20000.00 20000.00 ^ input external delay
                  0.41    0.30 20000.30 ^ rst_n (in)
    32    0.17                           rst_n (net)
                  0.42    0.00 20000.30 ^ _9056_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                               20000.30   data arrival time

                  0.00 100000.00 100000.00   clock clk (rise edge)
                          0.00 100000.00   clock network delay (ideal)
                          0.00 100000.00   clock reconvergence pessimism
                               100000.00 ^ _9056_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.27 100000.27   library recovery time
                               100000.27   data required time
-----------------------------------------------------------------------------
                               100000.27   data required time
                               -20000.30   data arrival time
-----------------------------------------------------------------------------
                               79999.97   slack (MET)


Startpoint: regAddr[0] (input port clocked by clk)
Endpoint: regData[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       20000.00 20000.00 v input external delay
                  1.42    1.18 20001.18 v regAddr[0] (in)
   257    1.32                           regAddr[0] (net)
                  1.79    0.00 20001.18 v _6343_/A (sky130_fd_sc_hd__or3_2)
                  0.17    1.74 20002.92 v _6343_/X (sky130_fd_sc_hd__or3_2)
     1    0.00                           _2657_ (net)
                  0.17    0.00 20002.92 v _6344_/C (sky130_fd_sc_hd__nor3_2)
                  6.43    4.79 20007.71 ^ _6344_/Y (sky130_fd_sc_hd__nor3_2)
    32    0.26                           _0392_ (net)
                  6.43    0.08 20007.79 ^ _6727_/S (sky130_fd_sc_hd__mux2_1)
                  0.85    1.91 20009.70 ^ _6727_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           regData[22] (net)
                  0.85    0.02 20009.71 ^ regData[22] (out)
                               20009.71   data arrival time

                  0.00 100000.00 100000.00   clock clk (rise edge)
                          0.00 100000.00   clock network delay (ideal)
                          0.00 100000.00   clock reconvergence pessimism
                       -20000.00 80000.00   output external delay
                               80000.00   data required time
-----------------------------------------------------------------------------
                               80000.00   data required time
                               -20009.71   data arrival time
-----------------------------------------------------------------------------
                               59990.29   slack (MET)


No paths found.
wns 0.00
tns 0.00
