<stg><name>lut_div3_chunk</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %r_in_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %r_in_V)

]]></Node>
<StgValue><ssdm name="r_in_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %d_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %d_V)

]]></Node>
<StgValue><ssdm name="d_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:2  %p_Result_3 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %r_in_V_read, i4 %d_V_read)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp = zext i6 %p_Result_3 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="r0_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6">
<![CDATA[
:5  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="r1_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6">
<![CDATA[
:7  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q0_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6">
<![CDATA[
:10  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q1_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6">
<![CDATA[
:12  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q2_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6">
<![CDATA[
:14  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %q3_addr = getelementptr [64 x i1]* @q3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="q3_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6">
<![CDATA[
:16  %q3_load = load i1* %q3_addr, align 1

]]></Node>
<StgValue><ssdm name="q3_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6">
<![CDATA[
:5  %r0_load = load i1* %r0_addr, align 1

]]></Node>
<StgValue><ssdm name="r0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6">
<![CDATA[
:7  %r1_load = load i1* %r1_addr, align 1

]]></Node>
<StgValue><ssdm name="r1_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  %p_Result_s = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %r1_load, i1 %r0_load)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="6">
<![CDATA[
:10  %q0_load = load i1* %q0_addr, align 1

]]></Node>
<StgValue><ssdm name="q0_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6">
<![CDATA[
:12  %q1_load = load i1* %q1_addr, align 1

]]></Node>
<StgValue><ssdm name="q1_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6">
<![CDATA[
:14  %q2_load = load i1* %q2_addr, align 1

]]></Node>
<StgValue><ssdm name="q2_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6">
<![CDATA[
:16  %q3_load = load i1* %q3_addr, align 1

]]></Node>
<StgValue><ssdm name="q3_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:17  %p_Result_1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %q3_load, i1 %q2_load, i1 %q1_load, i1 %q0_load)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="4">
<![CDATA[
:18  %mrv = insertvalue { i4, i2 } undef, i4 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="2">
<![CDATA[
:19  %mrv_1 = insertvalue { i4, i2 } %mrv, i2 %p_Result_s, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="6">
<![CDATA[
:20  ret { i4, i2 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="d_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="d_V"/></StgValue>
</port>
<port id="32" name="r_in_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="r_in_V"/></StgValue>
</port>
<port id="33" name="r0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="34" name="r1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="q0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="q1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="q2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="q3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="_ssdm_op_Read.ap_auto.i2" to="r_in_V_read" fromId="39" toId="3">
</dataflow>
<dataflow id="41" from="r_in_V" to="r_in_V_read" fromId="32" toId="3">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i4" to="d_V_read" fromId="42" toId="4">
</dataflow>
<dataflow id="44" from="d_V" to="d_V_read" fromId="31" toId="4">
</dataflow>
<dataflow id="46" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="p_Result_3" fromId="45" toId="5">
</dataflow>
<dataflow id="47" from="r_in_V_read" to="p_Result_3" fromId="3" toId="5">
</dataflow>
<dataflow id="48" from="d_V_read" to="p_Result_3" fromId="4" toId="5">
</dataflow>
<dataflow id="49" from="p_Result_3" to="tmp" fromId="5" toId="6">
</dataflow>
<dataflow id="50" from="r0" to="r0_addr" fromId="33" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_51" to="r0_addr" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="tmp" to="r0_addr" fromId="6" toId="7">
</dataflow>
<dataflow id="54" from="r0_addr" to="r0_load" fromId="7" toId="8">
</dataflow>
<dataflow id="55" from="r1" to="r1_addr" fromId="34" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_51" to="r1_addr" fromId="51" toId="9">
</dataflow>
<dataflow id="57" from="tmp" to="r1_addr" fromId="6" toId="9">
</dataflow>
<dataflow id="58" from="r1_addr" to="r1_load" fromId="9" toId="10">
</dataflow>
<dataflow id="59" from="q0" to="q0_addr" fromId="35" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_51" to="q0_addr" fromId="51" toId="11">
</dataflow>
<dataflow id="61" from="tmp" to="q0_addr" fromId="6" toId="11">
</dataflow>
<dataflow id="62" from="q0_addr" to="q0_load" fromId="11" toId="12">
</dataflow>
<dataflow id="63" from="q1" to="q1_addr" fromId="36" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_51" to="q1_addr" fromId="51" toId="13">
</dataflow>
<dataflow id="65" from="tmp" to="q1_addr" fromId="6" toId="13">
</dataflow>
<dataflow id="66" from="q1_addr" to="q1_load" fromId="13" toId="14">
</dataflow>
<dataflow id="67" from="q2" to="q2_addr" fromId="37" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_51" to="q2_addr" fromId="51" toId="15">
</dataflow>
<dataflow id="69" from="tmp" to="q2_addr" fromId="6" toId="15">
</dataflow>
<dataflow id="70" from="q2_addr" to="q2_load" fromId="15" toId="16">
</dataflow>
<dataflow id="71" from="q3" to="q3_addr" fromId="38" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_51" to="q3_addr" fromId="51" toId="17">
</dataflow>
<dataflow id="73" from="tmp" to="q3_addr" fromId="6" toId="17">
</dataflow>
<dataflow id="74" from="q3_addr" to="q3_load" fromId="17" toId="18">
</dataflow>
<dataflow id="75" from="r0_addr" to="r0_load" fromId="7" toId="19">
</dataflow>
<dataflow id="76" from="r1_addr" to="r1_load" fromId="9" toId="20">
</dataflow>
<dataflow id="78" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="p_Result_s" fromId="77" toId="21">
</dataflow>
<dataflow id="79" from="r1_load" to="p_Result_s" fromId="20" toId="21">
</dataflow>
<dataflow id="80" from="r0_load" to="p_Result_s" fromId="19" toId="21">
</dataflow>
<dataflow id="81" from="q0_addr" to="q0_load" fromId="11" toId="22">
</dataflow>
<dataflow id="82" from="q1_addr" to="q1_load" fromId="13" toId="23">
</dataflow>
<dataflow id="83" from="q2_addr" to="q2_load" fromId="15" toId="24">
</dataflow>
<dataflow id="84" from="q3_addr" to="q3_load" fromId="17" toId="25">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1" to="p_Result_1" fromId="85" toId="26">
</dataflow>
<dataflow id="87" from="q3_load" to="p_Result_1" fromId="25" toId="26">
</dataflow>
<dataflow id="88" from="q2_load" to="p_Result_1" fromId="24" toId="26">
</dataflow>
<dataflow id="89" from="q1_load" to="p_Result_1" fromId="23" toId="26">
</dataflow>
<dataflow id="90" from="q0_load" to="p_Result_1" fromId="22" toId="26">
</dataflow>
<dataflow id="92" from="StgValue_91" to="mrv" fromId="91" toId="27">
</dataflow>
<dataflow id="93" from="p_Result_1" to="mrv" fromId="26" toId="27">
</dataflow>
<dataflow id="94" from="mrv" to="mrv_1" fromId="27" toId="28">
</dataflow>
<dataflow id="95" from="p_Result_s" to="mrv_1" fromId="21" toId="28">
</dataflow>
<dataflow id="96" from="mrv_1" to="StgValue_29" fromId="28" toId="29">
</dataflow>
</dataflows>


</stg>
