#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Dec  5 2017 15:35:27

#File Generated:     Oct 15 2018 15:35:13

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjplacer.exe --proj-name LOCK --netlist-vh2 LOCK_p.vh2 --arch p4_udb0x0 --arch-file d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\arch/udbdsi_0x0.cydata --ip-file d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/18/ip_blocks.cydata --rrg-file d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/18/route_arch-rrg.cydata --irq-file d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/18/irqconn.cydata --drq-file d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/18/triggerconn.cydata --dsi-conn-file d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/18/dsiconn.cydata --pins-file pins_64-TQFP.xml --io-pcf LOCK.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Dec  5 2017	15:33:41

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - LOCK_p.vh2
Architecture file         - d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\arch/udbdsi_0x0.cydata
Package                   - 
Defparam file             - 
SDC file                  - 
Output directory          - .
Timing library            - 
IO Placement file         - LOCK.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "LOCK_p.vh2"
D2065: Reading arch file : "d:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\arch/udbdsi_0x0.cydata"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	0/0
    UDBS                        :	0/0
    IOs                         :	50/54


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.1 sec.

