/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_b.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2021                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_b_H_
#define __p10_scom_proc_b_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [INT_CQ_IC_BAR]
static const uint64_t INT_CQ_IC_BAR = 0x02010808ull;

static const uint32_t INT_CQ_IC_BAR_VALID = 0;
static const uint32_t INT_CQ_IC_BAR_PAGE_SIZE_64K = 1;
static const uint32_t INT_CQ_IC_BAR_ADDR_8_42 = 8;
static const uint32_t INT_CQ_IC_BAR_ADDR_8_42_LEN = 35;
//<< [INT_CQ_IC_BAR]
// proc/reg00055.H

//>> [MCD_BANK0_STR]
static const uint64_t MCD_BANK0_STR = 0x0301080bull;

static const uint32_t MCD_BANK0_STR_VALID = 0;
static const uint32_t MCD_BANK0_STR_CPG = 1;
static const uint32_t MCD_BANK0_STR_GRP_MBR_ID = 2;
static const uint32_t MCD_BANK0_STR_ALWAYS_RTY = 3;
static const uint32_t MCD_BANK0_STR_SMF_ENABLE = 6;
static const uint32_t MCD_BANK0_STR_GRP_SIZE = 11;
static const uint32_t MCD_BANK0_STR_GRP_SIZE_LEN = 19;
static const uint32_t MCD_BANK0_STR_GRP_BASE = 33;
static const uint32_t MCD_BANK0_STR_GRP_BASE_LEN = 31;
//<< [MCD_BANK0_STR]
// proc/reg00055.H

//>> [NX_PBI_CQ_WRAP_NXCQ_SCOM_TOPOID_XLAT_TBL0_REG]
static const uint64_t NX_PBI_CQ_WRAP_NXCQ_SCOM_TOPOID_XLAT_TBL0_REG = 0x020110b0ull;

static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_TOPOID_XLAT_TBL0_REG_VALID_BITS_FOR_ENTRIES_0_7 = 0;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_TOPOID_XLAT_TBL0_REG_VALID_BITS_FOR_ENTRIES_0_7_LEN = 8;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_TOPOID_XLAT_TBL0_REG_TOPOID_XLAT_TBL_ENTRIES_00_07 = 8;
static const uint32_t NX_PBI_CQ_WRAP_NXCQ_SCOM_TOPOID_XLAT_TBL0_REG_TOPOID_XLAT_TBL_ENTRIES_00_07_LEN = 32;
//<< [NX_PBI_CQ_WRAP_NXCQ_SCOM_TOPOID_XLAT_TBL0_REG]
// proc/reg00055.H

//>> [NX_PBI_RNG_CFG]
static const uint64_t NX_PBI_RNG_CFG = 0x020110e0ull;

static const uint32_t NX_PBI_RNG_CFG_FAIL_REG = 0;
static const uint32_t NX_PBI_RNG_CFG_FAIL_REG_LEN = 10;
static const uint32_t NX_PBI_RNG_CFG_RNG0_FAIL = 10;
static const uint32_t NX_PBI_RNG_CFG_RNG1_FAIL = 11;
static const uint32_t NX_PBI_RNG_CFG_INTERRUPT_SENT = 12;
static const uint32_t NX_PBI_RNG_CFG_BIST_ENABLE = 16;
static const uint32_t NX_PBI_RNG_CFG_BIST_COMPLETE = 17;
static const uint32_t NX_PBI_RNG_CFG_RNG0_BIST_FAIL = 18;
static const uint32_t NX_PBI_RNG_CFG_RNG1_BIST_FAIL = 19;
static const uint32_t NX_PBI_RNG_CFG_BIST_BIT_FAIL_TH = 20;
static const uint32_t NX_PBI_RNG_CFG_BIST_BIT_FAIL_TH_LEN = 3;
static const uint32_t NX_PBI_RNG_CFG_RNG0_INJ_CONTINOUS_ERROR = 23;
static const uint32_t NX_PBI_RNG_CFG_RNG1_INJ_CONTINOUS_ERROR = 24;
static const uint32_t NX_PBI_RNG_CFG_ST2_RESET_PERIOD = 30;
static const uint32_t NX_PBI_RNG_CFG_ST2_RESET_PERIOD_LEN = 8;
static const uint32_t NX_PBI_RNG_CFG_RRN_BYPASS_ENABLE = 38;
static const uint32_t NX_PBI_RNG_CFG_MASK_TOGGLE_ENABLE = 39;
static const uint32_t NX_PBI_RNG_CFG_SAMPTEST_ENABLE = 40;
static const uint32_t NX_PBI_RNG_CFG_REPTEST_ENABLE = 41;
static const uint32_t NX_PBI_RNG_CFG_ADAPTEST_1BIT_ENABLE = 42;
static const uint32_t NX_PBI_RNG_CFG_ADAPTEST_ENABLE = 43;
static const uint32_t NX_PBI_RNG_CFG_COND_STARTUP_TEST_FAIL = 44;
static const uint32_t NX_PBI_RNG_CFG_PACE_RATE = 46;
static const uint32_t NX_PBI_RNG_CFG_PACE_RATE_LEN = 16;
static const uint32_t NX_PBI_RNG_CFG_RNG_ENABLE = 63;
//<< [NX_PBI_RNG_CFG]
// proc/reg00055.H

//>> [PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT]
static const uint64_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT = 0x0301138dull;

static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_EN_NEXT_ES3 = 0;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_EN_NEXT_ES3 = 1;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_EN_NEXT_ES3 = 2;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_EN_NEXT_ES3 = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_EN_NEXT_ES3 = 4;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_EN_NEXT_ES3 = 5;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_EN_NEXT_ES3 = 6;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_EN_NEXT_ES3 = 7;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ADDR_DIS_NEXT_ES3 = 8;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ADDR_DIS_NEXT_ES3 = 9;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ADDR_DIS_NEXT_ES3 = 10;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ADDR_DIS_NEXT_ES3 = 11;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ADDR_DIS_NEXT_ES3 = 12;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ADDR_DIS_NEXT_ES3 = 13;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ADDR_DIS_NEXT_ES3 = 14;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ADDR_DIS_NEXT_ES3 = 15;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_MODE_NEXT_ES3 = 16;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ID_NEXT_ES3 = 17;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_MODE_NEXT_ES3 = 20;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ID_NEXT_ES3 = 21;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_MODE_NEXT_ES3 = 24;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ID_NEXT_ES3 = 25;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_MODE_NEXT_ES3 = 28;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ID_NEXT_ES3 = 29;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_MODE_NEXT_ES3 = 32;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ID_NEXT_ES3 = 33;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_MODE_NEXT_ES3 = 36;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ID_NEXT_ES3 = 37;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_MODE_NEXT_ES3 = 40;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ID_NEXT_ES3 = 41;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_MODE_NEXT_ES3 = 44;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ID_NEXT_ES3 = 45;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ID_NEXT_ES3_LEN = 3;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_SPARE = 48;
static const uint32_t PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT_PB_CFG_SPARE_LEN = 16;
//<< [PB_COM_SCOM_ES3_STATION_HP_MODE2_NEXT]
// proc/reg00056.H

//>> [PB_PTLSCOM10_PTL_FIR_REG]
static const uint64_t PB_PTLSCOM10_PTL_FIR_REG_RW = 0x10011800ull;
static const uint64_t PB_PTLSCOM10_PTL_FIR_REG_WO_AND = 0x10011801ull;
static const uint64_t PB_PTLSCOM10_PTL_FIR_REG_WO_OR = 0x10011802ull;

static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FMR00_TRAINED = 0;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FMR01_TRAINED = 1;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FMR02_TRAINED = 2;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FMR03_TRAINED = 3;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB01_UE = 4;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB01_CE = 5;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB01_SUE = 6;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB01_ERR = 7;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB23_UE = 8;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB23_CE = 9;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB23_SUE = 10;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DOB23_ERR = 11;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FRAMER00_ATTN = 12;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_CROB01_ATTN = 13;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FRAMER01_ATTN = 14;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FRAMER02_ATTN = 15;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_CROB23_ATTN = 16;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_FRAMER03_ATTN = 17;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PARSER00_ATTN = 18;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PARSER01_ATTN = 19;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PARSER02_ATTN = 20;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PARSER03_ATTN = 21;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_LINK_DOWN_0_ATTN = 22;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_LINK_DOWN_1_ATTN = 23;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_LINK_DOWN_2_ATTN = 24;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_LINK_DOWN_3_ATTN = 25;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DIB01_ERR = 26;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_DIB23_ERR = 27;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB00_SPATTN = 28;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB01_SPATTN = 29;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB10_SPATTN = 30;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB11_SPATTN = 31;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB20_SPATTN = 32;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB21_SPATTN = 33;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB30_SPATTN = 34;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_MB31_SPATTN = 35;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PTL0_SPARE = 36;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PTL1_SPARE = 37;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PTL2_SPARE = 38;
static const uint32_t PB_PTLSCOM10_PTL_FIR_REG_PTL3_SPARE = 39;
//<< [PB_PTLSCOM10_PTL_FIR_REG]
// proc/reg00056.H

//>> [PSI_MAC_SCOM_REGS_RX_MODE]
static const uint64_t PSI_MAC_SCOM_REGS_RX_MODE = 0x01011021ull;

static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_VREF = 0;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_VREF_LEN = 8;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_TERM_TEST_MODE = 12;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_TERM_MODE_ENC = 15;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_TERM_MODE_ENC_LEN = 5;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_PEAK = 20;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_PEAK_LEN = 3;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_MODE_SPARE = 24;
static const uint32_t PSI_MAC_SCOM_REGS_RX_MODE_MODE_SPARE_LEN = 8;
//<< [PSI_MAC_SCOM_REGS_RX_MODE]
// proc/reg00056.H

//>> [TP_TPBR_AD_ALTD_ADDR_REG]
static const uint64_t TP_TPBR_AD_ALTD_ADDR_REG = 0x00090000ull;

static const uint32_t TP_TPBR_AD_ALTD_ADDR_REG_FBC_ALTD_ADDRESS = 8;
static const uint32_t TP_TPBR_AD_ALTD_ADDR_REG_FBC_ALTD_ADDRESS_LEN = 56;
static const uint32_t TP_TPBR_AD_ALTD_ADDR_REG_ALTD_SM_ADDRESS = 8;
static const uint32_t TP_TPBR_AD_ALTD_ADDR_REG_ALTD_SM_ADDRESS_LEN = 56;
//<< [TP_TPBR_AD_ALTD_ADDR_REG]
// proc/reg00056.H

//>> [TP_TPBR_AD_XSCOM_BASE_REG]
static const uint64_t TP_TPBR_AD_XSCOM_BASE_REG = 0x00090010ull;

static const uint32_t TP_TPBR_AD_XSCOM_BASE_REG_BASE = 8;
static const uint32_t TP_TPBR_AD_XSCOM_BASE_REG_BASE_LEN = 22;
static const uint32_t TP_TPBR_AD_XSCOM_BASE_REG_RESET = 61;
static const uint32_t P10_20_TP_TPBR_AD_XSCOM_BASE_REG_DISABLE_LOCAL_SHORTCUT = 61; // p10:20,
static const uint32_t TP_TPBR_AD_XSCOM_BASE_REG_DISABLE = 62;
static const uint32_t P10_20_TP_TPBR_AD_XSCOM_BASE_REG_RESET = 62; // p10:20,
static const uint32_t TP_TPBR_AD_XSCOM_BASE_REG_DISABLE_LOCAL_SHORTCUT = 63;
static const uint32_t P10_20_TP_TPBR_AD_XSCOM_BASE_REG_DISABLE = 63; // p10:20,
//<< [TP_TPBR_AD_XSCOM_BASE_REG]
// proc/reg00056.H

//>> [TP_TPBR_PBA_PBAF_PBAERRRPT2]
static const uint64_t TP_TPBR_PBA_PBAF_PBAERRRPT2 = 0x03011dceull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_BAR_PARITY_ERR = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_SCOMTB_ERR = 1;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_SPARE = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_SPARE_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_PBDOUT_PARITY_ERR = 4;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_PB_PARITY_ERR = 5;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_PB_PARITY_ERR_LEN = 3;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_AXFLOW_ERR = 8;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_AXFLOW_ERR_LEN = 2;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_AXIFLOW_ERR = 10;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT2_AXIFLOW_ERR_LEN = 2;
//<< [TP_TPBR_PBA_PBAF_PBAERRRPT2]
// proc/reg00057.H

//>> [TP_TPBR_PBA_PBAO_BCUE_CTL]
static const uint64_t TP_TPBR_PBA_PBAO_BCUE_CTL = 0x00068015ull;

static const uint32_t TP_TPBR_PBA_PBAO_BCUE_CTL_OP = 0;
static const uint32_t TP_TPBR_PBA_PBAO_BCUE_CTL_ART = 1;
//<< [TP_TPBR_PBA_PBAO_BCUE_CTL]
// proc/reg00057.H

//>> [TP_TPBR_PBA_PBAO_PBAFIRACT0]
static const uint64_t TP_TPBR_PBA_PBAO_PBAFIRACT0 = 0x01010cc6ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRACT0_PBAFIRACT0_FIR_ACTION0 = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAFIRACT0_PBAFIRACT0_FIR_ACTION0_LEN = 20;
//<< [TP_TPBR_PBA_PBAO_PBAFIRACT0]
// proc/reg00057.H

//>> [TP_TPBR_PBA_PBAO_PBAOCCACT]
static const uint64_t TP_TPBR_PBA_PBAO_PBAOCCACT = 0x01010ccaull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAOCCACT_PBAOCCACT_OCC_ACTION_SET = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAOCCACT_PBAOCCACT_OCC_ACTION_SET_LEN = 20;
//<< [TP_TPBR_PBA_PBAO_PBAOCCACT]
// proc/reg00057.H

//>> [TP_TPBR_PBA_PBAO_PBAPBTXT0]
static const uint64_t TP_TPBR_PBA_PBAO_PBAPBTXT0 = 0x01010ce2ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_VALID = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_VALID_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_0 = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_0_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_1 = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_1_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_2 = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_2_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_3 = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_3_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_4 = 24;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_4_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_5 = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_5_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_6 = 32;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_6_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_7 = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT0_7_LEN = 4;
//<< [TP_TPBR_PBA_PBAO_PBAPBTXT0]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG = 0x00062002ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_DBG = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_HALT_ON_XSTOP = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_HALT_ON_TRIG = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_COVERAGE_MODE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_INTR_ADDR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_TRACE_EXTRA = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_TRACE_STALL = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_WAIT_CYCLES = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_FULL_SPEED = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_DIS_FLOW_CHANGE = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_TRACE_MODE_SEL = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_TRACE_MODE_SEL_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_MARK_TRACE = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_EN_EE_TRACE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_RESERVED14_15 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_RESERVED14_15_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_FIR_TRIGGER = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_SPARE = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_SPARE_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_TRACE_DATA_SEL = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG_TRACE_DATA_SEL_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEDBG]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL = 0x0006202dull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_OCB_OCI_GPEXISIB_PIB_IFETCH_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 3;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 4;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2 = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACL]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACU = 0x0006202cull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACU_ICACHE_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACU_ICACHE_INFO_UPPER_LEN = 27;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIICACU]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG = 0x00062013ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_SPRG0 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG_SPRG0_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMDBG]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXCR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXCR = 0x00064010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXCR_OXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXCR_OXIXCR_XCR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXCR_XICTR_CTR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXCR_XICTR_CTR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIXCR]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO = 0x00066015ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_XSR_MCS_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR_LEN = 30;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIDBGPRO]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISRR0]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISRR0 = 0x00066030ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISRR0_OCB_OCI_GPEXIDBGINF_SRR0_LEN = 30;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXISRR0]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR = 0x00066021ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_HS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_HC = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_HC_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_HCP = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_RIP = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_SIP = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_TRAP = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_IAC = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_SIB = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_SIB_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_RDAC = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_WDAC = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_WS = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_TRH = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_SMS = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_SMS_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_LP = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_EP = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_PTR = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_ST = 25;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_MFE = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_MCS = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR_MCS_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIXSR]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0 = 0x0006c820ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_0_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_1 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_1_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_2 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_2_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_3 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0_3_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA0]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12 = 0x0006c742ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_O2S_BRIDGE_ENABLE_2_A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_O2S_BRIDGE_ENABLE_2_B = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_RESERVED_2_3 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_O2S_CLOCK_DIVIDER_2 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_O2S_CLOCK_DIVIDER_2_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_O2SCTRL12_RESERVED_14_16 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_O2SCTRL12_RESERVED_14_16_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_O2S_NR_OF_FRAMES_2 = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_RESERVED_18_19 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_RESERVED_18_19_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_SLAVE_DATA_SAMPLE_DELAY = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12_SLAVE_DATA_SAMPLE_DELAY_LEN = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL12]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SST2B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST2B = 0x0006c756ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2B_ONGOING_2B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2B_ST2B_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2B_ST2B_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2B_WRITE_WHILE_BRIDGE_BUSY_ERR_2B = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2B_ST2B_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2B_FSM_ERR_2B = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SST2B]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR1 = 0x0006c21cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR1_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR1_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR1_BASE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR1_BASE_LEN = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR1]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCFLG0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG0_RW = 0x0006c0acull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG0_WO_CLEAR = 0x0006c0adull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG0_WO_OR = 0x0006c0aeull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG0_OCB_OCI_OCCFLG0_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG0_OCB_OCI_OCCFLG0_OCC_FLAGS_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCFLG0]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OIRR0B]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0B_RW = 0x0006c044ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0B_WO_CLEAR = 0x0006c045ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0B_WO_OR = 0x0006c046ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR0B_OCB_OCI_OIRR0B_INTERRUPT_ROUTE_0_B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR0B_OCB_OCI_OIRR0B_INTERRUPT_ROUTE_0_B_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OIRR0B]
// proc/reg00057.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITASV3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3 = 0x0006c483ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV3_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITASV3]
// proc/reg00058.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OTR1]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OTR1 = 0x0006c101ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR1_TIMEOUT_1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR1_CONTROL_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR1_AUTO_RELOAD_1 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR1_SPARE_1 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR1_SPARE_1_LEN = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR1_TIMER_1 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTR1_TIMER_1_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_OTR1]
// proc/reg00058.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OCR]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_RO = 0x0006d000ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_WO_CLEAR = 0x0006d001ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_WO_OR = 0x0006d002ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_CORE_RESET = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_CHIP_RESET = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_SYSTEM_RESET = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_OCI_ARB_RESET = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_TRACE_DISABLE = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_TRACE_EVENT = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_DBG_UNCONDITIONAL_EVENT = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_EXT_INTERRUPT = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_CRITICAL_INTERRUPT = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_PIB_SLAVE_RESET_TO_405_ENABLE = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_OCR_DBG_HALT = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_SPARE = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCR_SPARE_LEN = 5;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OCR]
// proc/reg00058.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR]
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR = 0x01060158ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_DYNAMIC_ENCODED_DATA = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_DYNAMIC_ENCODED_DATA_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_MIN_ENCODED_DATA = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_MIN_ENCODED_DATA_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_MAX_ENCODED_DATA = 9;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_MAX_ENCODED_DATA_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_INVERTED_DYNAMIC_ENCODE_INJECT = 61;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR_INVERTED_DYNAMIC_ENCODE_INJECT_LEN = 3;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_ECHAR]
// proc/reg00058.H

//>> [TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS]
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FSI = 0x00002411ull;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FSI_BYTE = 0x00002444ull;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_RO = 0x000b0011ull;

static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_DATA_OUT_PARITY = 2;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_REQ_RESET_FR_SBE = 6;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_REQ_RESET_FR_SP = 7;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_DEQUEUED_EOT_FLAG = 8;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_FULL = 10;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_EMPTY = 11;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_ENTRY_COUNT = 12;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_ENTRY_COUNT_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_VALID_FLAGS = 16;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_VALID_FLAGS_LEN = 8;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_EOT_FLAGS = 24;
static const uint32_t TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS_FIFO_EOT_FLAGS_LEN = 8;
//<< [TP_TPVSB_FSI_W_SBE_FIFO_FSB_DOWNFIFO_STATUS]
// proc/reg00059.H

//>> [NX_PBI_RNG_ST2]
static const uint64_t NX_PBI_RNG_ST2 = 0x020110e3ull;

static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_RRN_RNG0 = 0;
static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_RRN_RNG0_LEN = 8;
static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_RRN_RNG1 = 8;
static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_RRN_RNG1_LEN = 8;
static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_CRN_RNG0 = 16;
static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_CRN_RNG0_LEN = 8;
static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_CRN_RNG1 = 24;
static const uint32_t NX_PBI_RNG_ST2_ADAPTEST_SOFT_FAIL_COUNT_CRN_RNG1_LEN = 8;
static const uint32_t NX_PBI_RNG_ST2_REPTEST_SOFT_FAIL_COUNT_RNG0 = 32;
static const uint32_t NX_PBI_RNG_ST2_REPTEST_SOFT_FAIL_COUNT_RNG0_LEN = 6;
static const uint32_t NX_PBI_RNG_ST2_REPTEST_SOFT_FAIL_COUNT_RNG1 = 38;
static const uint32_t NX_PBI_RNG_ST2_REPTEST_SOFT_FAIL_COUNT_RNG1_LEN = 6;
//<< [NX_PBI_RNG_ST2]
// proc/reg00055.H

//>> [PB_COM_SCOM_EN1_STATION_CFG3]
static const uint64_t PB_COM_SCOM_EN1_STATION_CFG3 = 0x03011215ull;

static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EN1 = 0;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_CHIP_TSNOOP_DELAY_EN1_LEN = 4;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_SPARE1 = 4;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_SPARE1_LEN = 12;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PA6_DISABLE = 16;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PA7_DISABLE = 17;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PTL6_DISABLE = 18;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PTL7_DISABLE = 19;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PA6_SELCD = 20;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PA7_SELCD = 21;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PTL6_SELCD = 22;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_PBIASY_PTL7_SELCD = 23;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_SPARE2 = 24;
static const uint32_t PB_COM_SCOM_EN1_STATION_CFG3_PB_CFG_SPARE2_LEN = 40;
//<< [PB_COM_SCOM_EN1_STATION_CFG3]
// proc/reg00055.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00055.H"
#include "proc/reg00056.H"
#include "proc/reg00057.H"
#include "proc/reg00058.H"
#include "proc/reg00059.H"
#endif
#endif
