main.o main.d main.o: ../main.c \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/DAVE.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_common.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_device.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/core_cm4.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/cmsis_version.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/cmsis_compiler.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/cmsis_gcc.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/mpu_armv7.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_scu.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_scu.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_common.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_gpio.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_gpio.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_gpio_map.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/DAVE_Common.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4_conf.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4_extern.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_ccu4.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_ccu4_map.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4_conf.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4_extern.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/PWM/pwm.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/PWM/pwm_conf.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/DAVE_common.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/PWM/PWM_Extern.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_extern.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/UART/uart.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_uart.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_usic.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_usic_map.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/UART/uart_conf.h \
 G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/UART/uart_extern.h

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/DAVE.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_common.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_device.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/core_cm4.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/cmsis_version.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/cmsis_compiler.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/cmsis_gcc.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/mpu_armv7.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_scu.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_scu.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_common.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_gpio.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_gpio.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_gpio_map.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/DAVE_Common.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4_conf.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4_extern.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CLOCK_XMC4/clock_xmc4.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_ccu4.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_ccu4_map.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4_conf.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4_extern.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/PWM/pwm.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/PWM/pwm_conf.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/GLOBAL_CCU4/global_ccu4.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/DAVE_common.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/PWM/PWM_Extern.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_extern.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/UART/uart.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_uart.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc_usic.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Libraries/XMCLib/inc/xmc4_usic_map.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/UART/uart_conf.h:

G:/DT/repo/dt_g1_balancing_plate_wise20192020/XMC/Dave/Generated/UART/uart_extern.h:
