Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 28bddaddfd724771b43ad61b63b66390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot v_cont_UNOS_tb_behav xil_defaultlib.v_cont_UNOS_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.matrix_type
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture cont_bin_bloque_arq of entity xil_defaultlib.cont_bin_bloque [cont_bin_bloque_default]
Compiling architecture v_ffd_a of entity xil_defaultlib.v_ffd [v_ffd_default]
Compiling architecture cont_bcd_arq of entity xil_defaultlib.cont_BCD [cont_bcd_default]
Compiling architecture cont_unos_arq of entity xil_defaultlib.cont_UNOS [cont_unos_default]
Compiling architecture v_cont_unos_tb_arq of entity xil_defaultlib.v_cont_unos_tb
Built simulation snapshot v_cont_UNOS_tb_behav
