// Seed: 621866520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output uwire id_11
);
  logic id_13;
  ;
  nor primCall (id_7, id_1, id_8, id_3, id_4);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
