Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb 16 17:54:59 2023
| Host         : DESKTOP-MGFRI4V running 64-bit major release  (build 9200)
| Command      : report_drc -file main3_final_drc_routed.rpt -pb main3_final_drc_routed.pb -rpx main3_final_drc_routed.rpx
| Design       : main3_final
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 15
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 15         |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net btn_center/CUR_STATE_reg_11 is a gated clock net sourced by a combinational pin btn_center/NX_STATE_reg_LDC_i_1/O, cell btn_center/NX_STATE_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net btn_center/btn_out_reg_1 is a gated clock net sourced by a combinational pin btn_center/state_transition.minute_reg[0]_LDC_i_1/O, cell btn_center/state_transition.minute_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net btn_center/btn_out_reg_10 is a gated clock net sourced by a combinational pin btn_center/state_transition.second_reg[3]_LDC_i_1/O, cell btn_center/state_transition.second_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net btn_center/btn_out_reg_11 is a gated clock net sourced by a combinational pin btn_center/state_transition.second_reg[4]_LDC_i_1/O, cell btn_center/state_transition.second_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net btn_center/btn_out_reg_12 is a gated clock net sourced by a combinational pin btn_center/state_transition.second_reg[5]_LDC_i_1/O, cell btn_center/state_transition.second_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net btn_center/btn_out_reg_2 is a gated clock net sourced by a combinational pin btn_center/state_transition.minute_reg[1]_LDC_i_1/O, cell btn_center/state_transition.minute_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net btn_center/btn_out_reg_3 is a gated clock net sourced by a combinational pin btn_center/state_transition.minute_reg[2]_LDC_i_1/O, cell btn_center/state_transition.minute_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net btn_center/btn_out_reg_4 is a gated clock net sourced by a combinational pin btn_center/state_transition.minute_reg[3]_LDC_i_1/O, cell btn_center/state_transition.minute_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net btn_center/btn_out_reg_5 is a gated clock net sourced by a combinational pin btn_center/state_transition.minute_reg[4]_LDC_i_1/O, cell btn_center/state_transition.minute_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net btn_center/btn_out_reg_6 is a gated clock net sourced by a combinational pin btn_center/state_transition.minute_reg[5]_LDC_i_1/O, cell btn_center/state_transition.minute_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net btn_center/btn_out_reg_7 is a gated clock net sourced by a combinational pin btn_center/state_transition.second_reg[0]_LDC_i_1/O, cell btn_center/state_transition.second_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net btn_center/btn_out_reg_8 is a gated clock net sourced by a combinational pin btn_center/state_transition.second_reg[1]_LDC_i_1/O, cell btn_center/state_transition.second_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net btn_center/btn_out_reg_9 is a gated clock net sourced by a combinational pin btn_center/state_transition.second_reg[2]_LDC_i_1/O, cell btn_center/state_transition.second_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net sw_reg[14]_i_2_n_0 is a gated clock net sourced by a combinational pin sw_reg[14]_i_2/O, cell sw_reg[14]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net sw_reg[6]_i_2_n_0 is a gated clock net sourced by a combinational pin sw_reg[6]_i_2/O, cell sw_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


