

================================================================
== Vitis HLS Report for 'write_output_stream'
================================================================
* Date:           Thu Nov 21 15:11:45 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.603 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_214_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bit_count = alloca i32 1"   --->   Operation 7 'alloca' 'bit_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%size = alloca i32 1"   --->   Operation 8 'alloca' 'size' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed_size_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_hw_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %codeword_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln208 = store i32 0, i32 %size" [Server/p3/lzw.cpp:208]   --->   Operation 12 'store' 'store_ln208' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%store_ln208 = store i32 0, i32 %bit_count" [Server/p3/lzw.cpp:208]   --->   Operation 13 'store' 'store_ln208' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%br_ln208 = br void" [Server/p3/lzw.cpp:208]   --->   Operation 14 'br' 'br_ln208' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%bit_buffer = phi i19 0, void, i19 %trunc_ln, void %._crit_edge" [Server/p3/lzw.cpp:204]   --->   Operation 15 'phi' 'bit_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%size_2 = load i32 %size" [Server/p3/lzw.cpp:225]   --->   Operation 16 'load' 'size_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %codeword_stream, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %tmp, void, void" [Server/p3/lzw.cpp:208]   --->   Operation 18 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bit_count_load_1 = load i32 %bit_count" [Server/p3/lzw.cpp:212]   --->   Operation 19 'load' 'bit_count_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.94ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %codeword_stream" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'tmp_V' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%code_1 = trunc i16 %tmp_V" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 22 'trunc' 'code_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%bit_buffer_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %bit_buffer, i13 %code_1" [Server/p3/lzw.cpp:211]   --->   Operation 23 'bitconcatenate' 'bit_buffer_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i19 %bit_buffer" [Server/p3/lzw.cpp:204]   --->   Operation 24 'trunc' 'trunc_ln204' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i6.i13, i6 %trunc_ln204, i13 %code_1" [Server/p3/lzw.cpp:204]   --->   Operation 25 'bitconcatenate' 'trunc_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.20ns)   --->   "%bit_count_1 = add i32 %bit_count_load_1, i32 13" [Server/p3/lzw.cpp:212]   --->   Operation 26 'add' 'bit_count_1' <Predicate = (tmp)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %bit_count_1, i32 3, i32 31" [Server/p3/lzw.cpp:214]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.06ns)   --->   "%icmp_ln214 = icmp_sgt  i29 %tmp_1, i29 0" [Server/p3/lzw.cpp:214]   --->   Operation 28 'icmp' 'icmp_ln214' <Predicate = (tmp)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %.._crit_edge_crit_edge, void %.lr.ph.preheader" [Server/p3/lzw.cpp:214]   --->   Operation 29 'br' 'br_ln214' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.54ns)   --->   "%store_ln214 = store i32 %bit_count_1, i32 %bit_count" [Server/p3/lzw.cpp:214]   --->   Operation 30 'store' 'store_ln214' <Predicate = (tmp & !icmp_ln214)> <Delay = 0.54>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln214 = br void %._crit_edge" [Server/p3/lzw.cpp:214]   --->   Operation 31 'br' 'br_ln214' <Predicate = (tmp & !icmp_ln214)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 32 'br' 'br_ln0' <Predicate = (tmp & icmp_ln214)> <Delay = 0.48>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bit_count_load11 = load i32 %bit_count" [Server/p3/lzw.cpp:222]   --->   Operation 33 'load' 'bit_count_load11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i19 %bit_buffer" [Server/p3/lzw.cpp:206]   --->   Operation 34 'zext' 'zext_ln206' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.11ns)   --->   "%icmp_ln222 = icmp_sgt  i32 %bit_count_load11, i32 0" [Server/p3/lzw.cpp:222]   --->   Operation 35 'icmp' 'icmp_ln222' <Predicate = (!tmp)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %._crit_edge1, void" [Server/p3/lzw.cpp:222]   --->   Operation 36 'br' 'br_ln222' <Predicate = (!tmp)> <Delay = 0.48>
ST_2 : Operation 37 [1/1] (1.20ns)   --->   "%sub_ln223 = sub i32 8, i32 %bit_count_load11" [Server/p3/lzw.cpp:223]   --->   Operation 37 'sub' 'sub_ln223' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.45ns)   --->   "%shl_ln223 = shl i32 %zext_ln206, i32 %sub_ln223" [Server/p3/lzw.cpp:223]   --->   Operation 38 'shl' 'shl_ln223' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%byte = trunc i32 %shl_ln223" [Server/p3/lzw.cpp:223]   --->   Operation 39 'trunc' 'byte' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_hw_stream, i8 %byte" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_2 : Operation 41 [1/1] (1.20ns)   --->   "%size_3 = add i32 %size_2, i32 1" [Server/p3/lzw.cpp:225]   --->   Operation 41 'add' 'size_3' <Predicate = (!tmp & icmp_ln222)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns)   --->   "%br_ln226 = br void %._crit_edge1" [Server/p3/lzw.cpp:226]   --->   Operation 42 'br' 'br_ln226' <Predicate = (!tmp & icmp_ln222)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bit_count_2 = phi i32 %bit_count_3, void %.split, i32 %bit_count_1, void %.lr.ph.preheader"   --->   Operation 43 'phi' 'bit_count_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %bit_count_2, i32 3, i32 31" [Server/p3/lzw.cpp:214]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.06ns)   --->   "%icmp_ln214_1 = icmp_sgt  i29 %tmp_2, i29 0" [Server/p3/lzw.cpp:214]   --->   Operation 46 'icmp' 'icmp_ln214_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214_1, void %._crit_edge.loopexit, void %.split" [Server/p3/lzw.cpp:214]   --->   Operation 47 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.20ns)   --->   "%bit_count_3 = add i32 %bit_count_2, i32 4294967288" [Server/p3/lzw.cpp:215]   --->   Operation 48 'add' 'bit_count_3' <Predicate = (icmp_ln214_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Server/p3/lzw.cpp:205]   --->   Operation 49 'specloopname' 'specloopname_ln205' <Predicate = (icmp_ln214_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.45ns)   --->   "%lshr_ln215 = lshr i32 %bit_buffer_1, i32 %bit_count_3" [Server/p3/lzw.cpp:215]   --->   Operation 50 'lshr' 'lshr_ln215' <Predicate = (icmp_ln214_1)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%byte_1 = trunc i32 %lshr_ln215" [Server/p3/lzw.cpp:215]   --->   Operation 51 'trunc' 'byte_1' <Predicate = (icmp_ln214_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_hw_stream, i8 %byte_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (icmp_ln214_1)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln214_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.06>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bit_count_load = load i32 %bit_count" [Server/p3/lzw.cpp:214]   --->   Operation 54 'load' 'bit_count_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %bit_count_load" [Server/p3/lzw.cpp:214]   --->   Operation 55 'trunc' 'trunc_ln214' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.20ns)   --->   "%add_ln214 = add i32 %bit_count_load, i32 5" [Server/p3/lzw.cpp:214]   --->   Operation 56 'add' 'add_ln214' <Predicate = (icmp_ln214)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln214_1 = add i3 %trunc_ln214, i3 5" [Server/p3/lzw.cpp:214]   --->   Operation 57 'add' 'add_ln214_1' <Predicate = (icmp_ln214)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln214, i32 3, i32 31" [Server/p3/lzw.cpp:214]   --->   Operation 58 'partselect' 'trunc_ln1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i29 %trunc_ln1" [Server/p3/lzw.cpp:214]   --->   Operation 59 'zext' 'zext_ln214_1' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i3 %add_ln214_1" [Server/p3/lzw.cpp:214]   --->   Operation 60 'zext' 'zext_ln214' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.16ns)   --->   "%add_ln214_3 = add i30 %zext_ln214_1, i30 1" [Server/p3/lzw.cpp:214]   --->   Operation 61 'add' 'add_ln214_3' <Predicate = (icmp_ln214)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln214_2 = zext i30 %add_ln214_3" [Server/p3/lzw.cpp:214]   --->   Operation 62 'zext' 'zext_ln214_2' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.20ns)   --->   "%add_ln214_2 = add i32 %zext_ln214_2, i32 %size_2" [Server/p3/lzw.cpp:214]   --->   Operation 63 'add' 'add_ln214_2' <Predicate = (icmp_ln214)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln208 = store i32 %add_ln214_2, i32 %size" [Server/p3/lzw.cpp:208]   --->   Operation 64 'store' 'store_ln208' <Predicate = (icmp_ln214)> <Delay = 0.48>
ST_5 : Operation 65 [1/1] (0.54ns)   --->   "%store_ln208 = store i32 %zext_ln214, i32 %bit_count" [Server/p3/lzw.cpp:208]   --->   Operation 65 'store' 'store_ln208' <Predicate = (icmp_ln214)> <Delay = 0.54>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln208 = br void %._crit_edge" [Server/p3/lzw.cpp:208]   --->   Operation 66 'br' 'br_ln208' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln208 = br void" [Server/p3/lzw.cpp:208]   --->   Operation 67 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.94>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%size_4 = phi i32 %size_3, void, i32 %size_2, void"   --->   Operation 68 'phi' 'size_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.94ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressed_size_stream, i32 %size_4" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = true> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [Server/p3/lzw.cpp:229]   --->   Operation 70 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.547ns
The critical path consists of the following:
	'alloca' operation ('bit_count') [4]  (0 ns)
	'store' operation ('store_ln208', Server/p3/lzw.cpp:208) of constant 0 on local variable 'bit_count' [10]  (0.547 ns)

 <State 2>: 4.6ns
The critical path consists of the following:
	'load' operation ('bit_count_load11', Server/p3/lzw.cpp:222) on local variable 'bit_count' [64]  (0 ns)
	'sub' operation ('sub_ln223', Server/p3/lzw.cpp:223) [69]  (1.2 ns)
	'shl' operation ('shl_ln223', Server/p3/lzw.cpp:223) [70]  (1.45 ns)
	fifo write on port 'output_hw_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [72]  (1.95 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('bit_count') with incoming values : ('bit_count', Server/p3/lzw.cpp:212) ('bit_count', Server/p3/lzw.cpp:215) [35]  (0 ns)
	'add' operation ('bit_count', Server/p3/lzw.cpp:215) [42]  (1.2 ns)

 <State 4>: 3.4ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln215', Server/p3/lzw.cpp:215) [43]  (1.45 ns)
	fifo write on port 'output_hw_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [45]  (1.95 ns)

 <State 5>: 4.06ns
The critical path consists of the following:
	'load' operation ('bit_count_load', Server/p3/lzw.cpp:214) on local variable 'bit_count' [48]  (0 ns)
	'add' operation ('add_ln214', Server/p3/lzw.cpp:214) [50]  (1.2 ns)
	'add' operation ('add_ln214_3', Server/p3/lzw.cpp:214) [55]  (1.17 ns)
	'add' operation ('add_ln214_2', Server/p3/lzw.cpp:214) [57]  (1.2 ns)
	'store' operation ('store_ln208', Server/p3/lzw.cpp:208) of variable 'add_ln214_2', Server/p3/lzw.cpp:214 on local variable 'size' [58]  (0.489 ns)

 <State 6>: 1.95ns
The critical path consists of the following:
	'phi' operation ('size') with incoming values : ('size', Server/p3/lzw.cpp:225) [76]  (0 ns)
	fifo write on port 'compressed_size_stream' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [77]  (1.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
