C:/Users/tuna/Documents/Staj2024/frame_valid/frame_valid.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/tuna/Documents/Staj2024/frame_valid/frame_valid.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package MATH_REAL
-- Compiling entity frame_valid
-- Compiling architecture Behavioral of frame_valid

} {} {}} C:/Users/tuna/Documents/Staj2024/frame_valid/frame_valid_tb.vhd {2 {vcom -work work -2002 -explicit -stats=none C:/Users/tuna/Documents/Staj2024/frame_valid/frame_valid_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity frame_valid_tb
-- Compiling architecture test_bench of frame_valid_tb
** Warning: C:/Users/tuna/Documents/Staj2024/frame_valid/frame_valid_tb.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Users/tuna/Documents/Staj2024/frame_valid/frame_valid_tb.vhd(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
-- Loading package MATH_REAL
-- Loading entity frame_valid

} {} {}}
