<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="63" />
   <irq preferredWidth="34" />
   <export preferredWidth="222" />
   <inputclock preferredWidth="130" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="306" />
   <clocksource preferredWidth="306" />
   <frequency preferredWidth="287" />
  </columns>
 </clocktable>
 <window width="974" height="1047" x="-7" y="40" />
 <library expandedCategories="Project,Library" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
