{
    "code": "[BEGIN]\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input logic ack\n);\n\n    typedef enum logic [2:0] {\n        IDLE = 3'b000,\n        DETECT_1 = 3'b001,\n        DETECT_11 = 3'b010,\n        DETECT_110 = 3'b011,\n        DETECT_1101 = 3'b100,\n        LOAD_DELAY = 3'b101,\n        COUNTING = 3'b110,\n        WAIT_ACK = 3'b111\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [3:0] delay, delay_counter;\n    logic [9:0] cycle_counter;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            delay <= 4'b0000;\n            delay_counter <= 4'b0000;\n            cycle_counter <= 10'b0000000000;\n        end else begin\n            current_state <= next_state;\n            if (current_state == LOAD_DELAY) begin\n                delay <= {delay[2:0], data};\n            end\n            if (current_state == COUNTING) begin\n                if (cycle_counter == 10'd999) begin\n                    cycle_counter <= 10'b0000000000;\n                    if (delay_counter != 4'b0000) begin\n                        delay_counter <= delay_counter - 1;\n                    end\n                end else begin\n                    cycle_counter <= cycle_counter + 1;\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = current_state;\n        counting = 1'b0;\n        done = 1'b0;\n        count = 4'bxxxx;\n\n        case (current_state)\n            IDLE: begin\n                if (data) next_state = DETECT_1;\n            end\n            DETECT_1: begin\n                if (data) next_state = DETECT_11;\n                else next_state = IDLE;\n            end\n            DETECT_11: begin\n                if (!data) next_state = DETECT_110;\n                else next_state = IDLE;\n            end\n            DETECT_110: begin\n                if (data) next_state = DETECT_1101;\n                else next_state = IDLE;\n            end\n            DETECT_1101: begin\n                next_state = LOAD_DELAY;\n            end\n            LOAD_DELAY: begin\n                if (delay == 4'b1111) begin\n                    next_state = COUNTING;\n                    delay_counter = delay;\n                end\n            end\n            COUNTING: begin\n                counting = 1'b1;\n                count = delay_counter;\n                if (delay_counter == 4'b0000 && cycle_counter == 10'd999) begin\n                    next_state = WAIT_ACK;\n                end\n            end\n            WAIT_ACK: begin\n                done = 1'b1;\n                if (ack) next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule\n[DONE]",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations": [
        {
            "iteration": 0,
            "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input logic ack\n);\n\n    typedef enum logic [2:0] {\n        IDLE = 3'b000,\n        DETECT_1 = 3'b001,\n        DETECT_11 = 3'b010,\n        DETECT_110 = 3'b011,\n        DETECT_1101 = 3'b100,\n        LOAD_DELAY = 3'b101,\n        COUNTING = 3'b110,\n        WAIT_ACK = 3'b111\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [3:0] delay, delay_counter;\n    logic [9:0] cycle_counter;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            delay <= 4'b0000;\n            delay_counter <= 4'b0000;\n            cycle_counter <= 10'b0000000000;\n        end else begin\n            current_state <= next_state;\n            if (current_state == LOAD_DELAY) begin\n                delay <= {delay[2:0], data};\n            end\n            if (current_state == COUNTING) begin\n                if (cycle_counter == 10'd999) begin\n                    cycle_counter <= 10'b0000000000;\n                    if (delay_counter != 4'b0000) begin\n                        delay_counter <= delay_counter - 1;\n                    end\n                end else begin\n                    cycle_counter <= cycle_counter + 1;\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = current_state;\n        counting = 1'b0;\n        done = 1'b0;\n        count = 4'bxxxx;\n\n        case (current_state)\n            IDLE: begin\n                if (data) next_state = DETECT_1;\n            end\n            DETECT_1: begin\n                if (data) next_state = DETECT_11;\n                else next_state = IDLE;\n            end\n            DETECT_11: begin\n                if (!data) next_state = DETECT_110;\n                else next_state = IDLE;\n            end\n            DETECT_110: begin\n                if (data) next_state = DETECT_1101;\n                else next_state = IDLE;\n            end\n            DETECT_1101: begin\n                next_state = LOAD_DELAY;\n            end\n            LOAD_DELAY: begin\n                if (delay == 4'b1111) begin\n                    next_state = COUNTING;\n                    delay_counter = delay;\n                end\n            end\n            COUNTING: begin\n                counting = 1'b1;\n                count = delay_counter;\n                if (delay_counter == 4'b0000 && cycle_counter == 10'd999) begin\n                    next_state = WAIT_ACK;\n                end\n            end\n            WAIT_ACK: begin\n                done = 1'b1;\n                if (ack) next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule\n```",
            "issues": [
                "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:59: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:59: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:93: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:93: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:127: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:127: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:161: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:161: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:195: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:195: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:229: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:229: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:263: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:263: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:297: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:297: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:331: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:331: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:365: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:365: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:399: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:399: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:433: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:433: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:467: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:467: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:1045: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpv854_vku_tb.sv:1045: error: Unable to elaborate condition expression.\n28 error(s) during elaboration.\n"
            ]
        },
        {
            "iteration": 1,
            "code": "[BEGIN]\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input logic ack\n);\n\n    typedef enum logic [2:0] {\n        IDLE = 3'b000,\n        DETECT_1 = 3'b001,\n        DETECT_11 = 3'b010,\n        DETECT_110 = 3'b011,\n        DETECT_1101 = 3'b100,\n        LOAD_DELAY = 3'b101,\n        COUNTING = 3'b110,\n        WAIT_ACK = 3'b111\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [3:0] delay, delay_counter;\n    logic [9:0] cycle_counter;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            delay <= 4'b0000;\n            delay_counter <= 4'b0000;\n            cycle_counter <= 10'b0000000000;\n        end else begin\n            current_state <= next_state;\n            if (current_state == LOAD_DELAY) begin\n                delay <= {delay[2:0], data};\n            end\n            if (current_state == COUNTING) begin\n                if (cycle_counter == 10'd999) begin\n                    cycle_counter <= 10'b0000000000;\n                    if (delay_counter != 4'b0000) begin\n                        delay_counter <= delay_counter - 1;\n                    end\n                end else begin\n                    cycle_counter <= cycle_counter + 1;\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = current_state;\n        counting = 1'b0;\n        done = 1'b0;\n        count = 4'bxxxx;\n\n        case (current_state)\n            IDLE: begin\n                if (data) next_state = DETECT_1;\n            end\n            DETECT_1: begin\n                if (data) next_state = DETECT_11;\n                else next_state = IDLE;\n            end\n            DETECT_11: begin\n                if (!data) next_state = DETECT_110;\n                else next_state = IDLE;\n            end\n            DETECT_110: begin\n                if (data) next_state = DETECT_1101;\n                else next_state = IDLE;\n            end\n            DETECT_1101: begin\n                next_state = LOAD_DELAY;\n            end\n            LOAD_DELAY: begin\n                if (delay == 4'b1111) begin\n                    next_state = COUNTING;\n                    delay_counter = delay;\n                end\n            end\n            COUNTING: begin\n                counting = 1'b1;\n                count = delay_counter;\n                if (delay_counter == 4'b0000 && cycle_counter == 10'd999) begin\n                    next_state = WAIT_ACK;\n                end\n            end\n            WAIT_ACK: begin\n                done = 1'b1;\n                if (ack) next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule\n[END]",
            "issues": [
                "syntax_error: syntax error"
            ]
        },
        {
            "iteration": 2,
            "code": "[BEGIN]\nmodule TopModule (\n    input logic clk,\n    input logic reset,\n    input logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input logic ack\n);\n\n    typedef enum logic [2:0] {\n        IDLE = 3'b000,\n        DETECT_1 = 3'b001,\n        DETECT_11 = 3'b010,\n        DETECT_110 = 3'b011,\n        DETECT_1101 = 3'b100,\n        LOAD_DELAY = 3'b101,\n        COUNTING = 3'b110,\n        WAIT_ACK = 3'b111\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [3:0] delay, delay_counter;\n    logic [9:0] cycle_counter;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            delay <= 4'b0000;\n            delay_counter <= 4'b0000;\n            cycle_counter <= 10'b0000000000;\n        end else begin\n            current_state <= next_state;\n            if (current_state == LOAD_DELAY) begin\n                delay <= {delay[2:0], data};\n            end\n            if (current_state == COUNTING) begin\n                if (cycle_counter == 10'd999) begin\n                    cycle_counter <= 10'b0000000000;\n                    if (delay_counter != 4'b0000) begin\n                        delay_counter <= delay_counter - 1;\n                    end\n                end else begin\n                    cycle_counter <= cycle_counter + 1;\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = current_state;\n        counting = 1'b0;\n        done = 1'b0;\n        count = 4'bxxxx;\n\n        case (current_state)\n            IDLE: begin\n                if (data) next_state = DETECT_1;\n            end\n            DETECT_1: begin\n                if (data) next_state = DETECT_11;\n                else next_state = IDLE;\n            end\n            DETECT_11: begin\n                if (!data) next_state = DETECT_110;\n                else next_state = IDLE;\n            end\n            DETECT_110: begin\n                if (data) next_state = DETECT_1101;\n                else next_state = IDLE;\n            end\n            DETECT_1101: begin\n                next_state = LOAD_DELAY;\n            end\n            LOAD_DELAY: begin\n                if (delay == 4'b1111) begin\n                    next_state = COUNTING;\n                    delay_counter = delay;\n                end\n            end\n            COUNTING: begin\n                counting = 1'b1;\n                count = delay_counter;\n                if (delay_counter == 4'b0000 && cycle_counter == 10'd999) begin\n                    next_state = WAIT_ACK;\n                end\n            end\n            WAIT_ACK: begin\n                done = 1'b1;\n                if (ack) next_state = IDLE;\n            end\n        endcase\n    end\n\nendmodule\n[DONE]",
            "issues": [
                "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:59: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:59: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:93: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:93: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:127: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:127: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:161: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:161: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:195: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:195: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:229: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:229: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:263: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:263: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:297: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:297: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:331: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:331: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:365: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:365: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:399: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:399: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:433: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:433: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:467: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:467: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:1045: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:1045: error: Unable to elaborate condition expression.\n28 error(s) during elaboration.\n"
            ]
        }
    ],
    "refinement_count": 2,
    "remaining_issues": [
        "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:59: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:59: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:93: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:93: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:127: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:127: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:161: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:161: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:195: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:195: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:229: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:229: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:263: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:263: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:297: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:297: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:331: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:331: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:365: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:365: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:399: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:399: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:433: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:433: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:467: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:467: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:1045: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpogir660p_tb.sv:1045: error: Unable to elaborate condition expression.\n28 error(s) during elaboration.\n"
    ],
    "testbench_results": {}
}