#include "machine.hpp"
#include "decoder_cache.hpp"
#include "instruction_list.hpp"
#include "rv32i_instr.hpp"
#include "rvc.hpp"

#ifdef RISCV_FAST_SIMULATOR
namespace riscv
{
	template <int W>
	static bool is_regular_compressed(uint16_t instr) {
		const rv32c_instruction ci { instr };
		#define CI_CODE(x, y) ((x << 13) | (y))
		switch (ci.opcode()) {
		case CI_CODE(0b001, 0b01):
			if constexpr (W >= 8) return true; // C.ADDIW
			return false; // C.JAL 32-bit
		case CI_CODE(0b101, 0b01): // C.JMP
		case CI_CODE(0b110, 0b01): // C.BEQZ
		case CI_CODE(0b111, 0b01): // C.BNEZ
			return false;
		case CI_CODE(0b100, 0b10): { // VARIOUS
				const bool topbit = ci.whole & (1 << 12);
				if (!topbit && ci.CR.rd != 0 && ci.CR.rs2 == 0) {
					return false; // C.JR rd
				} else if (topbit && ci.CR.rd != 0 && ci.CR.rs2 == 0) {
					return false; // C.JALR ra, rd+0
				} // TODO: Handle C.EBREAK
				return true;
			}
		default:
			return true;
		}
	}

	template <int W>
	static void realize_fastsim(
		address_type<W> base_pc, address_type<W> last_pc,
		DecoderData<W>* exec_decoder)
	{
		if constexpr (compressed_enabled)
		{
			address_type<W> pc = base_pc;
			while (pc < last_pc) {
				std::vector<DecoderData<W>*> data;
				size_t datalength = 0;
				while (pc < last_pc) {
					auto& entry = exec_decoder[pc / DecoderCache<W>::DIVISOR];
					data.push_back(&entry);

					// Only the first 16 bits are preserved of the original
					const auto instr16 = entry.original_opcode;
					const auto opcode = rv32i_instruction{instr16}.opcode();
					const auto length = rv32i_instruction{instr16}.length();
					pc += length;
					datalength += length / 2;

					// All opcodes that can modify PC
					if (length == 2)
					{
						if (!is_regular_compressed<W>(instr16))
							break;
					} else {
						if (opcode == RV32I_BRANCH || opcode == RV32I_SYSTEM
							|| opcode == RV32I_JAL || opcode == RV32I_JALR)
							break;
					}
				}
				for (auto* entry : data) {
					entry->idxend = datalength;
					const auto length = rv32i_instruction{entry->original_opcode}.length();
					datalength -= length / 2;
				}
			}
		} else { // !compressed_enabled
			// Count distance to next branching instruction backwards
			// and fill in idxend for all entries along the way.
			unsigned idxend = 0;
			address_type<W> pc = last_pc - 4;
			while (pc >= base_pc)
			{
				auto& entry = exec_decoder[pc / DecoderCache<W>::DIVISOR];
				const auto opcode = rv32i_instruction{entry.original_opcode}.opcode();

				// All opcodes that can modify PC and stop the machine
				if (opcode == RV32I_BRANCH || opcode == RV32I_SYSTEM
					|| opcode == RV32I_JAL || opcode == RV32I_JALR)
					idxend = 0;
				idxend ++;
				entry.idxend = idxend;

				pc -= 4;
			}
		}
	}
}
#else
#define VERBOSE_FASTSIM  false
#endif // RISCV_FAST_SIMULATOR

namespace riscv
{
#ifdef RISCV_INSTR_CACHE
	template <int W>
	void Memory<W>::generate_decoder_cache(const MachineOptions<W>& options,
		address_t pbase, address_t addr, size_t len)
	{
		constexpr size_t PMASK = Page::size()-1;
		const size_t prelen  = addr - pbase;
		const size_t midlen  = len + prelen;
		const size_t plen = (midlen + PMASK) & ~PMASK;

		const size_t n_pages = plen / Page::size();
		auto* decoder_array = new DecoderCache<W> [n_pages];
		this->m_exec_decoder =
			decoder_array[0].get_base() - pbase / decoder_array->DIVISOR;
		// there could be an old cache from a machine reset
		delete[] this->m_decoder_cache;
		this->m_decoder_cache = &decoder_array[0];

		auto* exec_segment = this->get_exec_segment(pbase);
		assert(exec_segment != nullptr && "Must have set CPU execute segment");
		auto* exec_decoder = this->m_exec_decoder;

	#ifdef RISCV_BINARY_TRANSLATION
		std::string bintr_filename;
		// This can be improved somewhat, by fetching them on demand
		// instead of building a vector of the whole execute segment.
		std::vector<TransInstr<W>> ipairs;
		ipairs.reserve(len / 4);

	if constexpr (W != 16) {
		machine().cpu.load_translation(options, &bintr_filename);
	} // W != 16
	#endif

		// When compressed instructions are enabled, many decoder
		// entries are illegal because they between instructions.
		bool was_full_instruction = true;

		/* Generate all instruction pointers for executable code.
		   Cannot step outside of this area when pregen is enabled,
		   so it's fine to leave the boundries alone. */
		address_t dst = addr;
		for (; dst < addr + len;)
		{
			auto& entry = exec_decoder[dst / DecoderCache<W>::DIVISOR];

			// Load unaligned instruction from execute segment
			union Align32 {
				uint16_t data[2];
				operator uint32_t() {
					return data[0] | uint32_t(data[1]) << 16;
				}
			};
			const rv32i_instruction instruction { *(Align32*) &exec_segment[dst] };
			rv32i_instruction rewritten = instruction;

#ifdef RISCV_BINARY_TRANSLATION
			if (machine().is_binary_translated()) {
				if (DecoderCache<W>::isset(entry)) {
					#ifdef RISCV_FAST_SIMULATOR
					// XXX: With fastsim we could pretend the original opcode
					// is a JAL here, which would break the fastsim loop
					entry.original_opcode = RV32I_JAL;
					#endif
					dst += 4;
					continue;
				}
			} else if constexpr (W != 16) {
#  ifdef RISCV_DEBUG
				ipairs.push_back({entry.handler.handler, instruction.whole});
#  else
				ipairs.push_back({entry.handler, instruction.whole});
#  endif
			}
#endif // RISCV_BINARY_TRANSLATION

#ifdef RISCV_FAST_SIMULATOR
			// Help the fastsim determine the real opcodes
			// Also, put whole 16-bit instructions there.
			entry.original_opcode = instruction.half[0];
			entry.idxend = 0;
#endif

			// Insert decoded instruction into decoder cache
			Instruction<W> decoded;
			bool is_rewritten = false;
			if (!was_full_instruction) {
				// An illegal instruction
				decoded = machine().cpu.decode(rv32i_instruction{0});
			} else if constexpr (debugging_enabled) {
				// When debugging we will want to see the original encoding, as
				// well as needing more trust in the decoding.
				decoded = machine().cpu.decode(instruction);
			} else {
				bool try_fuse = options.instruction_fusing;
				// Fast simulator gets confusing instruction logging with instr rewrites
				if constexpr (decoder_rewriter_enabled) {
					// Improve many instruction handlers by rewriting instructions
					decoded = machine().cpu.decode_rewrite(dst, rewritten);
					// Write the instruction back to execute segment using
					// the *original* instructions length, if it changed.
					// But only if we do not need it later, eg. binary translation.
					is_rewritten = rewritten.whole != instruction.whole;
					if (is_rewritten) {
						assert(rewritten.length() == instruction.length());
						std::memcpy((void*)&exec_segment[dst], &rewritten, instruction.length());
					}
				} else {
					decoded = machine().cpu.decode(instruction);
				}
				if (!is_rewritten && try_fuse) {
					// TODO: Instruction fusing here
				}
			}
			DecoderCache<W>::convert(decoded, entry);

#ifdef RISCV_FAST_SIMULATOR
			// Cache the (modified) instruction bits
			entry.instr = rewritten.whole;
#endif

			// Increment PC after everything
			if constexpr (compressed_enabled) {
				// With compressed we always step forward 2 bytes at a time
				dst += 2;
				if (was_full_instruction) {
					// For it to be a full instruction again,
					// the length needs to match.
					was_full_instruction = (instruction.length() == 2);
				} else {
					// If it wasn't a full instruction last time, it
					// will for sure be one now.
					was_full_instruction = true;
				}
			} else
				dst += 4;
		}

#ifdef RISCV_FAST_SIMULATOR
		realize_fastsim<W>(addr, dst, exec_decoder);
#endif

#ifdef RISCV_BINARY_TRANSLATION
		/* We do not support binary translation for RV128I */
		if constexpr (W != 16) {
			if (!machine().is_binary_translated()) {
				machine().cpu.try_translate(options, bintr_filename, addr, ipairs);
			}
		} // W != 16
#endif
	}
#endif // RISCV_INSTR_CACHE

	template struct Memory<4>;
	template struct Memory<8>;
	template struct Memory<16>;
} // riscv
