module srff(clk,rst,s,r,q,qb); 
input clk,rst,s,r; 
output q,qb; 
reg q; 
always@(posedge clk) 
begin 
if(rst) 
q<=1'b0; 
else 
case({s,r}) 
2'b00:q<=q; 
2'b01:q<=0; 
2'b10:q<=1; 
2'b11:q<=1'bx; 
endcase 
end 
assign qb=~q; 
endmodule 
testbench: 
module srff_tb; 
reg clk,rst,s,r; 
wire q,qb; 
srff c1 (clk,rst,s,r,q,qb); 
initial begin 
clk=0; 
rst = 1;s=0;r=0;#10; 
rst=0;s=0;r=0;#10; 
s=0; r=1; #10; 
s=1; r=0; #10; 
s=1; r=1; #30; 
s=0; r=0; #10;$finish; 
end 
always #5 clk=~clk; 
endmodule
