{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719418826869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719418826869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 11:20:26 2024 " "Processing started: Wed Jun 26 11:20:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719418826869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418826869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418826869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719418827210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719418827210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arq " "Found design unit 1: comparator-arq" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835937 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-strc_1 " "Found design unit 1: fsm-strc_1" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835939 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_ajedrez.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_ajedrez.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_ajedrez-arq " "Found design unit 1: reloj_ajedrez-arq" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835941 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_ajedrez " "Found entity 1: reloj_ajedrez" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/divisor_freq.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835942 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/divisor_freq.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components_reloj.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components_reloj " "Found design unit 1: my_components_reloj" {  } { { "my_components_reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/my_components_reloj.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-structural " "Found design unit 1: mux4a1-structural" {  } { { "mux4a1.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/mux4a1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835945 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/mux4a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-arq " "Found design unit 1: reloj-arq" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835947 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/my_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-structural_0 " "Found design unit 1: hexa-structural_0" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/hexa.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835950 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/hexa.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835951 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd-structural " "Found design unit 1: bintobcd-structural" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/bintobcd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835953 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/bintobcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835954 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_ace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_ace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ace-arq " "Found design unit 1: contador_ace-arq" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835955 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ace " "Found entity 1: contador_ace" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file light_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_controller-struct_0 " "Found design unit 1: light_controller-struct_0" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835957 ""} { "Info" "ISGN_ENTITY_NAME" "1 light_controller " "Found entity 1: light_controller" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_gt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_gt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_gt-arq " "Found design unit 1: comparator_gt-arq" {  } { { "comparator_gt.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/comparator_gt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835959 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_gt " "Found entity 1: comparator_gt" {  } { { "comparator_gt.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/comparator_gt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719418835959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418835959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_ajedrez " "Elaborating entity \"reloj_ajedrez\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719418835998 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gt_16_j0 reloj_ajedrez.vhd(32) " "VHDL Signal Declaration warning at reloj_ajedrez.vhd(32): used implicit default value for signal \"gt_16_j0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719418835999 "|reloj_ajedrez"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gt_16_j1 reloj_ajedrez.vhd(32) " "VHDL Signal Declaration warning at reloj_ajedrez.vhd(32): used implicit default value for signal \"gt_16_j1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719418835999 "|reloj_ajedrez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq divisor_freq:div " "Elaborating entity \"divisor_freq\" for hierarchy \"divisor_freq:div\"" {  } { { "reloj_ajedrez.vhd" "div" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:jugador_0 " "Elaborating entity \"reloj\" for hierarchy \"reloj:jugador_0\"" {  } { { "reloj_ajedrez.vhd" "jugador_0" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836001 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "active_1h reloj.vhd(84) " "VHDL Process Statement warning at reloj.vhd(84): signal \"active_1h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836002 "|reloj_ajedrez|reloj:jugador_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n reloj.vhd(84) " "VHDL Process Statement warning at reloj.vhd(84): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836002 "|reloj_ajedrez|reloj:jugador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter reloj:jugador_0\|counter:contador1 " "Elaborating entity \"counter\" for hierarchy \"reloj:jugador_0\|counter:contador1\"" {  } { { "reloj.vhd" "contador1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator reloj:jugador_0\|comparator:comporador1 " "Elaborating entity \"comparator\" for hierarchy \"reloj:jugador_0\|comparator:comporador1\"" {  } { { "reloj.vhd" "comporador1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd reloj:jugador_0\|bintobcd:bin1 " "Elaborating entity \"bintobcd\" for hierarchy \"reloj:jugador_0\|bintobcd:bin1\"" {  } { { "reloj.vhd" "bin1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa reloj:jugador_0\|hexa:hexa1 " "Elaborating entity \"hexa\" for hierarchy \"reloj:jugador_0\|hexa:hexa1\"" {  } { { "reloj.vhd" "hexa1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter reloj:jugador_0\|counter:contador3 " "Elaborating entity \"counter\" for hierarchy \"reloj:jugador_0\|counter:contador3\"" {  } { { "reloj.vhd" "contador3" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_gt reloj:jugador_0\|comparator_gt:comparato_1h " "Elaborating entity \"comparator_gt\" for hierarchy \"reloj:jugador_0\|comparator_gt:comparato_1h\"" {  } { { "reloj.vhd" "comparato_1h" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 mux4a1:mu0 " "Elaborating entity \"mux4a1\" for hierarchy \"mux4a1:mu0\"" {  } { { "reloj_ajedrez.vhd" "mu0" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg0 " "Elaborating entity \"reg\" for hierarchy \"reg:reg0\"" {  } { { "reloj_ajedrez.vhd" "reg0" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "reloj_ajedrez.vhd" "fsm1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "act_16_j0 fsm.vhd(28) " "VHDL Signal Declaration warning at fsm.vhd(28): used implicit default value for signal \"act_16_j0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "act_16_j1 fsm.vhd(29) " "VHDL Signal Declaration warning at fsm.vhd(29): used implicit default value for signal \"act_16_j1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt_16_j0 fsm.vhd(198) " "VHDL Process Statement warning at fsm.vhd(198): signal \"gt_16_j0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt_16_j1 fsm.vhd(232) " "VHDL Process Statement warning at fsm.vhd(232): signal \"gt_16_j1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov_j0_gt40 fsm.vhd(246) " "VHDL Process Statement warning at fsm.vhd(246): signal \"mov_j0_gt40\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt_1h_j0 fsm.vhd(247) " "VHDL Process Statement warning at fsm.vhd(247): signal \"gt_1h_j0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov_j1_gt40 fsm.vhd(307) " "VHDL Process Statement warning at fsm.vhd(307): signal \"mov_j1_gt40\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt_1h_j1 fsm.vhd(308) " "VHDL Process Statement warning at fsm.vhd(308): signal \"gt_1h_j1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836018 "|reloj_ajedrez|fsm:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ace contador_ace:con1 " "Elaborating entity \"contador_ace\" for hierarchy \"contador_ace:con1\"" {  } { { "reloj_ajedrez.vhd" "con1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836018 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_next_d contador_ace.vhd(36) " "VHDL Process Statement warning at contador_ace.vhd(36): inferring latch(es) for signal or variable \"q_next_d\", which holds its previous value in one or more paths through the process" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_next_c contador_ace.vhd(36) " "VHDL Process Statement warning at contador_ace.vhd(36): inferring latch(es) for signal or variable \"q_next_c\", which holds its previous value in one or more paths through the process" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[0\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[0\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[1\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[1\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[2\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[2\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[3\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[3\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[0\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[0\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[1\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[1\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[2\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[2\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[3\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[3\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836019 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_controller light_controller:ligth_controller1 " "Elaborating entity \"light_controller\" for hierarchy \"light_controller:ligth_controller1\"" {  } { { "reloj_ajedrez.vhd" "ligth_controller1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418836021 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_in light_controller.vhd(24) " "VHDL Process Statement warning at light_controller.vhd(24): inferring latch(es) for signal or variable \"sel_in\", which holds its previous value in one or more paths through the process" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719418836023 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_next light_controller.vhd(24) " "VHDL Process Statement warning at light_controller.vhd(24): inferring latch(es) for signal or variable \"sel_next\", which holds its previous value in one or more paths through the process" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719418836023 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in_1 light_controller.vhd(52) " "VHDL Process Statement warning at light_controller.vhd(52): signal \"x_in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836023 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in_2 light_controller.vhd(54) " "VHDL Process Statement warning at light_controller.vhd(54): signal \"x_in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836023 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in light_controller.vhd(57) " "VHDL Process Statement warning at light_controller.vhd(57): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719418836023 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_next light_controller.vhd(24) " "Inferred latch for \"sel_next\" at light_controller.vhd(24)" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836023 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_in light_controller.vhd(24) " "Inferred latch for \"sel_in\" at light_controller.vhd(24)" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418836023 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[0\] " "Latch contador_ace:con0\|q_next_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_con_0 " "Ports D and ENA on the latch are fed by the same signal aux_con_0" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[1\] " "Latch contador_ace:con0\|q_next_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_d\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_d\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[2\] " "Latch contador_ace:con0\|q_next_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_d\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_d\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[3\] " "Latch contador_ace:con0\|q_next_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_d\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_d\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[0\] " "Latch contador_ace:con1\|q_next_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_con_1 " "Ports D and ENA on the latch are fed by the same signal aux_con_1" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[1\] " "Latch contador_ace:con1\|q_next_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_d\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_d\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[2\] " "Latch contador_ace:con1\|q_next_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_d\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_d\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[3\] " "Latch contador_ace:con1\|q_next_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_d\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_d\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[0\] " "Latch contador_ace:con0\|q_next_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[0\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[0\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[1\] " "Latch contador_ace:con0\|q_next_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[2\] " "Latch contador_ace:con0\|q_next_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[3\] " "Latch contador_ace:con0\|q_next_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[0\] " "Latch contador_ace:con1\|q_next_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[0\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[0\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836696 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[1\] " "Latch contador_ace:con1\|q_next_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836697 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[2\] " "Latch contador_ace:con1\|q_next_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836697 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[3\] " "Latch contador_ace:con1\|q_next_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719418836697 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719418836697 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador1\|q_reg\[0\] reloj:jugador_0\|counter:contador1\|q_reg\[0\]~_emulated reloj:jugador_0\|counter:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter:contador1\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador1\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador1\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador1|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador1\|q_reg\[2\] reloj:jugador_0\|counter:contador1\|q_reg\[2\]~_emulated reloj:jugador_0\|counter:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter:contador1\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador1\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador1\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador1|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador1\|q_reg\[0\] reloj:jugador_1\|counter:contador1\|q_reg\[0\]~_emulated reloj:jugador_1\|counter:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter:contador1\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador1\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador1\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador1|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador1\|q_reg\[2\] reloj:jugador_1\|counter:contador1\|q_reg\[2\]~_emulated reloj:jugador_1\|counter:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter:contador1\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador1\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador1\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador1|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador2\|q_reg\[0\] reloj:jugador_0\|counter:contador2\|q_reg\[0\]~_emulated reloj:jugador_0\|counter:contador2\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter:contador2\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador2\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador2\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador2|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador2\|q_reg\[2\] reloj:jugador_0\|counter:contador2\|q_reg\[2\]~_emulated reloj:jugador_0\|counter:contador2\|q_reg\[2\]~5 " "Register \"reloj:jugador_0\|counter:contador2\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador2\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador2\|q_reg\[2\]~5\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador2|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador2\|q_reg\[3\] reloj:jugador_0\|counter:contador2\|q_reg\[3\]~_emulated reloj:jugador_0\|counter:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_0\|counter:contador2\|q_reg\[3\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador2\|q_reg\[3\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador2\|q_reg\[3\]~9\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador2|q_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador2\|q_reg\[4\] reloj:jugador_0\|counter:contador2\|q_reg\[4\]~_emulated reloj:jugador_0\|counter:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_0\|counter:contador2\|q_reg\[4\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador2\|q_reg\[4\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador2\|q_reg\[3\]~9\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador2|q_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador2\|q_reg\[0\] reloj:jugador_1\|counter:contador2\|q_reg\[0\]~_emulated reloj:jugador_1\|counter:contador2\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter:contador2\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador2\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador2\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador2|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador2\|q_reg\[2\] reloj:jugador_1\|counter:contador2\|q_reg\[2\]~_emulated reloj:jugador_1\|counter:contador2\|q_reg\[2\]~5 " "Register \"reloj:jugador_1\|counter:contador2\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador2\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador2\|q_reg\[2\]~5\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador2|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador2\|q_reg\[3\] reloj:jugador_1\|counter:contador2\|q_reg\[3\]~_emulated reloj:jugador_1\|counter:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_1\|counter:contador2\|q_reg\[3\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador2\|q_reg\[3\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador2\|q_reg\[3\]~9\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador2|q_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador2\|q_reg\[4\] reloj:jugador_1\|counter:contador2\|q_reg\[4\]~_emulated reloj:jugador_1\|counter:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_1\|counter:contador2\|q_reg\[4\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador2\|q_reg\[4\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador2\|q_reg\[3\]~9\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador2|q_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador3\|q_reg\[0\] reloj:jugador_0\|counter:contador3\|q_reg\[0\]~_emulated reloj:jugador_0\|counter:contador3\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter:contador3\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador3\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador3\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador3|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter:contador3\|q_reg\[1\] reloj:jugador_0\|counter:contador3\|q_reg\[1\]~_emulated reloj:jugador_0\|counter:contador3\|q_reg\[1\]~5 " "Register \"reloj:jugador_0\|counter:contador3\|q_reg\[1\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter:contador3\|q_reg\[1\]~_emulated\" and latch \"reloj:jugador_0\|counter:contador3\|q_reg\[1\]~5\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_0|counter:contador3|q_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador3\|q_reg\[0\] reloj:jugador_1\|counter:contador3\|q_reg\[0\]~_emulated reloj:jugador_1\|counter:contador3\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter:contador3\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador3\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador3\|q_reg\[0\]~1\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador3|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter:contador3\|q_reg\[1\] reloj:jugador_1\|counter:contador3\|q_reg\[1\]~_emulated reloj:jugador_1\|counter:contador3\|q_reg\[1\]~5 " "Register \"reloj:jugador_1\|counter:contador3\|q_reg\[1\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter:contador3\|q_reg\[1\]~_emulated\" and latch \"reloj:jugador_1\|counter:contador3\|q_reg\[1\]~5\"" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719418836699 "|reloj_ajedrez|reloj:jugador_1|counter:contador3|q_reg[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1719418836699 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719418836866 "|reloj_ajedrez|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719418836866 "|reloj_ajedrez|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719418836866 "|reloj_ajedrez|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719418836866 "|reloj_ajedrez|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719418836866 "|reloj_ajedrez|leds[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719418836866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719418836995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719418838314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719418838314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "725 " "Implemented 725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719418838387 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719418838387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "664 " "Implemented 664 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719418838387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719418838387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719418838413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 11:20:38 2024 " "Processing ended: Wed Jun 26 11:20:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719418838413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719418838413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719418838413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719418838413 ""}
