<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3406" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3406{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3406{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3406{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3406{left:120px;bottom:792px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t5_3406{left:69px;bottom:218px;letter-spacing:0.13px;}
#t6_3406{left:151px;bottom:218px;letter-spacing:0.14px;word-spacing:0.01px;}
#t7_3406{left:69px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3406{left:238px;bottom:201px;}
#t9_3406{left:249px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3406{left:69px;bottom:178px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_3406{left:69px;bottom:151px;}
#tc_3406{left:95px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3406{left:196px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3406{left:75px;bottom:1039px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_3406{left:233px;bottom:1039px;letter-spacing:-0.11px;}
#tg_3406{left:331px;bottom:1039px;}
#th_3406{left:429px;bottom:1039px;letter-spacing:-0.11px;}
#ti_3406{left:727px;bottom:1039px;}
#tj_3406{left:75px;bottom:1014px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_3406{left:233px;bottom:1014px;letter-spacing:-0.12px;}
#tl_3406{left:331px;bottom:1014px;letter-spacing:-0.11px;}
#tm_3406{left:429px;bottom:1014px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tn_3406{left:556px;bottom:1021px;}
#to_3406{left:563px;bottom:1021px;}
#tp_3406{left:568px;bottom:1021px;}
#tq_3406{left:575px;bottom:1014px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tr_3406{left:727px;bottom:1014px;}
#ts_3406{left:75px;bottom:990px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_3406{left:233px;bottom:990px;letter-spacing:-0.1px;}
#tu_3406{left:270px;bottom:997px;}
#tv_3406{left:331px;bottom:990px;letter-spacing:-0.11px;}
#tw_3406{left:429px;bottom:990px;letter-spacing:-0.11px;}
#tx_3406{left:557px;bottom:997px;}
#ty_3406{left:563px;bottom:990px;letter-spacing:-0.11px;}
#tz_3406{left:727px;bottom:990px;}
#t10_3406{left:70px;bottom:963px;letter-spacing:-0.14px;}
#t11_3406{left:69px;bottom:943px;letter-spacing:-0.11px;}
#t12_3406{left:69px;bottom:924px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t13_3406{left:84px;bottom:907px;letter-spacing:-0.11px;}
#t14_3406{left:69px;bottom:887px;letter-spacing:-0.11px;}
#t15_3406{left:69px;bottom:867px;letter-spacing:-0.11px;}
#t16_3406{left:84px;bottom:850px;letter-spacing:-0.11px;}
#t17_3406{left:75px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t18_3406{left:234px;bottom:771px;letter-spacing:-0.12px;}
#t19_3406{left:328px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1a_3406{left:430px;bottom:771px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1b_3406{left:730px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1c_3406{left:75px;bottom:746px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_3406{left:234px;bottom:746px;letter-spacing:-0.11px;}
#t1e_3406{left:328px;bottom:746px;letter-spacing:-0.14px;}
#t1f_3406{left:430px;bottom:746px;letter-spacing:-0.11px;}
#t1g_3406{left:485px;bottom:753px;}
#t1h_3406{left:70px;bottom:401px;letter-spacing:-0.14px;}
#t1i_3406{left:69px;bottom:382px;letter-spacing:-0.11px;}
#t1j_3406{left:730px;bottom:746px;letter-spacing:-0.11px;}
#t1k_3406{left:75px;bottom:722px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_3406{left:234px;bottom:722px;letter-spacing:-0.1px;}
#t1m_3406{left:262px;bottom:729px;}
#t1n_3406{left:69px;bottom:362px;letter-spacing:-0.11px;}
#t1o_3406{left:328px;bottom:722px;letter-spacing:-0.11px;}
#t1p_3406{left:430px;bottom:722px;letter-spacing:-0.11px;}
#t1q_3406{left:557px;bottom:729px;}
#t1r_3406{left:564px;bottom:722px;letter-spacing:-0.1px;}
#t1s_3406{left:730px;bottom:722px;letter-spacing:-0.11px;}
#t1t_3406{left:75px;bottom:698px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1u_3406{left:234px;bottom:698px;letter-spacing:-0.1px;}
#t1v_3406{left:262px;bottom:704px;}
#t1w_3406{left:69px;bottom:343px;letter-spacing:-0.11px;}
#t1x_3406{left:84px;bottom:326px;letter-spacing:-0.11px;}
#t1y_3406{left:328px;bottom:698px;letter-spacing:-0.1px;}
#t1z_3406{left:430px;bottom:698px;letter-spacing:-0.09px;}
#t20_3406{left:730px;bottom:698px;letter-spacing:-0.11px;}
#t21_3406{left:75px;bottom:673px;letter-spacing:-0.09px;}
#t22_3406{left:234px;bottom:673px;letter-spacing:-0.1px;}
#t23_3406{left:328px;bottom:673px;letter-spacing:-0.12px;}
#t24_3406{left:430px;bottom:673px;letter-spacing:-0.12px;}
#t25_3406{left:730px;bottom:673px;}
#t26_3406{left:738px;bottom:680px;}
#t27_3406{left:69px;bottom:306px;letter-spacing:-0.11px;}
#t28_3406{left:75px;bottom:649px;letter-spacing:-0.1px;}
#t29_3406{left:234px;bottom:649px;letter-spacing:-0.11px;}
#t2a_3406{left:262px;bottom:655px;}
#t2b_3406{left:328px;bottom:649px;letter-spacing:-0.11px;}
#t2c_3406{left:430px;bottom:649px;letter-spacing:-0.11px;}
#t2d_3406{left:730px;bottom:649px;}
#t2e_3406{left:75px;bottom:624px;letter-spacing:-0.11px;}
#t2f_3406{left:234px;bottom:624px;letter-spacing:-0.1px;}
#t2g_3406{left:271px;bottom:631px;}
#t2h_3406{left:69px;bottom:286px;letter-spacing:-0.11px;}
#t2i_3406{left:328px;bottom:624px;}
#t2j_3406{left:430px;bottom:624px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2k_3406{left:730px;bottom:624px;}
#t2l_3406{left:75px;bottom:600px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t2m_3406{left:234px;bottom:600px;letter-spacing:-0.1px;}
#t2n_3406{left:329px;bottom:600px;letter-spacing:-0.12px;}
#t2o_3406{left:430px;bottom:600px;letter-spacing:-0.13px;}
#t2p_3406{left:730px;bottom:600px;}
#t2q_3406{left:75px;bottom:575px;letter-spacing:-0.1px;}
#t2r_3406{left:234px;bottom:575px;letter-spacing:-0.11px;}
#t2s_3406{left:262px;bottom:582px;}
#t2t_3406{left:328px;bottom:575px;letter-spacing:-0.11px;}
#t2u_3406{left:430px;bottom:575px;letter-spacing:-0.11px;}
#t2v_3406{left:730px;bottom:575px;}
#t2w_3406{left:75px;bottom:551px;letter-spacing:-0.1px;}
#t2x_3406{left:234px;bottom:551px;letter-spacing:-0.1px;}
#t2y_3406{left:271px;bottom:558px;}
#t2z_3406{left:328px;bottom:551px;}
#t30_3406{left:430px;bottom:551px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t31_3406{left:730px;bottom:551px;}
#t32_3406{left:75px;bottom:526px;letter-spacing:-0.11px;}
#t33_3406{left:234px;bottom:526px;letter-spacing:-0.11px;}
#t34_3406{left:328px;bottom:526px;letter-spacing:-0.13px;}
#t35_3406{left:430px;bottom:526px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t36_3406{left:485px;bottom:533px;}
#t37_3406{left:730px;bottom:526px;}
#t38_3406{left:75px;bottom:502px;letter-spacing:-0.11px;}
#t39_3406{left:234px;bottom:502px;letter-spacing:-0.11px;}
#t3a_3406{left:262px;bottom:509px;}
#t3b_3406{left:328px;bottom:502px;letter-spacing:-0.11px;}
#t3c_3406{left:430px;bottom:502px;letter-spacing:-0.11px;}
#t3d_3406{left:557px;bottom:509px;}
#t3e_3406{left:564px;bottom:502px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3f_3406{left:730px;bottom:502px;}
#t3g_3406{left:75px;bottom:478px;letter-spacing:-0.11px;}
#t3h_3406{left:234px;bottom:478px;letter-spacing:-0.1px;}
#t3i_3406{left:271px;bottom:484px;}
#t3j_3406{left:328px;bottom:478px;letter-spacing:-0.12px;}
#t3k_3406{left:430px;bottom:478px;letter-spacing:-0.11px;}
#t3l_3406{left:730px;bottom:478px;}
#t3m_3406{left:75px;bottom:453px;letter-spacing:-0.11px;}
#t3n_3406{left:234px;bottom:453px;letter-spacing:-0.11px;}
#t3o_3406{left:262px;bottom:460px;}
#t3p_3406{left:328px;bottom:453px;letter-spacing:-0.11px;}
#t3q_3406{left:430px;bottom:453px;letter-spacing:-0.09px;}
#t3r_3406{left:730px;bottom:453px;}
#t3s_3406{left:75px;bottom:429px;}
#t3t_3406{left:234px;bottom:429px;letter-spacing:-0.1px;}
#t3u_3406{left:271px;bottom:435px;}
#t3v_3406{left:328px;bottom:429px;letter-spacing:-0.12px;}
#t3w_3406{left:430px;bottom:429px;letter-spacing:-0.11px;}
#t3x_3406{left:730px;bottom:429px;}
#t3y_3406{left:69px;bottom:116px;letter-spacing:-0.13px;}
#t3z_3406{left:91px;bottom:116px;letter-spacing:-0.11px;}
#t40_3406{left:71px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t41_3406{left:75px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t42_3406{left:233px;bottom:1063px;letter-spacing:-0.12px;}
#t43_3406{left:331px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t44_3406{left:429px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t45_3406{left:727px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}

.s1_3406{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3406{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3406{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3406{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3406{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3406{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3406{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3406{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_3406{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3406{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3406{font-size:13px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_3406{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sd_3406{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3406" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3406Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3406" style="-webkit-user-select: none;"><object width="935" height="1210" data="3406/3406.svg" type="image/svg+xml" id="pdf3406" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3406" class="t s1_3406">11-22 </span><span id="t2_3406" class="t s1_3406">Vol. 3A </span>
<span id="t3_3406" class="t s2_3406">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3406" class="t s3_3406">Table 11-4. Valid Combinations for the P6 Family Processor Local APIC Interrupt Command Register </span>
<span id="t5_3406" class="t s4_3406">11.6.2 </span><span id="t6_3406" class="t s4_3406">Determining IPI Destination </span>
<span id="t7_3406" class="t s5_3406">The destination of an IPI </span>
<span id="t8_3406" class="t s6_3406">5 </span>
<span id="t9_3406" class="t s5_3406">can be one, all, or a subset (group) of the processors on the system bus. The sender of </span>
<span id="ta_3406" class="t s5_3406">the IPI specifies the destination of an IPI with the following APIC registers and fields within the registers: </span>
<span id="tb_3406" class="t s7_3406">• </span><span id="tc_3406" class="t s8_3406">ICR Register </span><span id="td_3406" class="t s5_3406">— The following fields in the ICR register are used to specify the destination of an IPI. </span>
<span id="te_3406" class="t s9_3406">All Including Self </span><span id="tf_3406" class="t s9_3406">Invalid </span><span id="tg_3406" class="t s9_3406">X </span><span id="th_3406" class="t s9_3406">Lowest Priority, NMI, INIT, SMI, Start-Up </span><span id="ti_3406" class="t s9_3406">X </span>
<span id="tj_3406" class="t s9_3406">All Excluding Self </span><span id="tk_3406" class="t s9_3406">Valid </span><span id="tl_3406" class="t s9_3406">Edge </span><span id="tm_3406" class="t s9_3406">Fixed, Lowest Priority </span>
<span id="tn_3406" class="t sa_3406">1</span><span id="to_3406" class="t sb_3406">, </span><span id="tp_3406" class="t sa_3406">4 </span>
<span id="tq_3406" class="t s9_3406">, NMI, INIT, SMI, Start-Up </span><span id="tr_3406" class="t s9_3406">X </span>
<span id="ts_3406" class="t s9_3406">All Excluding Self </span><span id="tt_3406" class="t s9_3406">Invalid </span>
<span id="tu_3406" class="t sa_3406">2 </span>
<span id="tv_3406" class="t s9_3406">Level </span><span id="tw_3406" class="t s9_3406">FIxed, Lowest Priority </span>
<span id="tx_3406" class="t sa_3406">4 </span>
<span id="ty_3406" class="t s9_3406">, NMI, INIT, SMI, Start-Up </span><span id="tz_3406" class="t s9_3406">X </span>
<span id="t10_3406" class="t sc_3406">NOTES: </span>
<span id="t11_3406" class="t s9_3406">1. The ability of a processor to send a lowest priority IPI is model specific. </span>
<span id="t12_3406" class="t s9_3406">2. For these interrupts, if the trigger mode bit is 1 (Level), the local xAPIC will override the bit setting and issue the interrupt as an edge </span>
<span id="t13_3406" class="t s9_3406">triggered interrupt. </span>
<span id="t14_3406" class="t s9_3406">3. X means the setting is ignored. </span>
<span id="t15_3406" class="t s9_3406">4. When using the “lowest priority” delivery mode and the “all excluding self” destination, the IPI can be redirected back to the issuing </span>
<span id="t16_3406" class="t s9_3406">APIC, which is essentially the same as the “all including self” destination mode. </span>
<span id="t17_3406" class="t sd_3406">Destination Shorthand </span><span id="t18_3406" class="t sd_3406">Valid/Invalid </span><span id="t19_3406" class="t sd_3406">Trigger Mode </span><span id="t1a_3406" class="t sd_3406">Delivery Mode </span><span id="t1b_3406" class="t sd_3406">Destination Mode </span>
<span id="t1c_3406" class="t s9_3406">No Shorthand </span><span id="t1d_3406" class="t s9_3406">Valid </span><span id="t1e_3406" class="t s9_3406">Edge </span><span id="t1f_3406" class="t s9_3406">All Modes </span>
<span id="t1g_3406" class="t sa_3406">1 </span>
<span id="t1h_3406" class="t sc_3406">NOTES: </span>
<span id="t1i_3406" class="t s9_3406">1. The ability of a processor to send a lowest priority IPI is model specific. </span>
<span id="t1j_3406" class="t s9_3406">Physical or Logical </span>
<span id="t1k_3406" class="t s9_3406">No Shorthand </span><span id="t1l_3406" class="t s9_3406">Valid </span>
<span id="t1m_3406" class="t sa_3406">2 </span>
<span id="t1n_3406" class="t s9_3406">2. Treated as edge triggered if level bit is set to 1, otherwise ignored. </span>
<span id="t1o_3406" class="t s9_3406">Level </span><span id="t1p_3406" class="t s9_3406">Fixed, Lowest Priority </span>
<span id="t1q_3406" class="t sa_3406">1 </span>
<span id="t1r_3406" class="t s9_3406">, NMI </span><span id="t1s_3406" class="t s9_3406">Physical or Logical </span>
<span id="t1t_3406" class="t s9_3406">No Shorthand </span><span id="t1u_3406" class="t s9_3406">Valid </span>
<span id="t1v_3406" class="t sa_3406">3 </span>
<span id="t1w_3406" class="t s9_3406">3. Treated as edge triggered when Level bit is set to 1; treated as “INIT Level Deassert” message when level bit is set to 0 (deassert). </span>
<span id="t1x_3406" class="t s9_3406">Only INIT level deassert messages are allowed to have the level bit set to 0. For all other messages the level bit must be set to 1. </span>
<span id="t1y_3406" class="t s9_3406">Level </span><span id="t1z_3406" class="t s9_3406">INIT </span><span id="t20_3406" class="t s9_3406">Physical or Logical </span>
<span id="t21_3406" class="t s9_3406">Self </span><span id="t22_3406" class="t s9_3406">Valid </span><span id="t23_3406" class="t s9_3406">Edge </span><span id="t24_3406" class="t s9_3406">Fixed </span><span id="t25_3406" class="t s9_3406">X </span>
<span id="t26_3406" class="t sa_3406">4 </span>
<span id="t27_3406" class="t s9_3406">4. X means the setting is ignored. </span>
<span id="t28_3406" class="t s9_3406">Self </span><span id="t29_3406" class="t s9_3406">Valid </span>
<span id="t2a_3406" class="t sa_3406">2 </span>
<span id="t2b_3406" class="t s9_3406">Level </span><span id="t2c_3406" class="t s9_3406">Fixed </span><span id="t2d_3406" class="t s9_3406">X </span>
<span id="t2e_3406" class="t s9_3406">Self </span><span id="t2f_3406" class="t s9_3406">Invalid </span>
<span id="t2g_3406" class="t sa_3406">5 </span>
<span id="t2h_3406" class="t s9_3406">5. The behavior of the APIC is undefined. </span>
<span id="t2i_3406" class="t s9_3406">X </span><span id="t2j_3406" class="t s9_3406">Lowest Priority, NMI, INIT, SMI, Start-Up </span><span id="t2k_3406" class="t s9_3406">X </span>
<span id="t2l_3406" class="t s9_3406">All including Self </span><span id="t2m_3406" class="t s9_3406">Valid </span><span id="t2n_3406" class="t s9_3406">Edge </span><span id="t2o_3406" class="t s9_3406">Fixed </span><span id="t2p_3406" class="t s9_3406">X </span>
<span id="t2q_3406" class="t s9_3406">All including Self </span><span id="t2r_3406" class="t s9_3406">Valid </span>
<span id="t2s_3406" class="t sa_3406">2 </span>
<span id="t2t_3406" class="t s9_3406">Level </span><span id="t2u_3406" class="t s9_3406">Fixed </span><span id="t2v_3406" class="t s9_3406">X </span>
<span id="t2w_3406" class="t s9_3406">All including Self </span><span id="t2x_3406" class="t s9_3406">Invalid </span>
<span id="t2y_3406" class="t sa_3406">5 </span>
<span id="t2z_3406" class="t s9_3406">X </span><span id="t30_3406" class="t s9_3406">Lowest Priority, NMI, INIT, SMI, Start-Up </span><span id="t31_3406" class="t s9_3406">X </span>
<span id="t32_3406" class="t s9_3406">All excluding Self </span><span id="t33_3406" class="t s9_3406">Valid </span><span id="t34_3406" class="t s9_3406">Edge </span><span id="t35_3406" class="t s9_3406">All Modes </span>
<span id="t36_3406" class="t sa_3406">1 </span>
<span id="t37_3406" class="t s9_3406">X </span>
<span id="t38_3406" class="t s9_3406">All excluding Self </span><span id="t39_3406" class="t s9_3406">Valid </span>
<span id="t3a_3406" class="t sa_3406">2 </span>
<span id="t3b_3406" class="t s9_3406">Level </span><span id="t3c_3406" class="t s9_3406">Fixed, Lowest Priority </span>
<span id="t3d_3406" class="t sa_3406">1 </span>
<span id="t3e_3406" class="t s9_3406">, NMI </span><span id="t3f_3406" class="t s9_3406">X </span>
<span id="t3g_3406" class="t s9_3406">All excluding Self </span><span id="t3h_3406" class="t s9_3406">Invalid </span>
<span id="t3i_3406" class="t sa_3406">5 </span>
<span id="t3j_3406" class="t s9_3406">Level </span><span id="t3k_3406" class="t s9_3406">SMI, Start-Up </span><span id="t3l_3406" class="t s9_3406">X </span>
<span id="t3m_3406" class="t s9_3406">All excluding Self </span><span id="t3n_3406" class="t s9_3406">Valid </span>
<span id="t3o_3406" class="t sa_3406">3 </span>
<span id="t3p_3406" class="t s9_3406">Level </span><span id="t3q_3406" class="t s9_3406">INIT </span><span id="t3r_3406" class="t s9_3406">X </span>
<span id="t3s_3406" class="t s9_3406">X </span><span id="t3t_3406" class="t s9_3406">Invalid </span>
<span id="t3u_3406" class="t sa_3406">5 </span>
<span id="t3v_3406" class="t s9_3406">Level </span><span id="t3w_3406" class="t s9_3406">SMI, Start-Up </span><span id="t3x_3406" class="t s9_3406">X </span>
<span id="t3y_3406" class="t s9_3406">5. </span><span id="t3z_3406" class="t s9_3406">Determination of IPI destinations in x2APIC mode is discussed in Section 10.12.10. </span>
<span id="t40_3406" class="t s3_3406">Table 11-3. Valid Combinations for Pentium 4 and Intel Xeon Processors Local xAPIC Interrupt Command Register </span>
<span id="t41_3406" class="t sd_3406">Destination Shorthand </span><span id="t42_3406" class="t sd_3406">Valid/Invalid </span><span id="t43_3406" class="t sd_3406">Trigger Mode </span><span id="t44_3406" class="t sd_3406">Delivery Mode </span><span id="t45_3406" class="t sd_3406">Destination Mode </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
